ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB699:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** *
   4:main_cm4.c    **** * Version: 1.2
   5:main_cm4.c    **** *
   6:main_cm4.c    **** * Description: This file main application code for the CE223727 EmWin Graphics
   7:main_cm4.c    **** *				library EInk Display 
   8:main_cm4.c    **** 
   9:main_cm4.c    **** ********************************************************************************
  10:main_cm4.c    **** *************MODIFIED by Christophe Cloutier-Tremblay.**************************
  11:main_cm4.c    **** ********************************************************************************
  12:main_cm4.c    **** * 
  13:main_cm4.c    **** *
  14:main_cm4.c    **** * Hardware Dependency: CY8CKIT-028-EPD E-Ink Display Shield
  15:main_cm4.c    **** *					   CY8CKIT-062-BLE PSoC6 BLE Pioneer Kit
  16:main_cm4.c    **** *
  17:main_cm4.c    **** ******************************************************************************* 
  18:main_cm4.c    **** * Copyright (2019), Cypress Semiconductor Corporation. All rights reserved. 
  19:main_cm4.c    **** ******************************************************************************* 
  20:main_cm4.c    **** * This software, including source code, documentation and related materials 
  21:main_cm4.c    **** * (“Software”), is owned by Cypress Semiconductor Corporation or one of its 
  22:main_cm4.c    **** * subsidiaries (“Cypress”) and is protected by and subject to worldwide patent 
  23:main_cm4.c    **** * protection (United States and foreign), United States copyright laws and 
  24:main_cm4.c    **** * international treaty provisions. Therefore, you may use this Software only 
  25:main_cm4.c    **** * as provided in the license agreement accompanying the software package from 
  26:main_cm4.c    **** * which you obtained this Software (“EULA”). 
  27:main_cm4.c    **** * 
  28:main_cm4.c    **** * If no EULA applies, Cypress hereby grants you a personal, non-exclusive, 
  29:main_cm4.c    **** * non-transferable license to copy, modify, and compile the Software source 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 2


  30:main_cm4.c    **** * code solely for use in connection with Cypress’s integrated circuit products. 
  31:main_cm4.c    **** * Any reproduction, modification, translation, compilation, or representation 
  32:main_cm4.c    **** * of this Software except as specified above is prohibited without the express 
  33:main_cm4.c    **** * written permission of Cypress. 
  34:main_cm4.c    **** * 
  35:main_cm4.c    **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND, 
  36:main_cm4.c    **** * EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED 
  37:main_cm4.c    **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress 
  38:main_cm4.c    **** * reserves the right to make changes to the Software without notice. Cypress 
  39:main_cm4.c    **** * does not assume any liability arising out of the application or use of the 
  40:main_cm4.c    **** * Software or any product or circuit described in the Software. Cypress does 
  41:main_cm4.c    **** * not authorize its products for use in any products where a malfunction or 
  42:main_cm4.c    **** * failure of the Cypress product may reasonably be expected to result in 
  43:main_cm4.c    **** * significant property damage, injury or death (“High Risk Product”). By 
  44:main_cm4.c    **** * including Cypress’s product in a High Risk Product, the manufacturer of such 
  45:main_cm4.c    **** * system or application assumes all risk of such use and in doing so agrees to 
  46:main_cm4.c    **** * indemnify Cypress against all liability.
  47:main_cm4.c    **** ********************************************************************************/
  48:main_cm4.c    **** 
  49:main_cm4.c    **** #include "project.h"
  50:main_cm4.c    **** 
  51:main_cm4.c    **** #include "touch_task.h"
  52:main_cm4.c    **** #include "global_variables.h"
  53:main_cm4.c    **** #include "LED_task.h"
  54:main_cm4.c    **** #include "bmi160.h"
  55:main_cm4.c    **** #include "bmi160_defs.h"
  56:main_cm4.c    **** #include "i2cm_support.h"
  57:main_cm4.c    **** #include "master.h"
  58:main_cm4.c    **** #include "MAX30102_functions.h"
  59:main_cm4.c    **** #include <arm_math.h>
  60:main_cm4.c    **** #include <core_cm4.h>
  61:main_cm4.c    **** #include <string.h>
  62:main_cm4.c    **** #include "motion_task.h"
  63:main_cm4.c    **** 
  64:main_cm4.c    **** //*******************************************************************************/
  65:main_cm4.c    **** 
  66:main_cm4.c    **** /*******************************************************************************
  67:main_cm4.c    **** * Function Name: void isr_bouton(void* pvParameters)
  68:main_cm4.c    **** ********************************************************************************
  69:main_cm4.c    **** *
  70:main_cm4.c    **** * Summary:  
  71:main_cm4.c    **** * C’est une routine d’interruption déclenchée lorsque le bouton SW2 est appuyé. Il modifie l
  72:main_cm4.c    **** * booléenne maxormin si la page actuelle est la page HR, et modifie la variable booléenne alerte 
  73:main_cm4.c    **** * actuelle est la page du menu.
  74:main_cm4.c    **** *
  75:main_cm4.c    **** * Parameters:
  76:main_cm4.c    **** * void* pvParameters
  77:main_cm4.c    **** *
  78:main_cm4.c    **** * Return:
  79:main_cm4.c    **** *  None
  80:main_cm4.c    **** *
  81:main_cm4.c    **** *******************************************************************************/
  82:main_cm4.c    **** 
  83:main_cm4.c    **** void isr_bouton(void)
  84:main_cm4.c    **** {  
  29              		.loc 1 84 0
  30              		.cfi_startproc
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 3


  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35              	.LBB34:
  36              	.LBB35:
  37              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 4


  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 5


 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 6


 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 7


 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 8


 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 9


 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 10


 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 11


 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 12


 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 13


 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 14


 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 15


 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 16


 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 17


 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 18


 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 19


 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 20


 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 21


1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 22


1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 23


1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 24


1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 25


1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 26


1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 27


1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 28


1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 29


1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 30


1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 31


1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  38              		.loc 2 1603 0
  39 0000 294B     		ldr	r3, .L7
  40 0002 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  41              		.loc 2 1605 0
  42 0004 1022     		movs	r2, #16
  43 0006 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  44              		.loc 2 1608 0
  45 0008 5B69     		ldr	r3, [r3, #20]
  46              	.LVL1:
  47              	.LBE35:
  48              	.LBE34:
  85:main_cm4.c    ****    
  86:main_cm4.c    ****  /* Clears the triggered pin interrupt */
  87:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(P0_4_PORT, P0_4_NUM);
  88:main_cm4.c    ****     NVIC_ClearPendingIRQ(bouton_isr_cfg.intrSrc);
  49              		.loc 1 88 0
  50 000a 284B     		ldr	r3, .L7+4
  51 000c B3F90030 		ldrsh	r3, [r3]
  52              	.LVL2:
  53              	.LBB36:
  54              	.LBB37:
  55              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 32


  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 33


  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 34


 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 35


 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 36


 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 37


 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 38


 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 39


 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 40


 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 41


 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 42


 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 43


 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 44


 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 45


 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 46


 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 47


 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 48


 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 49


 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 50


1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 51


1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 52


1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 53


1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 54


1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 55


1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 56


1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 57


1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 58


1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 59


1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 60


1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 61


1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 62


1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1743:.\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  56              		.loc 3 1776 0
  57 0010 002B     		cmp	r3, #0
  58 0012 09DB     		blt	.L2
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  59              		.loc 3 1778 0
  60 0014 5A09     		lsrs	r2, r3, #5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 63


  61 0016 03F01F03 		and	r3, r3, #31
  62              	.LVL3:
  63 001a 0121     		movs	r1, #1
  64 001c 01FA03F3 		lsl	r3, r1, r3
  65 0020 6032     		adds	r2, r2, #96
  66 0022 2349     		ldr	r1, .L7+8
  67 0024 41F82230 		str	r3, [r1, r2, lsl #2]
  68              	.L2:
  69              	.LVL4:
  70              	.LBE37:
  71              	.LBE36:
  89:main_cm4.c    **** 
  90:main_cm4.c    ****     if(currentpage == PAGE_HR){
  72              		.loc 1 90 0
  73 0028 224B     		ldr	r3, .L7+12
  74 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  75 002c 224A     		ldr	r2, .L7+16
  76 002e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  77 0030 9342     		cmp	r3, r2
  78 0032 04D1     		bne	.L3
  91:main_cm4.c    ****         maxormin=!maxormin;
  79              		.loc 1 91 0
  80 0034 2149     		ldr	r1, .L7+20
  81 0036 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
  82 0038 82F00102 		eor	r2, r2, #1
  83 003c 0A70     		strb	r2, [r1]
  84              	.L3:
  92:main_cm4.c    ****     }
  93:main_cm4.c    ****     if(currentpage == PAGE_MENU){
  85              		.loc 1 93 0
  86 003e 204A     		ldr	r2, .L7+24
  87 0040 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  88 0042 9342     		cmp	r3, r2
  89 0044 2FD1     		bne	.L1
  94:main_cm4.c    ****         alerte = !alerte;  
  90              		.loc 1 94 0
  91 0046 1F4A     		ldr	r2, .L7+28
  92 0048 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  93 004a 83F00103 		eor	r3, r3, #1
  94 004e 1370     		strb	r3, [r2]
  95:main_cm4.c    ****         if(!alerte)
  95              		.loc 1 95 0
  96 0050 C3B9     		cbnz	r3, .L5
  97              	.LVL5:
  98              	.LBB38:
  99              	.LBB39:
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 100              		.loc 2 817 0
 101 0052 0822     		movs	r2, #8
 102 0054 144B     		ldr	r3, .L7
 103 0056 9A60     		str	r2, [r3, #8]
 104              	.LVL6:
 105              	.LBE39:
 106              	.LBE38:
  96:main_cm4.c    ****         {
  97:main_cm4.c    ****             Cy_GPIO_Write(P0_3_PORT, P0_3_NUM, 1);
  98:main_cm4.c    ****             NVIC_DisableIRQ(SysInt_OrientINT_cfg.intrSrc);
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 64


 107              		.loc 1 98 0
 108 0058 1B4B     		ldr	r3, .L7+32
 109 005a B3F90030 		ldrsh	r3, [r3]
 110              	.LVL7:
 111              	.LBB40:
 112              	.LBB41:
1723:.\CMSIS\Core\Include/core_cm4.h ****   {
 113              		.loc 3 1723 0
 114 005e 002B     		cmp	r3, #0
 115 0060 0DDB     		blt	.L6
1725:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
 116              		.loc 3 1725 0
 117 0062 5A09     		lsrs	r2, r3, #5
 118 0064 03F01F03 		and	r3, r3, #31
 119              	.LVL8:
 120 0068 0121     		movs	r1, #1
 121 006a 01FA03F3 		lsl	r3, r1, r3
 122 006e 2032     		adds	r2, r2, #32
 123 0070 0F49     		ldr	r1, .L7+8
 124 0072 41F82230 		str	r3, [r1, r2, lsl #2]
 125              	.LBB42:
 126              	.LBB43:
 127              		.file 4 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 65


  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 66


  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 133:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 134:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 135:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 136:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 140:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 142:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 144:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 145:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 146:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 147:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 67


 149:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Control Register value
 150:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 151:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 153:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 154:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 155:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 157:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 158:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 159:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 160:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 162:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 166:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 168:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 169:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 170:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 172:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 173:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 174:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 175:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 176:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 177:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 181:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 183:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 185:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 186:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 187:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 189:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 193:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 195:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 197:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 198:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 199:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 200:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 201:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 205:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 68


 206:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 207:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 208:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 209:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 211:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 212:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 213:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 214:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 215:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               APSR Register value
 218:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 219:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 221:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 222:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 223:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 225:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 226:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 227:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 228:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 229:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 233:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 235:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 236:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 237:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 239:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 240:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 241:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 242:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 243:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSP Register value
 246:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 247:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 249:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 250:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 251:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 253:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 254:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 255:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 256:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 258:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSP Register value
 261:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 262:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 69


 263:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 264:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 265:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 266:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 268:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 269:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 270:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 271:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 272:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 273:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 277:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 279:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 281:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 282:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 283:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 285:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 289:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 291:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 293:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 294:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 295:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 296:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 297:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSP Register value
 300:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 301:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 303:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 304:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 305:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 307:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 308:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 309:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 310:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 312:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSP Register value
 315:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 316:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 318:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 319:.\CMSIS\Core\Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 70


 320:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 322:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 323:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 324:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 325:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 326:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 327:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 331:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 333:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 335:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 336:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 337:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 339:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 343:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 345:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 347:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 348:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 349:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 350:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 352:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               SP Register value
 355:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 356:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 358:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 359:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 360:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 362:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 363:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 364:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 365:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 366:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 370:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 372:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 374:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 375:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 376:.\CMSIS\Core\Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 71


 377:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 378:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 382:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 384:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 385:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 386:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 388:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 389:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 390:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 391:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 393:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 397:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 399:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 400:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 401:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 403:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 404:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 405:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 406:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 407:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 408:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 412:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 414:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 416:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 417:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 418:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 420:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 424:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 426:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 428:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 429:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 430:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 431:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 72


 434:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 435:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 439:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 441:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 443:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 444:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 445:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 446:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 450:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 452:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 454:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 455:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 456:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 457:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 461:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 463:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 464:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 465:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 467:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 468:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 469:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 470:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 472:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 476:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 478:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 479:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 480:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 482:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 483:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 484:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 485:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 486:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 487:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 73


 491:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 493:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 495:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 496:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 497:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 499:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 503:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 505:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 507:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 508:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 509:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 510:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 511:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:.\CMSIS\Core\Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 516:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 518:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 520:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 521:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 522:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 523:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 527:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 529:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 530:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 531:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 533:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 534:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 535:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 536:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 538:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 542:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 544:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 545:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 546:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 74


 548:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 549:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 550:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 551:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 552:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 553:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 557:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 559:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 561:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 562:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 563:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 565:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 569:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 571:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 573:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 574:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 575:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 579:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 580:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 583:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 584:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 588:.\CMSIS\Core\Include/cmsis_gcc.h ****   
 589:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 592:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 594:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:.\CMSIS\Core\Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 598:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 599:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 600:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 602:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 603:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 604:.\CMSIS\Core\Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 75


 605:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 607:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 611:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 614:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 616:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 619:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 620:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 621:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 623:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 624:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 625:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 626:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 627:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 628:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 629:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 633:.\CMSIS\Core\Include/cmsis_gcc.h ****   
 634:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 637:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 639:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 644:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 646:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 647:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 648:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 649:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 651:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 655:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 658:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 660:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 76


 662:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 664:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 666:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 667:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 668:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 669:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 670:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 671:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 675:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 676:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 679:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 681:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 685:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 686:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 687:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 689:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 690:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 691:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 692:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 693:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 695:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 699:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 702:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 704:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 707:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 708:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 709:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 711:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 712:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 713:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 714:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 715:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 716:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 717:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 77


 719:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 721:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 722:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 725:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 727:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 732:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 734:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 735:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 736:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 737:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 739:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 743:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 746:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 748:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 752:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 754:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 755:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 756:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 757:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 760:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 761:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 762:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 766:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 768:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:.\CMSIS\Core\Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:.\CMSIS\Core\Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:.\CMSIS\Core\Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:.\CMSIS\Core\Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:.\CMSIS\Core\Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 78


 776:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 777:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 778:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 780:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 781:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 782:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(0U);
 783:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 784:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 785:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 786:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 787:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 788:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 792:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 794:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:.\CMSIS\Core\Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:.\CMSIS\Core\Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:.\CMSIS\Core\Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:.\CMSIS\Core\Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:.\CMSIS\Core\Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 802:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 804:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 805:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)fpscr;
 806:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 807:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 808:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 809:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 810:.\CMSIS\Core\Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 812:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 813:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:.\CMSIS\Core\Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 817:.\CMSIS\Core\Include/cmsis_gcc.h **** */
 818:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 819:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:.\CMSIS\Core\Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:.\CMSIS\Core\Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 827:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 831:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 832:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 79


 833:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   No Operation
 834:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 836:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 838:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 839:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 842:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 844:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 845:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 846:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:.\CMSIS\Core\Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 850:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 852:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 853:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 854:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Send Event
 855:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 857:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 859:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 860:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 861:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:.\CMSIS\Core\Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:.\CMSIS\Core\Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 866:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 868:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 870:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 871:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 872:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 873:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:.\CMSIS\Core\Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 877:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 879:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 128              		.loc 4 879 0
 129              		.syntax unified
 130              	@ 879 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 131 0076 BFF34F8F 		dsb 0xF
 132              	@ 0 "" 2
 133              		.thumb
 134              		.syntax unified
 135              	.LBE43:
 136              	.LBE42:
 137              	.LBB44:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 80


 138              	.LBB45:
 868:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 139              		.loc 4 868 0
 140              		.syntax unified
 141              	@ 868 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 142 007a BFF36F8F 		isb 0xF
 143              	@ 0 "" 2
 144              		.thumb
 145              		.syntax unified
 146              	.L6:
 147              	.LVL9:
 148              	.LBE45:
 149              	.LBE44:
 150              	.LBE41:
 151              	.LBE40:
  99:main_cm4.c    ****             LED_flag = false;
 152              		.loc 1 99 0
 153 007e 0022     		movs	r2, #0
 154 0080 124B     		ldr	r3, .L7+36
 155 0082 1A70     		strb	r2, [r3]
 156              	.L5:
 100:main_cm4.c    ****         }
 101:main_cm4.c    ****         if(alerte)
 157              		.loc 1 101 0
 158 0084 0F4B     		ldr	r3, .L7+28
 159 0086 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 160 0088 6BB1     		cbz	r3, .L1
 102:main_cm4.c    ****         {
 103:main_cm4.c    ****             NVIC_EnableIRQ(SysInt_OrientINT_cfg.intrSrc);
 161              		.loc 1 103 0
 162 008a 0F4B     		ldr	r3, .L7+32
 163 008c B3F90030 		ldrsh	r3, [r3]
 164              	.LVL10:
 165              	.LBB46:
 166              	.LBB47:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 167              		.loc 3 1687 0
 168 0090 002B     		cmp	r3, #0
 169 0092 08DB     		blt	.L1
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 170              		.loc 3 1689 0
 171 0094 5909     		lsrs	r1, r3, #5
 172 0096 03F01F03 		and	r3, r3, #31
 173              	.LVL11:
 174 009a 0122     		movs	r2, #1
 175 009c 02FA03F3 		lsl	r3, r2, r3
 176 00a0 034A     		ldr	r2, .L7+8
 177 00a2 42F82130 		str	r3, [r2, r1, lsl #2]
 178              	.LVL12:
 179              	.L1:
 180 00a6 7047     		bx	lr
 181              	.L8:
 182              		.align	2
 183              	.L7:
 184 00a8 00003240 		.word	1077018624
 185 00ac 00000000 		.word	bouton_isr_cfg
 186 00b0 00E100E0 		.word	-536813312
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 81


 187 00b4 00000000 		.word	currentpage
 188 00b8 00000000 		.word	PAGE_HR
 189 00bc 00000000 		.word	maxormin
 190 00c0 00000000 		.word	PAGE_MENU
 191 00c4 00000000 		.word	alerte
 192 00c8 00000000 		.word	SysInt_OrientINT_cfg
 193 00cc 00000000 		.word	LED_flag
 194              	.LBE47:
 195              	.LBE46:
 196              		.cfi_endproc
 197              	.LFE699:
 198              		.size	isr_bouton, .-isr_bouton
 199              		.section	.text.main,"ax",%progbits
 200              		.align	2
 201              		.global	main
 202              		.thumb
 203              		.thumb_func
 204              		.type	main, %function
 205              	main:
 206              	.LFB700:
 104:main_cm4.c    ****         }
 105:main_cm4.c    ****     }
 106:main_cm4.c    **** }
 107:main_cm4.c    **** 
 108:main_cm4.c    **** 
 109:main_cm4.c    **** int main(void)
 110:main_cm4.c    **** {
 207              		.loc 1 110 0
 208              		.cfi_startproc
 209              		@ Volatile: function does not return.
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212 0000 00B5     		push	{lr}
 213              		.cfi_def_cfa_offset 4
 214              		.cfi_offset 14, -4
 215 0002 83B0     		sub	sp, sp, #12
 216              		.cfi_def_cfa_offset 16
 217              	.LBB48:
 218              	.LBB49:
 131:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 219              		.loc 4 131 0
 220              		.syntax unified
 221              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 222 0004 62B6     		cpsie i
 223              	@ 0 "" 2
 224              	.LVL13:
 225              		.thumb
 226              		.syntax unified
 227              	.LBE49:
 228              	.LBE48:
 229              	.LBB50:
 230              	.LBB51:
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 231              		.loc 2 1603 0
 232 0006 3F4B     		ldr	r3, .L15
 233 0008 5A69     		ldr	r2, [r3, #20]
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 82


 234              		.loc 2 1605 0
 235 000a 0122     		movs	r2, #1
 236 000c 5A61     		str	r2, [r3, #20]
 237              		.loc 2 1608 0
 238 000e 5B69     		ldr	r3, [r3, #20]
 239              	.LVL14:
 240              	.LBE51:
 241              	.LBE50:
 111:main_cm4.c    **** 
 112:main_cm4.c    ****     __enable_irq(); 
 113:main_cm4.c    ****     
 114:main_cm4.c    ****     //Clear first motion interrupt
 115:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(P13_0_PORT, P13_0_NUM );
 116:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_OrientINT_cfg.intrSrc);
 242              		.loc 1 116 0
 243 0010 3D4B     		ldr	r3, .L15+4
 244 0012 B3F90030 		ldrsh	r3, [r3]
 245              	.LVL15:
 246              	.LBB52:
 247              	.LBB53:
1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 248              		.loc 3 1776 0
 249 0016 002B     		cmp	r3, #0
 250 0018 09DB     		blt	.L10
 251              		.loc 3 1778 0
 252 001a 5A09     		lsrs	r2, r3, #5
 253 001c 03F01F03 		and	r3, r3, #31
 254              	.LVL16:
 255 0020 0121     		movs	r1, #1
 256 0022 01FA03F3 		lsl	r3, r1, r3
 257 0026 6032     		adds	r2, r2, #96
 258 0028 3849     		ldr	r1, .L15+8
 259 002a 41F82230 		str	r3, [r1, r2, lsl #2]
 260              	.L10:
 261              	.LVL17:
 262              	.LBE53:
 263              	.LBE52:
 264              	.LBB54:
 265              	.LBB55:
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 266              		.loc 2 817 0
 267 002e 0822     		movs	r2, #8
 268 0030 374B     		ldr	r3, .L15+12
 269 0032 9A60     		str	r2, [r3, #8]
 270              	.LVL18:
 271              	.LBE55:
 272              	.LBE54:
 117:main_cm4.c    ****     
 118:main_cm4.c    ****     Cy_GPIO_Write(P0_3_PORT, P0_3_NUM, 1);
 119:main_cm4.c    ****     
 120:main_cm4.c    ****     
 121:main_cm4.c    **** 
 122:main_cm4.c    ****     
 123:main_cm4.c    ****     //variables
 124:main_cm4.c    ****     currentpage = PAGE_MENU;
 273              		.loc 1 124 0
 274 0034 374B     		ldr	r3, .L15+16
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 83


 275 0036 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 276 0038 374B     		ldr	r3, .L15+20
 277 003a 1A70     		strb	r2, [r3]
 125:main_cm4.c    ****     currenttouch = NO_TOUCH;
 278              		.loc 1 125 0
 279 003c 0022     		movs	r2, #0
 280 003e 374B     		ldr	r3, .L15+24
 281 0040 1A70     		strb	r2, [r3]
 126:main_cm4.c    ****     hrmin = 30;
 282              		.loc 1 126 0
 283 0042 1E22     		movs	r2, #30
 284 0044 364B     		ldr	r3, .L15+28
 285 0046 1A60     		str	r2, [r3]
 127:main_cm4.c    ****     hrmax = 130;
 286              		.loc 1 127 0
 287 0048 8222     		movs	r2, #130
 288 004a 364B     		ldr	r3, .L15+32
 289 004c 1A60     		str	r2, [r3]
 128:main_cm4.c    ****     LED = 32;
 290              		.loc 1 128 0
 291 004e 2022     		movs	r2, #32
 292 0050 354B     		ldr	r3, .L15+36
 293 0052 1A60     		str	r2, [r3]
 129:main_cm4.c    ****     maxormin = true;
 294              		.loc 1 129 0
 295 0054 0123     		movs	r3, #1
 296 0056 354A     		ldr	r2, .L15+40
 297 0058 1370     		strb	r3, [r2]
 130:main_cm4.c    ****     //CHANGEMENT
 131:main_cm4.c    ****     alerte = true;
 298              		.loc 1 131 0
 299 005a 354A     		ldr	r2, .L15+44
 300 005c 1370     		strb	r3, [r2]
 132:main_cm4.c    ****     //
 133:main_cm4.c    **** 
 134:main_cm4.c    ****     //Initiate bouton interrupt
 135:main_cm4.c    ****     Cy_SysInt_Init(&bouton_isr_cfg, isr_bouton);
 301              		.loc 1 135 0
 302 005e 354C     		ldr	r4, .L15+48
 303 0060 3549     		ldr	r1, .L15+52
 304 0062 2046     		mov	r0, r4
 305 0064 FFF7FEFF 		bl	Cy_SysInt_Init
 306              	.LVL19:
 136:main_cm4.c    ****     NVIC_ClearPendingIRQ(bouton_isr_cfg.intrSrc);
 307              		.loc 1 136 0
 308 0068 B4F90030 		ldrsh	r3, [r4]
 309              	.LVL20:
 310              	.LBB56:
 311              	.LBB57:
1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 312              		.loc 3 1776 0
 313 006c 002B     		cmp	r3, #0
 314 006e 08DB     		blt	.L11
 315              		.loc 3 1778 0
 316 0070 5A09     		lsrs	r2, r3, #5
 317 0072 03F01F00 		and	r0, r3, #31
 318 0076 0121     		movs	r1, #1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 84


 319 0078 8140     		lsls	r1, r1, r0
 320 007a 6032     		adds	r2, r2, #96
 321 007c 2348     		ldr	r0, .L15+8
 322 007e 40F82210 		str	r1, [r0, r2, lsl #2]
 323              	.L11:
 324              	.LVL21:
 325              	.LBE57:
 326              	.LBE56:
 327              	.LBB58:
 328              	.LBB59:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 329              		.loc 3 1687 0
 330 0082 002B     		cmp	r3, #0
 331 0084 08DB     		blt	.L12
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 332              		.loc 3 1689 0
 333 0086 5909     		lsrs	r1, r3, #5
 334 0088 03F01F03 		and	r3, r3, #31
 335              	.LVL22:
 336 008c 0122     		movs	r2, #1
 337 008e 02FA03F3 		lsl	r3, r2, r3
 338 0092 1E4A     		ldr	r2, .L15+8
 339 0094 42F82130 		str	r3, [r2, r1, lsl #2]
 340              	.L12:
 341              	.LVL23:
 342              	.LBE59:
 343              	.LBE58:
 137:main_cm4.c    ****     NVIC_EnableIRQ(bouton_isr_cfg.intrSrc);
 138:main_cm4.c    ****     
 139:main_cm4.c    ****     //Create Tasks
 140:main_cm4.c    ****     xTaskCreate(traitement_task, "traitement", 2000, NULL, 2, NULL);
 344              		.loc 1 140 0
 345 0098 0024     		movs	r4, #0
 346 009a 0194     		str	r4, [sp, #4]
 347 009c 0226     		movs	r6, #2
 348 009e 0096     		str	r6, [sp]
 349 00a0 2346     		mov	r3, r4
 350 00a2 4FF4FA62 		mov	r2, #2000
 351 00a6 2549     		ldr	r1, .L15+56
 352 00a8 2548     		ldr	r0, .L15+60
 353 00aa FFF7FEFF 		bl	xTaskCreate
 354              	.LVL24:
 141:main_cm4.c    ****     xTaskCreate(read_MAX30102_task, "Read MAX30102",500, NULL, 1, NULL);
 355              		.loc 1 141 0
 356 00ae 0194     		str	r4, [sp, #4]
 357 00b0 0125     		movs	r5, #1
 358 00b2 0095     		str	r5, [sp]
 359 00b4 2346     		mov	r3, r4
 360 00b6 4FF4FA72 		mov	r2, #500
 361 00ba 2249     		ldr	r1, .L15+64
 362 00bc 2248     		ldr	r0, .L15+68
 363 00be FFF7FEFF 		bl	xTaskCreate
 364              	.LVL25:
 142:main_cm4.c    ****     
 143:main_cm4.c    ****     xTaskCreate(Task_Motion, "Motion Task", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 365              		.loc 1 143 0
 366 00c2 0194     		str	r4, [sp, #4]
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 85


 367 00c4 0095     		str	r5, [sp]
 368 00c6 2346     		mov	r3, r4
 369 00c8 8022     		movs	r2, #128
 370 00ca 2049     		ldr	r1, .L15+72
 371 00cc 2048     		ldr	r0, .L15+76
 372 00ce FFF7FEFF 		bl	xTaskCreate
 373              	.LVL26:
 144:main_cm4.c    ****     xTaskCreate(vtouch_task,"touch task",configMINIMAL_STACK_SIZE,NULL,2,0);
 374              		.loc 1 144 0
 375 00d2 0194     		str	r4, [sp, #4]
 376 00d4 0096     		str	r6, [sp]
 377 00d6 2346     		mov	r3, r4
 378 00d8 8022     		movs	r2, #128
 379 00da 1E49     		ldr	r1, .L15+80
 380 00dc 1E48     		ldr	r0, .L15+84
 381 00de FFF7FEFF 		bl	xTaskCreate
 382              	.LVL27:
 145:main_cm4.c    ****     xTaskCreate(vINTERFACE_task,"INTERFACE task",2000,NULL,1,NULL);
 383              		.loc 1 145 0
 384 00e2 0194     		str	r4, [sp, #4]
 385 00e4 0095     		str	r5, [sp]
 386 00e6 2346     		mov	r3, r4
 387 00e8 4FF4FA62 		mov	r2, #2000
 388 00ec 1B49     		ldr	r1, .L15+88
 389 00ee 1C48     		ldr	r0, .L15+92
 390 00f0 FFF7FEFF 		bl	xTaskCreate
 391              	.LVL28:
 146:main_cm4.c    ****     
 147:main_cm4.c    ****     
 148:main_cm4.c    ****     
 149:main_cm4.c    ****     vTaskStartScheduler();
 392              		.loc 1 149 0
 393 00f4 FFF7FEFF 		bl	vTaskStartScheduler
 394              	.LVL29:
 150:main_cm4.c    ****     
 151:main_cm4.c    ****     //In case of scheduler problem
 152:main_cm4.c    ****     
 153:main_cm4.c    ****     CY_ASSERT(0);
 395              		.loc 1 153 0
 396 00f8 9921     		movs	r1, #153
 397 00fa 1A48     		ldr	r0, .L15+96
 398 00fc FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 399              	.LVL30:
 400              	.L13:
 401 0100 FEE7     		b	.L13
 402              	.L16:
 403 0102 00BF     		.align	2
 404              	.L15:
 405 0104 80063240 		.word	1077020288
 406 0108 00000000 		.word	SysInt_OrientINT_cfg
 407 010c 00E100E0 		.word	-536813312
 408 0110 00003240 		.word	1077018624
 409 0114 00000000 		.word	PAGE_MENU
 410 0118 00000000 		.word	currentpage
 411 011c 00000000 		.word	currenttouch
 412 0120 00000000 		.word	hrmin
 413 0124 00000000 		.word	hrmax
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 86


 414 0128 00000000 		.word	LED
 415 012c 00000000 		.word	maxormin
 416 0130 00000000 		.word	alerte
 417 0134 00000000 		.word	bouton_isr_cfg
 418 0138 00000000 		.word	isr_bouton
 419 013c 00000000 		.word	.LC0
 420 0140 00000000 		.word	traitement_task
 421 0144 0C000000 		.word	.LC1
 422 0148 00000000 		.word	read_MAX30102_task
 423 014c 1C000000 		.word	.LC2
 424 0150 00000000 		.word	Task_Motion
 425 0154 28000000 		.word	.LC3
 426 0158 00000000 		.word	vtouch_task
 427 015c 34000000 		.word	.LC4
 428 0160 00000000 		.word	vINTERFACE_task
 429 0164 44000000 		.word	.LC5
 430              		.cfi_endproc
 431              	.LFE700:
 432              		.size	main, .-main
 433              		.comm	LED_flag,1,1
 434              		.comm	BPM,4,4
 435              		.comm	R,4,4
 436              		.comm	S,4,4
 437              		.comm	DC_IF,4,4
 438              		.comm	DC_R,4,4
 439              		.comm	AC_IF,4,4
 440              		.comm	AC_R,4,4
 441              		.comm	signal_AC_IF,4000,4
 442              		.comm	signal_AC_R,4000,4
 443              		.comm	signal_IF,4000,4
 444              		.comm	signal_R,4000,4
 445              		.comm	write_idx_MAX,4,4
 446              		.comm	read_flag_MAX,1,1
 447              		.comm	ir_data,4000,4
 448              		.comm	red_data,4000,4
 449              		.comm	hrmin,4,4
 450              		.comm	hrmax,4,4
 451              		.comm	maxormin,1,1
 452              		.comm	LED,4,4
 453              		.comm	alerte,1,1
 454              		.comm	currenttouch,1,1
 455              		.comm	currentpage,1,1
 456              		.section	.rodata.str1.4,"aMS",%progbits,1
 457              		.align	2
 458              	.LC0:
 459 0000 74726169 		.ascii	"traitement\000"
 459      74656D65 
 459      6E7400
 460 000b 00       		.space	1
 461              	.LC1:
 462 000c 52656164 		.ascii	"Read MAX30102\000"
 462      204D4158 
 462      33303130 
 462      3200
 463 001a 0000     		.space	2
 464              	.LC2:
 465 001c 4D6F7469 		.ascii	"Motion Task\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 87


 465      6F6E2054 
 465      61736B00 
 466              	.LC3:
 467 0028 746F7563 		.ascii	"touch task\000"
 467      68207461 
 467      736B00
 468 0033 00       		.space	1
 469              	.LC4:
 470 0034 494E5445 		.ascii	"INTERFACE task\000"
 470      52464143 
 470      45207461 
 470      736B00
 471 0043 00       		.space	1
 472              	.LC5:
 473 0044 6D61696E 		.ascii	"main_cm4.c\000"
 473      5F636D34 
 473      2E6300
 474              		.text
 475              	.Letext0:
 476              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 477              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 478              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 479              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 480              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 481              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 482              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 483              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 484              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 485              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 486              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 487              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 488              		.file 17 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 489              		.file 18 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 490              		.file 19 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 491              		.file 20 "Generated_Source\\PSoC6/I2C_MAX.h"
 492              		.file 21 "Generated_Source\\PSoC6/I2Cm.h"
 493              		.file 22 "Generated_Source\\PSoC6/UART.h"
 494              		.file 23 "global_variables.h"
 495              		.file 24 "MAX30102_functions.h"
 496              		.file 25 "master.h"
 497              		.file 26 "motion_task.h"
 498              		.file 27 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 499              		.section	.debug_info,"",%progbits
 500              	.Ldebug_info0:
 501 0000 72160000 		.4byte	0x1672
 502 0004 0400     		.2byte	0x4
 503 0006 00000000 		.4byte	.Ldebug_abbrev0
 504 000a 04       		.byte	0x4
 505 000b 01       		.uleb128 0x1
 506 000c 1A050000 		.4byte	.LASF434
 507 0010 0C       		.byte	0xc
 508 0011 B1000000 		.4byte	.LASF435
 509 0015 6B080000 		.4byte	.LASF436
 510 0019 00000000 		.4byte	.Ldebug_ranges0+0
 511 001d 00000000 		.4byte	0
 512 0021 00000000 		.4byte	.Ldebug_line0
 513 0025 02       		.uleb128 0x2
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 88


 514 0026 02       		.byte	0x2
 515 0027 E6030000 		.4byte	0x3e6
 516 002b 05       		.byte	0x5
 517 002c 24       		.byte	0x24
 518 002d E6030000 		.4byte	0x3e6
 519 0031 03       		.uleb128 0x3
 520 0032 961B0000 		.4byte	.LASF0
 521 0036 71       		.sleb128 -15
 522 0037 03       		.uleb128 0x3
 523 0038 39160000 		.4byte	.LASF1
 524 003c 72       		.sleb128 -14
 525 003d 03       		.uleb128 0x3
 526 003e 001C0000 		.4byte	.LASF2
 527 0042 73       		.sleb128 -13
 528 0043 03       		.uleb128 0x3
 529 0044 60060000 		.4byte	.LASF3
 530 0048 74       		.sleb128 -12
 531 0049 03       		.uleb128 0x3
 532 004a 0E110000 		.4byte	.LASF4
 533 004e 75       		.sleb128 -11
 534 004f 03       		.uleb128 0x3
 535 0050 F0190000 		.4byte	.LASF5
 536 0054 76       		.sleb128 -10
 537 0055 03       		.uleb128 0x3
 538 0056 821A0000 		.4byte	.LASF6
 539 005a 7B       		.sleb128 -5
 540 005b 03       		.uleb128 0x3
 541 005c C2190000 		.4byte	.LASF7
 542 0060 7C       		.sleb128 -4
 543 0061 03       		.uleb128 0x3
 544 0062 A9110000 		.4byte	.LASF8
 545 0066 7E       		.sleb128 -2
 546 0067 03       		.uleb128 0x3
 547 0068 B6180000 		.4byte	.LASF9
 548 006c 7F       		.sleb128 -1
 549 006d 04       		.uleb128 0x4
 550 006e 801D0000 		.4byte	.LASF10
 551 0072 00       		.byte	0
 552 0073 04       		.uleb128 0x4
 553 0074 8E1A0000 		.4byte	.LASF11
 554 0078 01       		.byte	0x1
 555 0079 04       		.uleb128 0x4
 556 007a 70030000 		.4byte	.LASF12
 557 007e 02       		.byte	0x2
 558 007f 04       		.uleb128 0x4
 559 0080 D8170000 		.4byte	.LASF13
 560 0084 03       		.byte	0x3
 561 0085 04       		.uleb128 0x4
 562 0086 060D0000 		.4byte	.LASF14
 563 008a 04       		.byte	0x4
 564 008b 04       		.uleb128 0x4
 565 008c 3D170000 		.4byte	.LASF15
 566 0090 05       		.byte	0x5
 567 0091 04       		.uleb128 0x4
 568 0092 3F080000 		.4byte	.LASF16
 569 0096 06       		.byte	0x6
 570 0097 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 89


 571 0098 D4190000 		.4byte	.LASF17
 572 009c 07       		.byte	0x7
 573 009d 04       		.uleb128 0x4
 574 009e 76170000 		.4byte	.LASF18
 575 00a2 08       		.byte	0x8
 576 00a3 04       		.uleb128 0x4
 577 00a4 790C0000 		.4byte	.LASF19
 578 00a8 09       		.byte	0x9
 579 00a9 04       		.uleb128 0x4
 580 00aa 220D0000 		.4byte	.LASF20
 581 00ae 0A       		.byte	0xa
 582 00af 04       		.uleb128 0x4
 583 00b0 130A0000 		.4byte	.LASF21
 584 00b4 0B       		.byte	0xb
 585 00b5 04       		.uleb128 0x4
 586 00b6 61150000 		.4byte	.LASF22
 587 00ba 0C       		.byte	0xc
 588 00bb 04       		.uleb128 0x4
 589 00bc 00070000 		.4byte	.LASF23
 590 00c0 0D       		.byte	0xd
 591 00c1 04       		.uleb128 0x4
 592 00c2 FD160000 		.4byte	.LASF24
 593 00c6 0E       		.byte	0xe
 594 00c7 04       		.uleb128 0x4
 595 00c8 D7030000 		.4byte	.LASF25
 596 00cc 0F       		.byte	0xf
 597 00cd 04       		.uleb128 0x4
 598 00ce 611B0000 		.4byte	.LASF26
 599 00d2 10       		.byte	0x10
 600 00d3 04       		.uleb128 0x4
 601 00d4 26040000 		.4byte	.LASF27
 602 00d8 11       		.byte	0x11
 603 00d9 04       		.uleb128 0x4
 604 00da 4B060000 		.4byte	.LASF28
 605 00de 12       		.byte	0x12
 606 00df 04       		.uleb128 0x4
 607 00e0 980F0000 		.4byte	.LASF29
 608 00e4 13       		.byte	0x13
 609 00e5 04       		.uleb128 0x4
 610 00e6 4E030000 		.4byte	.LASF30
 611 00ea 14       		.byte	0x14
 612 00eb 04       		.uleb128 0x4
 613 00ec 231E0000 		.4byte	.LASF31
 614 00f0 15       		.byte	0x15
 615 00f1 04       		.uleb128 0x4
 616 00f2 600D0000 		.4byte	.LASF32
 617 00f6 16       		.byte	0x16
 618 00f7 04       		.uleb128 0x4
 619 00f8 EB020000 		.4byte	.LASF33
 620 00fc 17       		.byte	0x17
 621 00fd 04       		.uleb128 0x4
 622 00fe 7E150000 		.4byte	.LASF34
 623 0102 18       		.byte	0x18
 624 0103 04       		.uleb128 0x4
 625 0104 72100000 		.4byte	.LASF35
 626 0108 19       		.byte	0x19
 627 0109 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 90


 628 010a 46140000 		.4byte	.LASF36
 629 010e 1A       		.byte	0x1a
 630 010f 04       		.uleb128 0x4
 631 0110 FB0A0000 		.4byte	.LASF37
 632 0114 1B       		.byte	0x1b
 633 0115 04       		.uleb128 0x4
 634 0116 DC1E0000 		.4byte	.LASF38
 635 011a 1C       		.byte	0x1c
 636 011b 04       		.uleb128 0x4
 637 011c DF010000 		.4byte	.LASF39
 638 0120 1D       		.byte	0x1d
 639 0121 04       		.uleb128 0x4
 640 0122 DE0F0000 		.4byte	.LASF40
 641 0126 1E       		.byte	0x1e
 642 0127 04       		.uleb128 0x4
 643 0128 F50D0000 		.4byte	.LASF41
 644 012c 1F       		.byte	0x1f
 645 012d 04       		.uleb128 0x4
 646 012e 590B0000 		.4byte	.LASF42
 647 0132 20       		.byte	0x20
 648 0133 04       		.uleb128 0x4
 649 0134 4B0A0000 		.4byte	.LASF43
 650 0138 21       		.byte	0x21
 651 0139 04       		.uleb128 0x4
 652 013a CC1C0000 		.4byte	.LASF44
 653 013e 22       		.byte	0x22
 654 013f 04       		.uleb128 0x4
 655 0140 B00E0000 		.4byte	.LASF45
 656 0144 23       		.byte	0x23
 657 0145 04       		.uleb128 0x4
 658 0146 28020000 		.4byte	.LASF46
 659 014a 24       		.byte	0x24
 660 014b 04       		.uleb128 0x4
 661 014c E0160000 		.4byte	.LASF47
 662 0150 25       		.byte	0x25
 663 0151 04       		.uleb128 0x4
 664 0152 F9080000 		.4byte	.LASF48
 665 0156 26       		.byte	0x26
 666 0157 04       		.uleb128 0x4
 667 0158 791B0000 		.4byte	.LASF49
 668 015c 27       		.byte	0x27
 669 015d 04       		.uleb128 0x4
 670 015e 4F1D0000 		.4byte	.LASF50
 671 0162 28       		.byte	0x28
 672 0163 04       		.uleb128 0x4
 673 0164 82090000 		.4byte	.LASF51
 674 0168 29       		.byte	0x29
 675 0169 04       		.uleb128 0x4
 676 016a CB110000 		.4byte	.LASF52
 677 016e 2A       		.byte	0x2a
 678 016f 04       		.uleb128 0x4
 679 0170 B9170000 		.4byte	.LASF53
 680 0174 2B       		.byte	0x2b
 681 0175 04       		.uleb128 0x4
 682 0176 46010000 		.4byte	.LASF54
 683 017a 2C       		.byte	0x2c
 684 017b 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 91


 685 017c 1A170000 		.4byte	.LASF55
 686 0180 2D       		.byte	0x2d
 687 0181 04       		.uleb128 0x4
 688 0182 A8100000 		.4byte	.LASF56
 689 0186 2E       		.byte	0x2e
 690 0187 04       		.uleb128 0x4
 691 0188 88160000 		.4byte	.LASF57
 692 018c 2F       		.byte	0x2f
 693 018d 04       		.uleb128 0x4
 694 018e 181F0000 		.4byte	.LASF58
 695 0192 30       		.byte	0x30
 696 0193 04       		.uleb128 0x4
 697 0194 FA1C0000 		.4byte	.LASF59
 698 0198 31       		.byte	0x31
 699 0199 04       		.uleb128 0x4
 700 019a 60180000 		.4byte	.LASF60
 701 019e 32       		.byte	0x32
 702 019f 04       		.uleb128 0x4
 703 01a0 EE0B0000 		.4byte	.LASF61
 704 01a4 33       		.byte	0x33
 705 01a5 04       		.uleb128 0x4
 706 01a6 16000000 		.4byte	.LASF62
 707 01aa 34       		.byte	0x34
 708 01ab 04       		.uleb128 0x4
 709 01ac 77120000 		.4byte	.LASF63
 710 01b0 35       		.byte	0x35
 711 01b1 04       		.uleb128 0x4
 712 01b2 74070000 		.4byte	.LASF64
 713 01b6 36       		.byte	0x36
 714 01b7 04       		.uleb128 0x4
 715 01b8 0C1B0000 		.4byte	.LASF65
 716 01bc 37       		.byte	0x37
 717 01bd 04       		.uleb128 0x4
 718 01be EA0C0000 		.4byte	.LASF66
 719 01c2 38       		.byte	0x38
 720 01c3 04       		.uleb128 0x4
 721 01c4 00010000 		.4byte	.LASF67
 722 01c8 39       		.byte	0x39
 723 01c9 04       		.uleb128 0x4
 724 01ca 420C0000 		.4byte	.LASF68
 725 01ce 3A       		.byte	0x3a
 726 01cf 04       		.uleb128 0x4
 727 01d0 AA1A0000 		.4byte	.LASF69
 728 01d4 3B       		.byte	0x3b
 729 01d5 04       		.uleb128 0x4
 730 01d6 250C0000 		.4byte	.LASF70
 731 01da 3C       		.byte	0x3c
 732 01db 04       		.uleb128 0x4
 733 01dc BD100000 		.4byte	.LASF71
 734 01e0 3D       		.byte	0x3d
 735 01e1 04       		.uleb128 0x4
 736 01e2 B2120000 		.4byte	.LASF72
 737 01e6 3E       		.byte	0x3e
 738 01e7 04       		.uleb128 0x4
 739 01e8 93030000 		.4byte	.LASF73
 740 01ec 3F       		.byte	0x3f
 741 01ed 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 92


 742 01ee A61D0000 		.4byte	.LASF74
 743 01f2 40       		.byte	0x40
 744 01f3 04       		.uleb128 0x4
 745 01f4 C3130000 		.4byte	.LASF75
 746 01f8 41       		.byte	0x41
 747 01f9 04       		.uleb128 0x4
 748 01fa BA020000 		.4byte	.LASF76
 749 01fe 42       		.byte	0x42
 750 01ff 04       		.uleb128 0x4
 751 0200 D0180000 		.4byte	.LASF77
 752 0204 43       		.byte	0x43
 753 0205 04       		.uleb128 0x4
 754 0206 390E0000 		.4byte	.LASF78
 755 020a 44       		.byte	0x44
 756 020b 04       		.uleb128 0x4
 757 020c 67110000 		.4byte	.LASF79
 758 0210 45       		.byte	0x45
 759 0211 04       		.uleb128 0x4
 760 0212 CF120000 		.4byte	.LASF80
 761 0216 46       		.byte	0x46
 762 0217 04       		.uleb128 0x4
 763 0218 C91B0000 		.4byte	.LASF81
 764 021c 47       		.byte	0x47
 765 021d 04       		.uleb128 0x4
 766 021e B51E0000 		.4byte	.LASF82
 767 0222 48       		.byte	0x48
 768 0223 04       		.uleb128 0x4
 769 0224 920D0000 		.4byte	.LASF83
 770 0228 49       		.byte	0x49
 771 0229 04       		.uleb128 0x4
 772 022a 5B010000 		.4byte	.LASF84
 773 022e 4A       		.byte	0x4a
 774 022f 04       		.uleb128 0x4
 775 0230 3A120000 		.4byte	.LASF85
 776 0234 4B       		.byte	0x4b
 777 0235 04       		.uleb128 0x4
 778 0236 EB120000 		.4byte	.LASF86
 779 023a 4C       		.byte	0x4c
 780 023b 04       		.uleb128 0x4
 781 023c 0B080000 		.4byte	.LASF87
 782 0240 4D       		.byte	0x4d
 783 0241 04       		.uleb128 0x4
 784 0242 59170000 		.4byte	.LASF88
 785 0246 4E       		.byte	0x4e
 786 0247 04       		.uleb128 0x4
 787 0248 AE0D0000 		.4byte	.LASF89
 788 024c 4F       		.byte	0x4f
 789 024d 04       		.uleb128 0x4
 790 024e A9010000 		.4byte	.LASF90
 791 0252 50       		.byte	0x50
 792 0253 04       		.uleb128 0x4
 793 0254 E2150000 		.4byte	.LASF91
 794 0258 51       		.byte	0x51
 795 0259 04       		.uleb128 0x4
 796 025a C61A0000 		.4byte	.LASF92
 797 025e 52       		.byte	0x52
 798 025f 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 93


 799 0260 151D0000 		.4byte	.LASF93
 800 0264 53       		.byte	0x53
 801 0265 04       		.uleb128 0x4
 802 0266 5F1E0000 		.4byte	.LASF94
 803 026a 54       		.byte	0x54
 804 026b 04       		.uleb128 0x4
 805 026c CD0E0000 		.4byte	.LASF95
 806 0270 55       		.byte	0x55
 807 0271 04       		.uleb128 0x4
 808 0272 1A120000 		.4byte	.LASF96
 809 0276 56       		.byte	0x56
 810 0277 04       		.uleb128 0x4
 811 0278 7B1E0000 		.4byte	.LASF97
 812 027c 57       		.byte	0x57
 813 027d 04       		.uleb128 0x4
 814 027e 411F0000 		.4byte	.LASF98
 815 0282 58       		.byte	0x58
 816 0283 04       		.uleb128 0x4
 817 0284 26140000 		.4byte	.LASF99
 818 0288 59       		.byte	0x59
 819 0289 04       		.uleb128 0x4
 820 028a 9B1E0000 		.4byte	.LASF100
 821 028e 5A       		.byte	0x5a
 822 028f 04       		.uleb128 0x4
 823 0290 8E100000 		.4byte	.LASF101
 824 0294 5B       		.byte	0x5b
 825 0295 04       		.uleb128 0x4
 826 0296 CC040000 		.4byte	.LASF102
 827 029a 5C       		.byte	0x5c
 828 029b 04       		.uleb128 0x4
 829 029c FE180000 		.4byte	.LASF103
 830 02a0 5D       		.byte	0x5d
 831 02a1 04       		.uleb128 0x4
 832 02a2 170B0000 		.4byte	.LASF104
 833 02a6 5E       		.byte	0x5e
 834 02a7 04       		.uleb128 0x4
 835 02a8 091E0000 		.4byte	.LASF105
 836 02ac 5F       		.byte	0x5f
 837 02ad 04       		.uleb128 0x4
 838 02ae 08130000 		.4byte	.LASF106
 839 02b2 60       		.byte	0x60
 840 02b3 04       		.uleb128 0x4
 841 02b4 49040000 		.4byte	.LASF107
 842 02b8 61       		.byte	0x61
 843 02b9 04       		.uleb128 0x4
 844 02ba 001A0000 		.4byte	.LASF108
 845 02be 62       		.byte	0x62
 846 02bf 04       		.uleb128 0x4
 847 02c0 BE0B0000 		.4byte	.LASF109
 848 02c4 63       		.byte	0x63
 849 02c5 04       		.uleb128 0x4
 850 02c6 611F0000 		.4byte	.LASF110
 851 02ca 64       		.byte	0x64
 852 02cb 04       		.uleb128 0x4
 853 02cc 62140000 		.4byte	.LASF111
 854 02d0 65       		.byte	0x65
 855 02d1 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 94


 856 02d2 A1090000 		.4byte	.LASF112
 857 02d6 66       		.byte	0x66
 858 02d7 04       		.uleb128 0x4
 859 02d8 57190000 		.4byte	.LASF113
 860 02dc 67       		.byte	0x67
 861 02dd 04       		.uleb128 0x4
 862 02de F60E0000 		.4byte	.LASF114
 863 02e2 68       		.byte	0x68
 864 02e3 04       		.uleb128 0x4
 865 02e4 69020000 		.4byte	.LASF115
 866 02e8 69       		.byte	0x69
 867 02e9 04       		.uleb128 0x4
 868 02ea 80130000 		.4byte	.LASF116
 869 02ee 6A       		.byte	0x6a
 870 02ef 04       		.uleb128 0x4
 871 02f0 3B090000 		.4byte	.LASF117
 872 02f4 6B       		.byte	0x6b
 873 02f5 04       		.uleb128 0x4
 874 02f6 A11C0000 		.4byte	.LASF118
 875 02fa 6C       		.byte	0x6c
 876 02fb 04       		.uleb128 0x4
 877 02fc E0110000 		.4byte	.LASF119
 878 0300 6D       		.byte	0x6d
 879 0301 04       		.uleb128 0x4
 880 0302 300A0000 		.4byte	.LASF120
 881 0306 6E       		.byte	0x6e
 882 0307 04       		.uleb128 0x4
 883 0308 671A0000 		.4byte	.LASF121
 884 030c 6F       		.byte	0x6f
 885 030d 04       		.uleb128 0x4
 886 030e 5E0C0000 		.4byte	.LASF122
 887 0312 70       		.byte	0x70
 888 0313 04       		.uleb128 0x4
 889 0314 88000000 		.4byte	.LASF123
 890 0318 71       		.byte	0x71
 891 0319 04       		.uleb128 0x4
 892 031a CD140000 		.4byte	.LASF124
 893 031e 72       		.byte	0x72
 894 031f 04       		.uleb128 0x4
 895 0320 84060000 		.4byte	.LASF125
 896 0324 73       		.byte	0x73
 897 0325 04       		.uleb128 0x4
 898 0326 A7190000 		.4byte	.LASF126
 899 032a 74       		.byte	0x74
 900 032b 04       		.uleb128 0x4
 901 032c 4C0F0000 		.4byte	.LASF127
 902 0330 75       		.byte	0x75
 903 0331 04       		.uleb128 0x4
 904 0332 4D160000 		.4byte	.LASF128
 905 0336 76       		.byte	0x76
 906 0337 04       		.uleb128 0x4
 907 0338 0B040000 		.4byte	.LASF129
 908 033c 77       		.byte	0x77
 909 033d 04       		.uleb128 0x4
 910 033e 39180000 		.4byte	.LASF130
 911 0342 78       		.byte	0x78
 912 0343 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 95


 913 0344 840A0000 		.4byte	.LASF131
 914 0348 79       		.byte	0x79
 915 0349 04       		.uleb128 0x4
 916 034a 381B0000 		.4byte	.LASF132
 917 034e 7A       		.byte	0x7a
 918 034f 04       		.uleb128 0x4
 919 0350 83110000 		.4byte	.LASF133
 920 0354 7B       		.byte	0x7b
 921 0355 04       		.uleb128 0x4
 922 0356 9F060000 		.4byte	.LASF134
 923 035a 7C       		.byte	0x7c
 924 035b 04       		.uleb128 0x4
 925 035c 1A1A0000 		.4byte	.LASF135
 926 0360 7D       		.byte	0x7d
 927 0361 04       		.uleb128 0x4
 928 0362 D80B0000 		.4byte	.LASF136
 929 0366 7E       		.byte	0x7e
 930 0367 04       		.uleb128 0x4
 931 0368 00000000 		.4byte	.LASF137
 932 036c 7F       		.byte	0x7f
 933 036d 04       		.uleb128 0x4
 934 036e 7C140000 		.4byte	.LASF138
 935 0372 80       		.byte	0x80
 936 0373 04       		.uleb128 0x4
 937 0374 2E060000 		.4byte	.LASF139
 938 0378 81       		.byte	0x81
 939 0379 04       		.uleb128 0x4
 940 037a 99020000 		.4byte	.LASF140
 941 037e 82       		.byte	0x82
 942 037f 04       		.uleb128 0x4
 943 0380 100F0000 		.4byte	.LASF141
 944 0384 83       		.byte	0x83
 945 0385 04       		.uleb128 0x4
 946 0386 C6000000 		.4byte	.LASF142
 947 038a 84       		.byte	0x84
 948 038b 04       		.uleb128 0x4
 949 038c E40A0000 		.4byte	.LASF143
 950 0390 85       		.byte	0x85
 951 0391 04       		.uleb128 0x4
 952 0392 9F180000 		.4byte	.LASF144
 953 0396 86       		.byte	0x86
 954 0397 04       		.uleb128 0x4
 955 0398 220E0000 		.4byte	.LASF145
 956 039c 87       		.byte	0x87
 957 039d 04       		.uleb128 0x4
 958 039e CD050000 		.4byte	.LASF146
 959 03a2 88       		.byte	0x88
 960 03a3 04       		.uleb128 0x4
 961 03a4 E8140000 		.4byte	.LASF147
 962 03a8 89       		.byte	0x89
 963 03a9 04       		.uleb128 0x4
 964 03aa 221C0000 		.4byte	.LASF148
 965 03ae 8A       		.byte	0x8a
 966 03af 04       		.uleb128 0x4
 967 03b0 F0030000 		.4byte	.LASF149
 968 03b4 8B       		.byte	0x8b
 969 03b5 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 96


 970 03b6 0A0C0000 		.4byte	.LASF150
 971 03ba 8C       		.byte	0x8c
 972 03bb 04       		.uleb128 0x4
 973 03bc EB090000 		.4byte	.LASF151
 974 03c0 8D       		.byte	0x8d
 975 03c1 04       		.uleb128 0x4
 976 03c2 AC160000 		.4byte	.LASF152
 977 03c6 8E       		.byte	0x8e
 978 03c7 04       		.uleb128 0x4
 979 03c8 B5110000 		.4byte	.LASF153
 980 03cc 8F       		.byte	0x8f
 981 03cd 04       		.uleb128 0x4
 982 03ce 28080000 		.4byte	.LASF154
 983 03d2 90       		.byte	0x90
 984 03d3 04       		.uleb128 0x4
 985 03d4 8B0E0000 		.4byte	.LASF155
 986 03d8 91       		.byte	0x91
 987 03d9 04       		.uleb128 0x4
 988 03da A50B0000 		.4byte	.LASF156
 989 03de 92       		.byte	0x92
 990 03df 04       		.uleb128 0x4
 991 03e0 110E0000 		.4byte	.LASF157
 992 03e4 F0       		.byte	0xf0
 993 03e5 00       		.byte	0
 994 03e6 05       		.uleb128 0x5
 995 03e7 02       		.byte	0x2
 996 03e8 05       		.byte	0x5
 997 03e9 10120000 		.4byte	.LASF158
 998 03ed 06       		.uleb128 0x6
 999 03ee BF0A0000 		.4byte	.LASF160
 1000 03f2 05       		.byte	0x5
 1001 03f3 F4       		.byte	0xf4
 1002 03f4 25000000 		.4byte	0x25
 1003 03f8 05       		.uleb128 0x5
 1004 03f9 01       		.byte	0x1
 1005 03fa 06       		.byte	0x6
 1006 03fb 0F1C0000 		.4byte	.LASF159
 1007 03ff 06       		.uleb128 0x6
 1008 0400 AF170000 		.4byte	.LASF161
 1009 0404 06       		.byte	0x6
 1010 0405 1D       		.byte	0x1d
 1011 0406 0A040000 		.4byte	0x40a
 1012 040a 05       		.uleb128 0x5
 1013 040b 01       		.byte	0x1
 1014 040c 08       		.byte	0x8
 1015 040d 301A0000 		.4byte	.LASF162
 1016 0411 06       		.uleb128 0x6
 1017 0412 EE100000 		.4byte	.LASF163
 1018 0416 06       		.byte	0x6
 1019 0417 29       		.byte	0x29
 1020 0418 E6030000 		.4byte	0x3e6
 1021 041c 06       		.uleb128 0x6
 1022 041d D50C0000 		.4byte	.LASF164
 1023 0421 06       		.byte	0x6
 1024 0422 2B       		.byte	0x2b
 1025 0423 27040000 		.4byte	0x427
 1026 0427 05       		.uleb128 0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 97


 1027 0428 02       		.byte	0x2
 1028 0429 07       		.byte	0x7
 1029 042a 9A130000 		.4byte	.LASF165
 1030 042e 06       		.uleb128 0x6
 1031 042f E1020000 		.4byte	.LASF166
 1032 0433 06       		.byte	0x6
 1033 0434 3F       		.byte	0x3f
 1034 0435 39040000 		.4byte	0x439
 1035 0439 05       		.uleb128 0x5
 1036 043a 04       		.byte	0x4
 1037 043b 05       		.byte	0x5
 1038 043c D9150000 		.4byte	.LASF167
 1039 0440 06       		.uleb128 0x6
 1040 0441 3E1A0000 		.4byte	.LASF168
 1041 0445 06       		.byte	0x6
 1042 0446 41       		.byte	0x41
 1043 0447 4B040000 		.4byte	0x44b
 1044 044b 05       		.uleb128 0x5
 1045 044c 04       		.byte	0x4
 1046 044d 07       		.byte	0x7
 1047 044e EC180000 		.4byte	.LASF169
 1048 0452 05       		.uleb128 0x5
 1049 0453 08       		.byte	0x8
 1050 0454 05       		.byte	0x5
 1051 0455 3C100000 		.4byte	.LASF170
 1052 0459 05       		.uleb128 0x5
 1053 045a 08       		.byte	0x8
 1054 045b 07       		.byte	0x7
 1055 045c 55070000 		.4byte	.LASF171
 1056 0460 07       		.uleb128 0x7
 1057 0461 04       		.byte	0x4
 1058 0462 05       		.byte	0x5
 1059 0463 696E7400 		.ascii	"int\000"
 1060 0467 05       		.uleb128 0x5
 1061 0468 04       		.byte	0x4
 1062 0469 07       		.byte	0x7
 1063 046a F4170000 		.4byte	.LASF172
 1064 046e 06       		.uleb128 0x6
 1065 046f 3D0F0000 		.4byte	.LASF173
 1066 0473 07       		.byte	0x7
 1067 0474 18       		.byte	0x18
 1068 0475 FF030000 		.4byte	0x3ff
 1069 0479 06       		.uleb128 0x6
 1070 047a F0070000 		.4byte	.LASF174
 1071 047e 07       		.byte	0x7
 1072 047f 20       		.byte	0x20
 1073 0480 11040000 		.4byte	0x411
 1074 0484 06       		.uleb128 0x6
 1075 0485 ED130000 		.4byte	.LASF175
 1076 0489 07       		.byte	0x7
 1077 048a 24       		.byte	0x24
 1078 048b 1C040000 		.4byte	0x41c
 1079 048f 06       		.uleb128 0x6
 1080 0490 3B190000 		.4byte	.LASF176
 1081 0494 07       		.byte	0x7
 1082 0495 2C       		.byte	0x2c
 1083 0496 2E040000 		.4byte	0x42e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 98


 1084 049a 06       		.uleb128 0x6
 1085 049b CF060000 		.4byte	.LASF177
 1086 049f 07       		.byte	0x7
 1087 04a0 30       		.byte	0x30
 1088 04a1 40040000 		.4byte	0x440
 1089 04a5 08       		.uleb128 0x8
 1090 04a6 040E     		.2byte	0xe04
 1091 04a8 03       		.byte	0x3
 1092 04a9 9601     		.2byte	0x196
 1093 04ab 61050000 		.4byte	0x561
 1094 04af 09       		.uleb128 0x9
 1095 04b0 4B070000 		.4byte	.LASF178
 1096 04b4 03       		.byte	0x3
 1097 04b5 9801     		.2byte	0x198
 1098 04b7 7D050000 		.4byte	0x57d
 1099 04bb 00       		.byte	0
 1100 04bc 09       		.uleb128 0x9
 1101 04bd 1D150000 		.4byte	.LASF179
 1102 04c1 03       		.byte	0x3
 1103 04c2 9901     		.2byte	0x199
 1104 04c4 82050000 		.4byte	0x582
 1105 04c8 20       		.byte	0x20
 1106 04c9 09       		.uleb128 0x9
 1107 04ca 2D1B0000 		.4byte	.LASF180
 1108 04ce 03       		.byte	0x3
 1109 04cf 9A01     		.2byte	0x19a
 1110 04d1 92050000 		.4byte	0x592
 1111 04d5 80       		.byte	0x80
 1112 04d6 09       		.uleb128 0x9
 1113 04d7 BB070000 		.4byte	.LASF181
 1114 04db 03       		.byte	0x3
 1115 04dc 9B01     		.2byte	0x19b
 1116 04de 82050000 		.4byte	0x582
 1117 04e2 A0       		.byte	0xa0
 1118 04e3 0A       		.uleb128 0xa
 1119 04e4 F51C0000 		.4byte	.LASF182
 1120 04e8 03       		.byte	0x3
 1121 04e9 9C01     		.2byte	0x19c
 1122 04eb 97050000 		.4byte	0x597
 1123 04ef 0001     		.2byte	0x100
 1124 04f1 0A       		.uleb128 0xa
 1125 04f2 39150000 		.4byte	.LASF183
 1126 04f6 03       		.byte	0x3
 1127 04f7 9D01     		.2byte	0x19d
 1128 04f9 82050000 		.4byte	0x582
 1129 04fd 2001     		.2byte	0x120
 1130 04ff 0A       		.uleb128 0xa
 1131 0500 AD120000 		.4byte	.LASF184
 1132 0504 03       		.byte	0x3
 1133 0505 9E01     		.2byte	0x19e
 1134 0507 9C050000 		.4byte	0x59c
 1135 050b 8001     		.2byte	0x180
 1136 050d 0A       		.uleb128 0xa
 1137 050e 43150000 		.4byte	.LASF185
 1138 0512 03       		.byte	0x3
 1139 0513 9F01     		.2byte	0x19f
 1140 0515 82050000 		.4byte	0x582
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 99


 1141 0519 A001     		.2byte	0x1a0
 1142 051b 0A       		.uleb128 0xa
 1143 051c 5C1B0000 		.4byte	.LASF186
 1144 0520 03       		.byte	0x3
 1145 0521 A001     		.2byte	0x1a0
 1146 0523 A1050000 		.4byte	0x5a1
 1147 0527 0002     		.2byte	0x200
 1148 0529 0A       		.uleb128 0xa
 1149 052a 4D150000 		.4byte	.LASF187
 1150 052e 03       		.byte	0x3
 1151 052f A101     		.2byte	0x1a1
 1152 0531 A6050000 		.4byte	0x5a6
 1153 0535 2002     		.2byte	0x220
 1154 0537 0B       		.uleb128 0xb
 1155 0538 495000   		.ascii	"IP\000"
 1156 053b 03       		.byte	0x3
 1157 053c A201     		.2byte	0x1a2
 1158 053e CB050000 		.4byte	0x5cb
 1159 0542 0003     		.2byte	0x300
 1160 0544 0A       		.uleb128 0xa
 1161 0545 57150000 		.4byte	.LASF188
 1162 0549 03       		.byte	0x3
 1163 054a A301     		.2byte	0x1a3
 1164 054c D0050000 		.4byte	0x5d0
 1165 0550 F003     		.2byte	0x3f0
 1166 0552 0A       		.uleb128 0xa
 1167 0553 92140000 		.4byte	.LASF189
 1168 0557 03       		.byte	0x3
 1169 0558 A401     		.2byte	0x1a4
 1170 055a 78050000 		.4byte	0x578
 1171 055e 000E     		.2byte	0xe00
 1172 0560 00       		.byte	0
 1173 0561 0C       		.uleb128 0xc
 1174 0562 78050000 		.4byte	0x578
 1175 0566 71050000 		.4byte	0x571
 1176 056a 0D       		.uleb128 0xd
 1177 056b 71050000 		.4byte	0x571
 1178 056f 07       		.byte	0x7
 1179 0570 00       		.byte	0
 1180 0571 05       		.uleb128 0x5
 1181 0572 04       		.byte	0x4
 1182 0573 07       		.byte	0x7
 1183 0574 FF140000 		.4byte	.LASF190
 1184 0578 0E       		.uleb128 0xe
 1185 0579 9A040000 		.4byte	0x49a
 1186 057d 0E       		.uleb128 0xe
 1187 057e 61050000 		.4byte	0x561
 1188 0582 0C       		.uleb128 0xc
 1189 0583 9A040000 		.4byte	0x49a
 1190 0587 92050000 		.4byte	0x592
 1191 058b 0D       		.uleb128 0xd
 1192 058c 71050000 		.4byte	0x571
 1193 0590 17       		.byte	0x17
 1194 0591 00       		.byte	0
 1195 0592 0E       		.uleb128 0xe
 1196 0593 61050000 		.4byte	0x561
 1197 0597 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 100


 1198 0598 61050000 		.4byte	0x561
 1199 059c 0E       		.uleb128 0xe
 1200 059d 61050000 		.4byte	0x561
 1201 05a1 0E       		.uleb128 0xe
 1202 05a2 61050000 		.4byte	0x561
 1203 05a6 0C       		.uleb128 0xc
 1204 05a7 9A040000 		.4byte	0x49a
 1205 05ab B6050000 		.4byte	0x5b6
 1206 05af 0D       		.uleb128 0xd
 1207 05b0 71050000 		.4byte	0x571
 1208 05b4 37       		.byte	0x37
 1209 05b5 00       		.byte	0
 1210 05b6 0C       		.uleb128 0xc
 1211 05b7 C6050000 		.4byte	0x5c6
 1212 05bb C6050000 		.4byte	0x5c6
 1213 05bf 0D       		.uleb128 0xd
 1214 05c0 71050000 		.4byte	0x571
 1215 05c4 EF       		.byte	0xef
 1216 05c5 00       		.byte	0
 1217 05c6 0E       		.uleb128 0xe
 1218 05c7 6E040000 		.4byte	0x46e
 1219 05cb 0E       		.uleb128 0xe
 1220 05cc B6050000 		.4byte	0x5b6
 1221 05d0 0C       		.uleb128 0xc
 1222 05d1 9A040000 		.4byte	0x49a
 1223 05d5 E1050000 		.4byte	0x5e1
 1224 05d9 0F       		.uleb128 0xf
 1225 05da 71050000 		.4byte	0x571
 1226 05de 8302     		.2byte	0x283
 1227 05e0 00       		.byte	0
 1228 05e1 10       		.uleb128 0x10
 1229 05e2 CE170000 		.4byte	.LASF191
 1230 05e6 03       		.byte	0x3
 1231 05e7 A501     		.2byte	0x1a5
 1232 05e9 A5040000 		.4byte	0x4a5
 1233 05ed 11       		.uleb128 0x11
 1234 05ee 78050000 		.4byte	0x578
 1235 05f2 0C       		.uleb128 0xc
 1236 05f3 ED050000 		.4byte	0x5ed
 1237 05f7 02060000 		.4byte	0x602
 1238 05fb 0D       		.uleb128 0xd
 1239 05fc 71050000 		.4byte	0x571
 1240 0600 0F       		.byte	0xf
 1241 0601 00       		.byte	0
 1242 0602 12       		.uleb128 0x12
 1243 0603 80       		.byte	0x80
 1244 0604 08       		.byte	0x8
 1245 0605 22       		.byte	0x22
 1246 0606 D6060000 		.4byte	0x6d6
 1247 060a 13       		.uleb128 0x13
 1248 060b 4F555400 		.ascii	"OUT\000"
 1249 060f 08       		.byte	0x8
 1250 0610 23       		.byte	0x23
 1251 0611 78050000 		.4byte	0x578
 1252 0615 00       		.byte	0
 1253 0616 14       		.uleb128 0x14
 1254 0617 DC070000 		.4byte	.LASF192
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 101


 1255 061b 08       		.byte	0x8
 1256 061c 24       		.byte	0x24
 1257 061d 78050000 		.4byte	0x578
 1258 0621 04       		.byte	0x4
 1259 0622 14       		.uleb128 0x14
 1260 0623 6C070000 		.4byte	.LASF193
 1261 0627 08       		.byte	0x8
 1262 0628 25       		.byte	0x25
 1263 0629 78050000 		.4byte	0x578
 1264 062d 08       		.byte	0x8
 1265 062e 14       		.uleb128 0x14
 1266 062f 92170000 		.4byte	.LASF194
 1267 0633 08       		.byte	0x8
 1268 0634 26       		.byte	0x26
 1269 0635 78050000 		.4byte	0x578
 1270 0639 0C       		.byte	0xc
 1271 063a 13       		.uleb128 0x13
 1272 063b 494E00   		.ascii	"IN\000"
 1273 063e 08       		.byte	0x8
 1274 063f 27       		.byte	0x27
 1275 0640 ED050000 		.4byte	0x5ed
 1276 0644 10       		.byte	0x10
 1277 0645 14       		.uleb128 0x14
 1278 0646 50070000 		.4byte	.LASF195
 1279 064a 08       		.byte	0x8
 1280 064b 28       		.byte	0x28
 1281 064c 78050000 		.4byte	0x578
 1282 0650 14       		.byte	0x14
 1283 0651 14       		.uleb128 0x14
 1284 0652 E00C0000 		.4byte	.LASF196
 1285 0656 08       		.byte	0x8
 1286 0657 29       		.byte	0x29
 1287 0658 78050000 		.4byte	0x578
 1288 065c 18       		.byte	0x18
 1289 065d 14       		.uleb128 0x14
 1290 065e 54180000 		.4byte	.LASF197
 1291 0662 08       		.byte	0x8
 1292 0663 2A       		.byte	0x2a
 1293 0664 ED050000 		.4byte	0x5ed
 1294 0668 1C       		.byte	0x1c
 1295 0669 14       		.uleb128 0x14
 1296 066a 7F040000 		.4byte	.LASF198
 1297 066e 08       		.byte	0x8
 1298 066f 2B       		.byte	0x2b
 1299 0670 78050000 		.4byte	0x578
 1300 0674 20       		.byte	0x20
 1301 0675 14       		.uleb128 0x14
 1302 0676 D7160000 		.4byte	.LASF199
 1303 067a 08       		.byte	0x8
 1304 067b 2C       		.byte	0x2c
 1305 067c 78050000 		.4byte	0x578
 1306 0680 24       		.byte	0x24
 1307 0681 13       		.uleb128 0x13
 1308 0682 43464700 		.ascii	"CFG\000"
 1309 0686 08       		.byte	0x8
 1310 0687 2D       		.byte	0x2d
 1311 0688 78050000 		.4byte	0x578
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 102


 1312 068c 28       		.byte	0x28
 1313 068d 14       		.uleb128 0x14
 1314 068e 44060000 		.4byte	.LASF200
 1315 0692 08       		.byte	0x8
 1316 0693 2E       		.byte	0x2e
 1317 0694 78050000 		.4byte	0x578
 1318 0698 2C       		.byte	0x2c
 1319 0699 14       		.uleb128 0x14
 1320 069a 6D0A0000 		.4byte	.LASF201
 1321 069e 08       		.byte	0x8
 1322 069f 2F       		.byte	0x2f
 1323 06a0 78050000 		.4byte	0x578
 1324 06a4 30       		.byte	0x30
 1325 06a5 14       		.uleb128 0x14
 1326 06a6 E81D0000 		.4byte	.LASF202
 1327 06aa 08       		.byte	0x8
 1328 06ab 30       		.byte	0x30
 1329 06ac 78050000 		.4byte	0x578
 1330 06b0 34       		.byte	0x34
 1331 06b1 14       		.uleb128 0x14
 1332 06b2 32000000 		.4byte	.LASF203
 1333 06b6 08       		.byte	0x8
 1334 06b7 31       		.byte	0x31
 1335 06b8 ED050000 		.4byte	0x5ed
 1336 06bc 38       		.byte	0x38
 1337 06bd 14       		.uleb128 0x14
 1338 06be 2F170000 		.4byte	.LASF204
 1339 06c2 08       		.byte	0x8
 1340 06c3 32       		.byte	0x32
 1341 06c4 78050000 		.4byte	0x578
 1342 06c8 3C       		.byte	0x3c
 1343 06c9 14       		.uleb128 0x14
 1344 06ca 9C1D0000 		.4byte	.LASF205
 1345 06ce 08       		.byte	0x8
 1346 06cf 33       		.byte	0x33
 1347 06d0 DB060000 		.4byte	0x6db
 1348 06d4 40       		.byte	0x40
 1349 06d5 00       		.byte	0
 1350 06d6 0E       		.uleb128 0xe
 1351 06d7 F2050000 		.4byte	0x5f2
 1352 06db 11       		.uleb128 0x11
 1353 06dc D6060000 		.4byte	0x6d6
 1354 06e0 06       		.uleb128 0x6
 1355 06e1 18190000 		.4byte	.LASF206
 1356 06e5 08       		.byte	0x8
 1357 06e6 34       		.byte	0x34
 1358 06e7 02060000 		.4byte	0x602
 1359 06eb 15       		.uleb128 0x15
 1360 06ec 2440     		.2byte	0x4024
 1361 06ee 08       		.byte	0x8
 1362 06ef 39       		.byte	0x39
 1363 06f0 76070000 		.4byte	0x776
 1364 06f4 13       		.uleb128 0x13
 1365 06f5 50525400 		.ascii	"PRT\000"
 1366 06f9 08       		.byte	0x8
 1367 06fa 3A       		.byte	0x3a
 1368 06fb 76070000 		.4byte	0x776
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 103


 1369 06ff 00       		.byte	0
 1370 0700 16       		.uleb128 0x16
 1371 0701 46000000 		.4byte	.LASF207
 1372 0705 08       		.byte	0x8
 1373 0706 3B       		.byte	0x3b
 1374 0707 ED050000 		.4byte	0x5ed
 1375 070b 0040     		.2byte	0x4000
 1376 070d 16       		.uleb128 0x16
 1377 070e 52000000 		.4byte	.LASF208
 1378 0712 08       		.byte	0x8
 1379 0713 3C       		.byte	0x3c
 1380 0714 ED050000 		.4byte	0x5ed
 1381 0718 0440     		.2byte	0x4004
 1382 071a 16       		.uleb128 0x16
 1383 071b 5E000000 		.4byte	.LASF209
 1384 071f 08       		.byte	0x8
 1385 0720 3D       		.byte	0x3d
 1386 0721 ED050000 		.4byte	0x5ed
 1387 0725 0840     		.2byte	0x4008
 1388 0727 16       		.uleb128 0x16
 1389 0728 8C0F0000 		.4byte	.LASF210
 1390 072c 08       		.byte	0x8
 1391 072d 3E       		.byte	0x3e
 1392 072e ED050000 		.4byte	0x5ed
 1393 0732 0C40     		.2byte	0x400c
 1394 0734 16       		.uleb128 0x16
 1395 0735 3B000000 		.4byte	.LASF211
 1396 0739 08       		.byte	0x8
 1397 073a 3F       		.byte	0x3f
 1398 073b ED050000 		.4byte	0x5ed
 1399 073f 1040     		.2byte	0x4010
 1400 0741 16       		.uleb128 0x16
 1401 0742 930B0000 		.4byte	.LASF212
 1402 0746 08       		.byte	0x8
 1403 0747 40       		.byte	0x40
 1404 0748 78050000 		.4byte	0x578
 1405 074c 1440     		.2byte	0x4014
 1406 074e 16       		.uleb128 0x16
 1407 074f F21B0000 		.4byte	.LASF213
 1408 0753 08       		.byte	0x8
 1409 0754 41       		.byte	0x41
 1410 0755 78050000 		.4byte	0x578
 1411 0759 1840     		.2byte	0x4018
 1412 075b 16       		.uleb128 0x16
 1413 075c 28130000 		.4byte	.LASF214
 1414 0760 08       		.byte	0x8
 1415 0761 42       		.byte	0x42
 1416 0762 ED050000 		.4byte	0x5ed
 1417 0766 1C40     		.2byte	0x401c
 1418 0768 16       		.uleb128 0x16
 1419 0769 FF130000 		.4byte	.LASF215
 1420 076d 08       		.byte	0x8
 1421 076e 43       		.byte	0x43
 1422 076f 78050000 		.4byte	0x578
 1423 0773 2040     		.2byte	0x4020
 1424 0775 00       		.byte	0
 1425 0776 0C       		.uleb128 0xc
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 104


 1426 0777 E0060000 		.4byte	0x6e0
 1427 077b 86070000 		.4byte	0x786
 1428 077f 0D       		.uleb128 0xd
 1429 0780 71050000 		.4byte	0x571
 1430 0784 7F       		.byte	0x7f
 1431 0785 00       		.byte	0
 1432 0786 06       		.uleb128 0x6
 1433 0787 2A070000 		.4byte	.LASF216
 1434 078b 08       		.byte	0x8
 1435 078c 44       		.byte	0x44
 1436 078d EB060000 		.4byte	0x6eb
 1437 0791 10       		.uleb128 0x10
 1438 0792 B60C0000 		.4byte	.LASF217
 1439 0796 09       		.byte	0x9
 1440 0797 3106     		.2byte	0x631
 1441 0799 E0060000 		.4byte	0x6e0
 1442 079d 10       		.uleb128 0x10
 1443 079e 491A0000 		.4byte	.LASF218
 1444 07a2 09       		.byte	0x9
 1445 07a3 3206     		.2byte	0x632
 1446 07a5 86070000 		.4byte	0x786
 1447 07a9 05       		.uleb128 0x5
 1448 07aa 08       		.byte	0x8
 1449 07ab 04       		.byte	0x4
 1450 07ac B7130000 		.4byte	.LASF219
 1451 07b0 12       		.uleb128 0x12
 1452 07b1 B8       		.byte	0xb8
 1453 07b2 0A       		.byte	0xa
 1454 07b3 34       		.byte	0x34
 1455 07b4 C10B0000 		.4byte	0xbc1
 1456 07b8 14       		.uleb128 0x14
 1457 07b9 13030000 		.4byte	.LASF220
 1458 07bd 0A       		.byte	0xa
 1459 07be 37       		.byte	0x37
 1460 07bf 9A040000 		.4byte	0x49a
 1461 07c3 00       		.byte	0
 1462 07c4 14       		.uleb128 0x14
 1463 07c5 9E010000 		.4byte	.LASF221
 1464 07c9 0A       		.byte	0xa
 1465 07ca 38       		.byte	0x38
 1466 07cb 9A040000 		.4byte	0x49a
 1467 07cf 04       		.byte	0x4
 1468 07d0 14       		.uleb128 0x14
 1469 07d1 550E0000 		.4byte	.LASF222
 1470 07d5 0A       		.byte	0xa
 1471 07d6 39       		.byte	0x39
 1472 07d7 9A040000 		.4byte	0x49a
 1473 07db 08       		.byte	0x8
 1474 07dc 14       		.uleb128 0x14
 1475 07dd 68090000 		.4byte	.LASF223
 1476 07e1 0A       		.byte	0xa
 1477 07e2 3A       		.byte	0x3a
 1478 07e3 9A040000 		.4byte	0x49a
 1479 07e7 0C       		.byte	0xc
 1480 07e8 14       		.uleb128 0x14
 1481 07e9 F6130000 		.4byte	.LASF224
 1482 07ed 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 105


 1483 07ee 3B       		.byte	0x3b
 1484 07ef 9A040000 		.4byte	0x49a
 1485 07f3 10       		.byte	0x10
 1486 07f4 14       		.uleb128 0x14
 1487 07f5 F8100000 		.4byte	.LASF225
 1488 07f9 0A       		.byte	0xa
 1489 07fa 3C       		.byte	0x3c
 1490 07fb 9A040000 		.4byte	0x49a
 1491 07ff 14       		.byte	0x14
 1492 0800 14       		.uleb128 0x14
 1493 0801 9C0B0000 		.4byte	.LASF226
 1494 0805 0A       		.byte	0xa
 1495 0806 3D       		.byte	0x3d
 1496 0807 9A040000 		.4byte	0x49a
 1497 080b 18       		.byte	0x18
 1498 080c 14       		.uleb128 0x14
 1499 080d 461D0000 		.4byte	.LASF227
 1500 0811 0A       		.byte	0xa
 1501 0812 3E       		.byte	0x3e
 1502 0813 9A040000 		.4byte	0x49a
 1503 0817 1C       		.byte	0x1c
 1504 0818 14       		.uleb128 0x14
 1505 0819 4A100000 		.4byte	.LASF228
 1506 081d 0A       		.byte	0xa
 1507 081e 3F       		.byte	0x3f
 1508 081f 9A040000 		.4byte	0x49a
 1509 0823 20       		.byte	0x20
 1510 0824 14       		.uleb128 0x14
 1511 0825 61100000 		.4byte	.LASF229
 1512 0829 0A       		.byte	0xa
 1513 082a 40       		.byte	0x40
 1514 082b 9A040000 		.4byte	0x49a
 1515 082f 24       		.byte	0x24
 1516 0830 14       		.uleb128 0x14
 1517 0831 FF150000 		.4byte	.LASF230
 1518 0835 0A       		.byte	0xa
 1519 0836 43       		.byte	0x43
 1520 0837 6E040000 		.4byte	0x46e
 1521 083b 28       		.byte	0x28
 1522 083c 14       		.uleb128 0x14
 1523 083d CB150000 		.4byte	.LASF231
 1524 0841 0A       		.byte	0xa
 1525 0842 44       		.byte	0x44
 1526 0843 6E040000 		.4byte	0x46e
 1527 0847 29       		.byte	0x29
 1528 0848 14       		.uleb128 0x14
 1529 0849 C3140000 		.4byte	.LASF232
 1530 084d 0A       		.byte	0xa
 1531 084e 45       		.byte	0x45
 1532 084f 6E040000 		.4byte	0x46e
 1533 0853 2A       		.byte	0x2a
 1534 0854 14       		.uleb128 0x14
 1535 0855 68160000 		.4byte	.LASF233
 1536 0859 0A       		.byte	0xa
 1537 085a 46       		.byte	0x46
 1538 085b 6E040000 		.4byte	0x46e
 1539 085f 2B       		.byte	0x2b
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 106


 1540 0860 14       		.uleb128 0x14
 1541 0861 2D160000 		.4byte	.LASF234
 1542 0865 0A       		.byte	0xa
 1543 0866 47       		.byte	0x47
 1544 0867 6E040000 		.4byte	0x46e
 1545 086b 2C       		.byte	0x2c
 1546 086c 14       		.uleb128 0x14
 1547 086d C3180000 		.4byte	.LASF235
 1548 0871 0A       		.byte	0xa
 1549 0872 48       		.byte	0x48
 1550 0873 6E040000 		.4byte	0x46e
 1551 0877 2D       		.byte	0x2d
 1552 0878 14       		.uleb128 0x14
 1553 0879 D11E0000 		.4byte	.LASF236
 1554 087d 0A       		.byte	0xa
 1555 087e 49       		.byte	0x49
 1556 087f 6E040000 		.4byte	0x46e
 1557 0883 2E       		.byte	0x2e
 1558 0884 14       		.uleb128 0x14
 1559 0885 42030000 		.4byte	.LASF237
 1560 0889 0A       		.byte	0xa
 1561 088a 4A       		.byte	0x4a
 1562 088b 6E040000 		.4byte	0x46e
 1563 088f 2F       		.byte	0x2f
 1564 0890 14       		.uleb128 0x14
 1565 0891 16180000 		.4byte	.LASF238
 1566 0895 0A       		.byte	0xa
 1567 0896 4B       		.byte	0x4b
 1568 0897 6E040000 		.4byte	0x46e
 1569 089b 30       		.byte	0x30
 1570 089c 14       		.uleb128 0x14
 1571 089d 05120000 		.4byte	.LASF239
 1572 08a1 0A       		.byte	0xa
 1573 08a2 4E       		.byte	0x4e
 1574 08a3 6E040000 		.4byte	0x46e
 1575 08a7 31       		.byte	0x31
 1576 08a8 14       		.uleb128 0x14
 1577 08a9 451C0000 		.4byte	.LASF240
 1578 08ad 0A       		.byte	0xa
 1579 08ae 4F       		.byte	0x4f
 1580 08af 6E040000 		.4byte	0x46e
 1581 08b3 32       		.byte	0x32
 1582 08b4 14       		.uleb128 0x14
 1583 08b5 C31D0000 		.4byte	.LASF241
 1584 08b9 0A       		.byte	0xa
 1585 08ba 50       		.byte	0x50
 1586 08bb 6E040000 		.4byte	0x46e
 1587 08bf 33       		.byte	0x33
 1588 08c0 14       		.uleb128 0x14
 1589 08c1 740D0000 		.4byte	.LASF242
 1590 08c5 0A       		.byte	0xa
 1591 08c6 51       		.byte	0x51
 1592 08c7 6E040000 		.4byte	0x46e
 1593 08cb 34       		.byte	0x34
 1594 08cc 14       		.uleb128 0x14
 1595 08cd 16090000 		.4byte	.LASF243
 1596 08d1 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 107


 1597 08d2 52       		.byte	0x52
 1598 08d3 79040000 		.4byte	0x479
 1599 08d7 36       		.byte	0x36
 1600 08d8 14       		.uleb128 0x14
 1601 08d9 C1040000 		.4byte	.LASF244
 1602 08dd 0A       		.byte	0xa
 1603 08de 53       		.byte	0x53
 1604 08df 79040000 		.4byte	0x479
 1605 08e3 38       		.byte	0x38
 1606 08e4 14       		.uleb128 0x14
 1607 08e5 2B110000 		.4byte	.LASF245
 1608 08e9 0A       		.byte	0xa
 1609 08ea 54       		.byte	0x54
 1610 08eb 79040000 		.4byte	0x479
 1611 08ef 3A       		.byte	0x3a
 1612 08f0 14       		.uleb128 0x14
 1613 08f1 04030000 		.4byte	.LASF246
 1614 08f5 0A       		.byte	0xa
 1615 08f6 55       		.byte	0x55
 1616 08f7 6E040000 		.4byte	0x46e
 1617 08fb 3C       		.byte	0x3c
 1618 08fc 14       		.uleb128 0x14
 1619 08fd C90A0000 		.4byte	.LASF247
 1620 0901 0A       		.byte	0xa
 1621 0902 56       		.byte	0x56
 1622 0903 6E040000 		.4byte	0x46e
 1623 0907 3D       		.byte	0x3d
 1624 0908 14       		.uleb128 0x14
 1625 0909 97140000 		.4byte	.LASF248
 1626 090d 0A       		.byte	0xa
 1627 090e 57       		.byte	0x57
 1628 090f 6E040000 		.4byte	0x46e
 1629 0913 3E       		.byte	0x3e
 1630 0914 14       		.uleb128 0x14
 1631 0915 D0090000 		.4byte	.LASF249
 1632 0919 0A       		.byte	0xa
 1633 091a 58       		.byte	0x58
 1634 091b 6E040000 		.4byte	0x46e
 1635 091f 3F       		.byte	0x3f
 1636 0920 14       		.uleb128 0x14
 1637 0921 45020000 		.4byte	.LASF250
 1638 0925 0A       		.byte	0xa
 1639 0926 59       		.byte	0x59
 1640 0927 6E040000 		.4byte	0x46e
 1641 092b 40       		.byte	0x40
 1642 092c 14       		.uleb128 0x14
 1643 092d 56120000 		.4byte	.LASF251
 1644 0931 0A       		.byte	0xa
 1645 0932 5A       		.byte	0x5a
 1646 0933 6E040000 		.4byte	0x46e
 1647 0937 41       		.byte	0x41
 1648 0938 14       		.uleb128 0x14
 1649 0939 AA070000 		.4byte	.LASF252
 1650 093d 0A       		.byte	0xa
 1651 093e 5B       		.byte	0x5b
 1652 093f 6E040000 		.4byte	0x46e
 1653 0943 42       		.byte	0x42
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 108


 1654 0944 14       		.uleb128 0x14
 1655 0945 AB0C0000 		.4byte	.LASF253
 1656 0949 0A       		.byte	0xa
 1657 094a 5C       		.byte	0x5c
 1658 094b 6E040000 		.4byte	0x46e
 1659 094f 43       		.byte	0x43
 1660 0950 14       		.uleb128 0x14
 1661 0951 5E0E0000 		.4byte	.LASF254
 1662 0955 0A       		.byte	0xa
 1663 0956 5D       		.byte	0x5d
 1664 0957 6E040000 		.4byte	0x46e
 1665 095b 44       		.byte	0x44
 1666 095c 14       		.uleb128 0x14
 1667 095d 76160000 		.4byte	.LASF255
 1668 0961 0A       		.byte	0xa
 1669 0962 5E       		.byte	0x5e
 1670 0963 9A040000 		.4byte	0x49a
 1671 0967 48       		.byte	0x48
 1672 0968 14       		.uleb128 0x14
 1673 0969 88040000 		.4byte	.LASF256
 1674 096d 0A       		.byte	0xa
 1675 096e 5F       		.byte	0x5f
 1676 096f 9A040000 		.4byte	0x49a
 1677 0973 4C       		.byte	0x4c
 1678 0974 14       		.uleb128 0x14
 1679 0975 6F130000 		.4byte	.LASF257
 1680 0979 0A       		.byte	0xa
 1681 097a 60       		.byte	0x60
 1682 097b 6E040000 		.4byte	0x46e
 1683 097f 50       		.byte	0x50
 1684 0980 14       		.uleb128 0x14
 1685 0981 310B0000 		.4byte	.LASF258
 1686 0985 0A       		.byte	0xa
 1687 0986 61       		.byte	0x61
 1688 0987 6E040000 		.4byte	0x46e
 1689 098b 51       		.byte	0x51
 1690 098c 14       		.uleb128 0x14
 1691 098d 5B080000 		.4byte	.LASF259
 1692 0991 0A       		.byte	0xa
 1693 0992 62       		.byte	0x62
 1694 0993 6E040000 		.4byte	0x46e
 1695 0997 52       		.byte	0x52
 1696 0998 14       		.uleb128 0x14
 1697 0999 38130000 		.4byte	.LASF260
 1698 099d 0A       		.byte	0xa
 1699 099e 63       		.byte	0x63
 1700 099f 6E040000 		.4byte	0x46e
 1701 09a3 53       		.byte	0x53
 1702 09a4 14       		.uleb128 0x14
 1703 09a5 FC1A0000 		.4byte	.LASF261
 1704 09a9 0A       		.byte	0xa
 1705 09aa 64       		.byte	0x64
 1706 09ab 6E040000 		.4byte	0x46e
 1707 09af 54       		.byte	0x54
 1708 09b0 14       		.uleb128 0x14
 1709 09b1 750B0000 		.4byte	.LASF262
 1710 09b5 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 109


 1711 09b6 65       		.byte	0x65
 1712 09b7 6E040000 		.4byte	0x46e
 1713 09bb 55       		.byte	0x55
 1714 09bc 14       		.uleb128 0x14
 1715 09bd 43190000 		.4byte	.LASF263
 1716 09c1 0A       		.byte	0xa
 1717 09c2 66       		.byte	0x66
 1718 09c3 6E040000 		.4byte	0x46e
 1719 09c7 56       		.byte	0x56
 1720 09c8 14       		.uleb128 0x14
 1721 09c9 6C1D0000 		.4byte	.LASF264
 1722 09cd 0A       		.byte	0xa
 1723 09ce 67       		.byte	0x67
 1724 09cf 6E040000 		.4byte	0x46e
 1725 09d3 57       		.byte	0x57
 1726 09d4 14       		.uleb128 0x14
 1727 09d5 AB0A0000 		.4byte	.LASF265
 1728 09d9 0A       		.byte	0xa
 1729 09da 68       		.byte	0x68
 1730 09db 6E040000 		.4byte	0x46e
 1731 09df 58       		.byte	0x58
 1732 09e0 14       		.uleb128 0x14
 1733 09e1 F01D0000 		.4byte	.LASF266
 1734 09e5 0A       		.byte	0xa
 1735 09e6 69       		.byte	0x69
 1736 09e7 6E040000 		.4byte	0x46e
 1737 09eb 59       		.byte	0x59
 1738 09ec 14       		.uleb128 0x14
 1739 09ed 3A1C0000 		.4byte	.LASF267
 1740 09f1 0A       		.byte	0xa
 1741 09f2 6E       		.byte	0x6e
 1742 09f3 84040000 		.4byte	0x484
 1743 09f7 5A       		.byte	0x5a
 1744 09f8 14       		.uleb128 0x14
 1745 09f9 C6010000 		.4byte	.LASF268
 1746 09fd 0A       		.byte	0xa
 1747 09fe 6F       		.byte	0x6f
 1748 09ff 84040000 		.4byte	0x484
 1749 0a03 5C       		.byte	0x5c
 1750 0a04 14       		.uleb128 0x14
 1751 0a05 52100000 		.4byte	.LASF269
 1752 0a09 0A       		.byte	0xa
 1753 0a0a 70       		.byte	0x70
 1754 0a0b 6E040000 		.4byte	0x46e
 1755 0a0f 5E       		.byte	0x5e
 1756 0a10 14       		.uleb128 0x14
 1757 0a11 6F1C0000 		.4byte	.LASF270
 1758 0a15 0A       		.byte	0xa
 1759 0a16 71       		.byte	0x71
 1760 0a17 6E040000 		.4byte	0x46e
 1761 0a1b 5F       		.byte	0x5f
 1762 0a1c 14       		.uleb128 0x14
 1763 0a1d C40C0000 		.4byte	.LASF271
 1764 0a21 0A       		.byte	0xa
 1765 0a22 72       		.byte	0x72
 1766 0a23 6E040000 		.4byte	0x46e
 1767 0a27 60       		.byte	0x60
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 110


 1768 0a28 14       		.uleb128 0x14
 1769 0a29 260F0000 		.4byte	.LASF272
 1770 0a2d 0A       		.byte	0xa
 1771 0a2e 73       		.byte	0x73
 1772 0a2f 9A040000 		.4byte	0x49a
 1773 0a33 64       		.byte	0x64
 1774 0a34 14       		.uleb128 0x14
 1775 0a35 081F0000 		.4byte	.LASF273
 1776 0a39 0A       		.byte	0xa
 1777 0a3a 76       		.byte	0x76
 1778 0a3b 84040000 		.4byte	0x484
 1779 0a3f 68       		.byte	0x68
 1780 0a40 14       		.uleb128 0x14
 1781 0a41 14140000 		.4byte	.LASF274
 1782 0a45 0A       		.byte	0xa
 1783 0a46 77       		.byte	0x77
 1784 0a47 84040000 		.4byte	0x484
 1785 0a4b 6A       		.byte	0x6a
 1786 0a4c 14       		.uleb128 0x14
 1787 0a4d 1C110000 		.4byte	.LASF275
 1788 0a51 0A       		.byte	0xa
 1789 0a52 78       		.byte	0x78
 1790 0a53 84040000 		.4byte	0x484
 1791 0a57 6C       		.byte	0x6c
 1792 0a58 14       		.uleb128 0x14
 1793 0a59 3C040000 		.4byte	.LASF276
 1794 0a5d 0A       		.byte	0xa
 1795 0a5e 79       		.byte	0x79
 1796 0a5f 84040000 		.4byte	0x484
 1797 0a63 6E       		.byte	0x6e
 1798 0a64 14       		.uleb128 0x14
 1799 0a65 780F0000 		.4byte	.LASF277
 1800 0a69 0A       		.byte	0xa
 1801 0a6a 7B       		.byte	0x7b
 1802 0a6b 6E040000 		.4byte	0x46e
 1803 0a6f 70       		.byte	0x70
 1804 0a70 14       		.uleb128 0x14
 1805 0a71 03060000 		.4byte	.LASF278
 1806 0a75 0A       		.byte	0xa
 1807 0a76 7C       		.byte	0x7c
 1808 0a77 6E040000 		.4byte	0x46e
 1809 0a7b 71       		.byte	0x71
 1810 0a7c 14       		.uleb128 0x14
 1811 0a7d 69040000 		.4byte	.LASF279
 1812 0a81 0A       		.byte	0xa
 1813 0a82 7D       		.byte	0x7d
 1814 0a83 6E040000 		.4byte	0x46e
 1815 0a87 72       		.byte	0x72
 1816 0a88 14       		.uleb128 0x14
 1817 0a89 52020000 		.4byte	.LASF280
 1818 0a8d 0A       		.byte	0xa
 1819 0a8e 7E       		.byte	0x7e
 1820 0a8f 6E040000 		.4byte	0x46e
 1821 0a93 73       		.byte	0x73
 1822 0a94 14       		.uleb128 0x14
 1823 0a95 27150000 		.4byte	.LASF281
 1824 0a99 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 111


 1825 0a9a 80       		.byte	0x80
 1826 0a9b 84040000 		.4byte	0x484
 1827 0a9f 74       		.byte	0x74
 1828 0aa0 14       		.uleb128 0x14
 1829 0aa1 4A130000 		.4byte	.LASF282
 1830 0aa5 0A       		.byte	0xa
 1831 0aa6 81       		.byte	0x81
 1832 0aa7 84040000 		.4byte	0x484
 1833 0aab 76       		.byte	0x76
 1834 0aac 14       		.uleb128 0x14
 1835 0aad C90F0000 		.4byte	.LASF283
 1836 0ab1 0A       		.byte	0xa
 1837 0ab2 82       		.byte	0x82
 1838 0ab3 84040000 		.4byte	0x484
 1839 0ab7 78       		.byte	0x78
 1840 0ab8 14       		.uleb128 0x14
 1841 0ab9 C2080000 		.4byte	.LASF284
 1842 0abd 0A       		.byte	0xa
 1843 0abe 83       		.byte	0x83
 1844 0abf 84040000 		.4byte	0x484
 1845 0ac3 7A       		.byte	0x7a
 1846 0ac4 14       		.uleb128 0x14
 1847 0ac5 B40F0000 		.4byte	.LASF285
 1848 0ac9 0A       		.byte	0xa
 1849 0aca 86       		.byte	0x86
 1850 0acb 6E040000 		.4byte	0x46e
 1851 0acf 7C       		.byte	0x7c
 1852 0ad0 14       		.uleb128 0x14
 1853 0ad1 B11B0000 		.4byte	.LASF286
 1854 0ad5 0A       		.byte	0xa
 1855 0ad6 87       		.byte	0x87
 1856 0ad7 6E040000 		.4byte	0x46e
 1857 0adb 7D       		.byte	0x7d
 1858 0adc 14       		.uleb128 0x14
 1859 0add F8070000 		.4byte	.LASF287
 1860 0ae1 0A       		.byte	0xa
 1861 0ae2 88       		.byte	0x88
 1862 0ae3 6E040000 		.4byte	0x46e
 1863 0ae7 7E       		.byte	0x7e
 1864 0ae8 14       		.uleb128 0x14
 1865 0ae9 37070000 		.4byte	.LASF288
 1866 0aed 0A       		.byte	0xa
 1867 0aee 89       		.byte	0x89
 1868 0aef 6E040000 		.4byte	0x46e
 1869 0af3 7F       		.byte	0x7f
 1870 0af4 14       		.uleb128 0x14
 1871 0af5 D7080000 		.4byte	.LASF289
 1872 0af9 0A       		.byte	0xa
 1873 0afa 8A       		.byte	0x8a
 1874 0afb 6E040000 		.4byte	0x46e
 1875 0aff 80       		.byte	0x80
 1876 0b00 14       		.uleb128 0x14
 1877 0b01 E9000000 		.4byte	.LASF290
 1878 0b05 0A       		.byte	0xa
 1879 0b06 8D       		.byte	0x8d
 1880 0b07 9A040000 		.4byte	0x49a
 1881 0b0b 84       		.byte	0x84
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 112


 1882 0b0c 14       		.uleb128 0x14
 1883 0b0d 22180000 		.4byte	.LASF291
 1884 0b11 0A       		.byte	0xa
 1885 0b12 8E       		.byte	0x8e
 1886 0b13 9A040000 		.4byte	0x49a
 1887 0b17 88       		.byte	0x88
 1888 0b18 14       		.uleb128 0x14
 1889 0b19 BB090000 		.4byte	.LASF292
 1890 0b1d 0A       		.byte	0xa
 1891 0b1e 8F       		.byte	0x8f
 1892 0b1f 9A040000 		.4byte	0x49a
 1893 0b23 8C       		.byte	0x8c
 1894 0b24 14       		.uleb128 0x14
 1895 0b25 4A1E0000 		.4byte	.LASF293
 1896 0b29 0A       		.byte	0xa
 1897 0b2a 90       		.byte	0x90
 1898 0b2b 9A040000 		.4byte	0x49a
 1899 0b2f 90       		.byte	0x90
 1900 0b30 14       		.uleb128 0x14
 1901 0b31 9A170000 		.4byte	.LASF294
 1902 0b35 0A       		.byte	0xa
 1903 0b36 91       		.byte	0x91
 1904 0b37 9A040000 		.4byte	0x49a
 1905 0b3b 94       		.byte	0x94
 1906 0b3c 14       		.uleb128 0x14
 1907 0b3d 18060000 		.4byte	.LASF295
 1908 0b41 0A       		.byte	0xa
 1909 0b42 92       		.byte	0x92
 1910 0b43 9A040000 		.4byte	0x49a
 1911 0b47 98       		.byte	0x98
 1912 0b48 14       		.uleb128 0x14
 1913 0b49 7C180000 		.4byte	.LASF296
 1914 0b4d 0A       		.byte	0xa
 1915 0b4e 93       		.byte	0x93
 1916 0b4f 9A040000 		.4byte	0x49a
 1917 0b53 9C       		.byte	0x9c
 1918 0b54 14       		.uleb128 0x14
 1919 0b55 950C0000 		.4byte	.LASF297
 1920 0b59 0A       		.byte	0xa
 1921 0b5a 94       		.byte	0x94
 1922 0b5b 9A040000 		.4byte	0x49a
 1923 0b5f A0       		.byte	0xa0
 1924 0b60 14       		.uleb128 0x14
 1925 0b61 01180000 		.4byte	.LASF298
 1926 0b65 0A       		.byte	0xa
 1927 0b66 95       		.byte	0x95
 1928 0b67 84040000 		.4byte	0x484
 1929 0b6b A4       		.byte	0xa4
 1930 0b6c 14       		.uleb128 0x14
 1931 0b6d 08150000 		.4byte	.LASF299
 1932 0b71 0A       		.byte	0xa
 1933 0b72 96       		.byte	0x96
 1934 0b73 84040000 		.4byte	0x484
 1935 0b77 A6       		.byte	0xa6
 1936 0b78 14       		.uleb128 0x14
 1937 0b79 29190000 		.4byte	.LASF300
 1938 0b7d 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 113


 1939 0b7e 97       		.byte	0x97
 1940 0b7f 84040000 		.4byte	0x484
 1941 0b83 A8       		.byte	0xa8
 1942 0b84 14       		.uleb128 0x14
 1943 0b85 2E100000 		.4byte	.LASF301
 1944 0b89 0A       		.byte	0xa
 1945 0b8a 98       		.byte	0x98
 1946 0b8b 84040000 		.4byte	0x484
 1947 0b8f AA       		.byte	0xaa
 1948 0b90 14       		.uleb128 0x14
 1949 0b91 96040000 		.4byte	.LASF302
 1950 0b95 0A       		.byte	0xa
 1951 0b96 99       		.byte	0x99
 1952 0b97 84040000 		.4byte	0x484
 1953 0b9b AC       		.byte	0xac
 1954 0b9c 14       		.uleb128 0x14
 1955 0b9d 93120000 		.4byte	.LASF303
 1956 0ba1 0A       		.byte	0xa
 1957 0ba2 9A       		.byte	0x9a
 1958 0ba3 84040000 		.4byte	0x484
 1959 0ba7 AE       		.byte	0xae
 1960 0ba8 14       		.uleb128 0x14
 1961 0ba9 A4040000 		.4byte	.LASF304
 1962 0bad 0A       		.byte	0xa
 1963 0bae 9D       		.byte	0x9d
 1964 0baf 84040000 		.4byte	0x484
 1965 0bb3 B0       		.byte	0xb0
 1966 0bb4 14       		.uleb128 0x14
 1967 0bb5 531A0000 		.4byte	.LASF305
 1968 0bb9 0A       		.byte	0xa
 1969 0bba 9E       		.byte	0x9e
 1970 0bbb 9A040000 		.4byte	0x49a
 1971 0bbf B4       		.byte	0xb4
 1972 0bc0 00       		.byte	0
 1973 0bc1 06       		.uleb128 0x6
 1974 0bc2 BC1C0000 		.4byte	.LASF306
 1975 0bc6 0A       		.byte	0xa
 1976 0bc7 9F       		.byte	0x9f
 1977 0bc8 B0070000 		.4byte	0x7b0
 1978 0bcc 10       		.uleb128 0x10
 1979 0bcd A11B0000 		.4byte	.LASF307
 1980 0bd1 0B       		.byte	0xb
 1981 0bd2 F601     		.2byte	0x1f6
 1982 0bd4 D80B0000 		.4byte	0xbd8
 1983 0bd8 05       		.uleb128 0x5
 1984 0bd9 01       		.byte	0x1
 1985 0bda 08       		.byte	0x8
 1986 0bdb CB0D0000 		.4byte	.LASF308
 1987 0bdf 10       		.uleb128 0x10
 1988 0be0 97090000 		.4byte	.LASF309
 1989 0be4 0B       		.byte	0xb
 1990 0be5 F701     		.2byte	0x1f7
 1991 0be7 EB0B0000 		.4byte	0xbeb
 1992 0beb 05       		.uleb128 0x5
 1993 0bec 04       		.byte	0x4
 1994 0bed 04       		.byte	0x4
 1995 0bee 35190000 		.4byte	.LASF310
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 114


 1996 0bf2 05       		.uleb128 0x5
 1997 0bf3 08       		.byte	0x8
 1998 0bf4 04       		.byte	0x4
 1999 0bf5 4C0B0000 		.4byte	.LASF311
 2000 0bf9 10       		.uleb128 0x10
 2001 0bfa 331D0000 		.4byte	.LASF312
 2002 0bfe 0B       		.byte	0xb
 2003 0bff EA03     		.2byte	0x3ea
 2004 0c01 6E040000 		.4byte	0x46e
 2005 0c05 10       		.uleb128 0x10
 2006 0c06 EE0E0000 		.4byte	.LASF313
 2007 0c0a 0B       		.byte	0xb
 2008 0c0b F003     		.2byte	0x3f0
 2009 0c0d EB0B0000 		.4byte	0xbeb
 2010 0c11 17       		.uleb128 0x17
 2011 0c12 08       		.byte	0x8
 2012 0c13 0C       		.byte	0xc
 2013 0c14 2D01     		.2byte	0x12d
 2014 0c16 350C0000 		.4byte	0xc35
 2015 0c1a 09       		.uleb128 0x9
 2016 0c1b 2D1F0000 		.4byte	.LASF314
 2017 0c1f 0C       		.byte	0xc
 2018 0c20 2E01     		.2byte	0x12e
 2019 0c22 ED030000 		.4byte	0x3ed
 2020 0c26 00       		.byte	0
 2021 0c27 09       		.uleb128 0x9
 2022 0c28 92180000 		.4byte	.LASF315
 2023 0c2c 0C       		.byte	0xc
 2024 0c2d 3201     		.2byte	0x132
 2025 0c2f 9A040000 		.4byte	0x49a
 2026 0c33 04       		.byte	0x4
 2027 0c34 00       		.byte	0
 2028 0c35 10       		.uleb128 0x10
 2029 0c36 8E010000 		.4byte	.LASF316
 2030 0c3a 0C       		.byte	0xc
 2031 0c3b 3301     		.2byte	0x133
 2032 0c3d 110C0000 		.4byte	0xc11
 2033 0c41 18       		.uleb128 0x18
 2034 0c42 04       		.byte	0x4
 2035 0c43 05       		.uleb128 0x5
 2036 0c44 01       		.byte	0x1
 2037 0c45 02       		.byte	0x2
 2038 0c46 530B0000 		.4byte	.LASF317
 2039 0c4a 19       		.uleb128 0x19
 2040 0c4b 01       		.byte	0x1
 2041 0c4c 0A040000 		.4byte	0x40a
 2042 0c50 0D       		.byte	0xd
 2043 0c51 2402     		.2byte	0x224
 2044 0c53 640C0000 		.4byte	0xc64
 2045 0c57 04       		.uleb128 0x4
 2046 0c58 B0030000 		.4byte	.LASF318
 2047 0c5c 00       		.byte	0
 2048 0c5d 04       		.uleb128 0x4
 2049 0c5e B2040000 		.4byte	.LASF319
 2050 0c62 01       		.byte	0x1
 2051 0c63 00       		.byte	0
 2052 0c64 10       		.uleb128 0x10
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 115


 2053 0c65 E41A0000 		.4byte	.LASF320
 2054 0c69 0D       		.byte	0xd
 2055 0c6a 2702     		.2byte	0x227
 2056 0c6c 4A0C0000 		.4byte	0xc4a
 2057 0c70 10       		.uleb128 0x10
 2058 0c71 0A020000 		.4byte	.LASF321
 2059 0c75 0D       		.byte	0xd
 2060 0c76 3902     		.2byte	0x239
 2061 0c78 7C0C0000 		.4byte	0xc7c
 2062 0c7c 1A       		.uleb128 0x1a
 2063 0c7d 04       		.byte	0x4
 2064 0c7e 820C0000 		.4byte	0xc82
 2065 0c82 1B       		.uleb128 0x1b
 2066 0c83 8D0C0000 		.4byte	0xc8d
 2067 0c87 1C       		.uleb128 0x1c
 2068 0c88 9A040000 		.4byte	0x49a
 2069 0c8c 00       		.byte	0
 2070 0c8d 10       		.uleb128 0x10
 2071 0c8e E6040000 		.4byte	.LASF322
 2072 0c92 0D       		.byte	0xd
 2073 0c93 4402     		.2byte	0x244
 2074 0c95 990C0000 		.4byte	0xc99
 2075 0c99 1A       		.uleb128 0x1a
 2076 0c9a 04       		.byte	0x4
 2077 0c9b 9F0C0000 		.4byte	0xc9f
 2078 0c9f 1D       		.uleb128 0x1d
 2079 0ca0 640C0000 		.4byte	0xc64
 2080 0ca4 AE0C0000 		.4byte	0xcae
 2081 0ca8 1C       		.uleb128 0x1c
 2082 0ca9 9A040000 		.4byte	0x49a
 2083 0cad 00       		.byte	0
 2084 0cae 1E       		.uleb128 0x1e
 2085 0caf E4050000 		.4byte	.LASF346
 2086 0cb3 4C       		.byte	0x4c
 2087 0cb4 0D       		.byte	0xd
 2088 0cb5 C302     		.2byte	0x2c3
 2089 0cb7 CD0D0000 		.4byte	0xdcd
 2090 0cbb 09       		.uleb128 0x9
 2091 0cbc 890B0000 		.4byte	.LASF323
 2092 0cc0 0D       		.byte	0xd
 2093 0cc1 C602     		.2byte	0x2c6
 2094 0cc3 430C0000 		.4byte	0xc43
 2095 0cc7 00       		.byte	0
 2096 0cc8 09       		.uleb128 0x9
 2097 0cc9 DA100000 		.4byte	.LASF324
 2098 0ccd 0D       		.byte	0xd
 2099 0cce C702     		.2byte	0x2c7
 2100 0cd0 430C0000 		.4byte	0xc43
 2101 0cd4 01       		.byte	0x1
 2102 0cd5 09       		.uleb128 0x9
 2103 0cd6 321B0000 		.4byte	.LASF325
 2104 0cda 0D       		.byte	0xd
 2105 0cdb C902     		.2byte	0x2c9
 2106 0cdd 78050000 		.4byte	0x578
 2107 0ce1 04       		.byte	0x4
 2108 0ce2 09       		.uleb128 0x9
 2109 0ce3 1C010000 		.4byte	.LASF326
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 116


 2110 0ce7 0D       		.byte	0xd
 2111 0ce8 CB02     		.2byte	0x2cb
 2112 0cea 78050000 		.4byte	0x578
 2113 0cee 08       		.byte	0x8
 2114 0cef 09       		.uleb128 0x9
 2115 0cf0 A1120000 		.4byte	.LASF327
 2116 0cf4 0D       		.byte	0xd
 2117 0cf5 CC02     		.2byte	0x2cc
 2118 0cf7 430C0000 		.4byte	0xc43
 2119 0cfb 0C       		.byte	0xc
 2120 0cfc 09       		.uleb128 0x9
 2121 0cfd 02110000 		.4byte	.LASF328
 2122 0d01 0D       		.byte	0xd
 2123 0d02 CD02     		.2byte	0x2cd
 2124 0d04 430C0000 		.4byte	0xc43
 2125 0d08 0D       		.byte	0xd
 2126 0d09 09       		.uleb128 0x9
 2127 0d0a 83020000 		.4byte	.LASF329
 2128 0d0e 0D       		.byte	0xd
 2129 0d0f CF02     		.2byte	0x2cf
 2130 0d11 CD0D0000 		.4byte	0xdcd
 2131 0d15 10       		.byte	0x10
 2132 0d16 09       		.uleb128 0x9
 2133 0d17 6F0E0000 		.4byte	.LASF330
 2134 0d1b 0D       		.byte	0xd
 2135 0d1c D002     		.2byte	0x2d0
 2136 0d1e 9A040000 		.4byte	0x49a
 2137 0d22 14       		.byte	0x14
 2138 0d23 09       		.uleb128 0x9
 2139 0d24 D40A0000 		.4byte	.LASF331
 2140 0d28 0D       		.byte	0xd
 2141 0d29 D102     		.2byte	0x2d1
 2142 0d2b 78050000 		.4byte	0x578
 2143 0d2f 18       		.byte	0x18
 2144 0d30 09       		.uleb128 0x9
 2145 0d31 3F0D0000 		.4byte	.LASF332
 2146 0d35 0D       		.byte	0xd
 2147 0d36 D202     		.2byte	0x2d2
 2148 0d38 78050000 		.4byte	0x578
 2149 0d3c 1C       		.byte	0x1c
 2150 0d3d 09       		.uleb128 0x9
 2151 0d3e 351F0000 		.4byte	.LASF333
 2152 0d42 0D       		.byte	0xd
 2153 0d43 D402     		.2byte	0x2d4
 2154 0d45 78050000 		.4byte	0x578
 2155 0d49 20       		.byte	0x20
 2156 0d4a 09       		.uleb128 0x9
 2157 0d4b F81E0000 		.4byte	.LASF334
 2158 0d4f 0D       		.byte	0xd
 2159 0d50 D502     		.2byte	0x2d5
 2160 0d52 D30D0000 		.4byte	0xdd3
 2161 0d56 24       		.byte	0x24
 2162 0d57 09       		.uleb128 0x9
 2163 0d58 76060000 		.4byte	.LASF335
 2164 0d5c 0D       		.byte	0xd
 2165 0d5d D702     		.2byte	0x2d7
 2166 0d5f CD0D0000 		.4byte	0xdcd
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 117


 2167 0d63 28       		.byte	0x28
 2168 0d64 09       		.uleb128 0x9
 2169 0d65 70090000 		.4byte	.LASF336
 2170 0d69 0D       		.byte	0xd
 2171 0d6a D802     		.2byte	0x2d8
 2172 0d6c 9A040000 		.4byte	0x49a
 2173 0d70 2C       		.byte	0x2c
 2174 0d71 09       		.uleb128 0x9
 2175 0d72 BE060000 		.4byte	.LASF337
 2176 0d76 0D       		.byte	0xd
 2177 0d77 D902     		.2byte	0x2d9
 2178 0d79 78050000 		.4byte	0x578
 2179 0d7d 30       		.byte	0x30
 2180 0d7e 09       		.uleb128 0x9
 2181 0d7f 670F0000 		.4byte	.LASF338
 2182 0d83 0D       		.byte	0xd
 2183 0d84 DA02     		.2byte	0x2da
 2184 0d86 78050000 		.4byte	0x578
 2185 0d8a 34       		.byte	0x34
 2186 0d8b 09       		.uleb128 0x9
 2187 0d8c 1D030000 		.4byte	.LASF339
 2188 0d90 0D       		.byte	0xd
 2189 0d91 DC02     		.2byte	0x2dc
 2190 0d93 CD0D0000 		.4byte	0xdcd
 2191 0d97 38       		.byte	0x38
 2192 0d98 09       		.uleb128 0x9
 2193 0d99 5D130000 		.4byte	.LASF340
 2194 0d9d 0D       		.byte	0xd
 2195 0d9e DD02     		.2byte	0x2dd
 2196 0da0 9A040000 		.4byte	0x49a
 2197 0da4 3C       		.byte	0x3c
 2198 0da5 09       		.uleb128 0x9
 2199 0da6 66120000 		.4byte	.LASF341
 2200 0daa 0D       		.byte	0xd
 2201 0dab DE02     		.2byte	0x2de
 2202 0dad 78050000 		.4byte	0x578
 2203 0db1 40       		.byte	0x40
 2204 0db2 09       		.uleb128 0x9
 2205 0db3 430B0000 		.4byte	.LASF342
 2206 0db7 0D       		.byte	0xd
 2207 0db8 E402     		.2byte	0x2e4
 2208 0dba 700C0000 		.4byte	0xc70
 2209 0dbe 44       		.byte	0x44
 2210 0dbf 09       		.uleb128 0x9
 2211 0dc0 8C030000 		.4byte	.LASF343
 2212 0dc4 0D       		.byte	0xd
 2213 0dc5 EB02     		.2byte	0x2eb
 2214 0dc7 8D0C0000 		.4byte	0xc8d
 2215 0dcb 48       		.byte	0x48
 2216 0dcc 00       		.byte	0
 2217 0dcd 1A       		.uleb128 0x1a
 2218 0dce 04       		.byte	0x4
 2219 0dcf 6E040000 		.4byte	0x46e
 2220 0dd3 0E       		.uleb128 0xe
 2221 0dd4 430C0000 		.4byte	0xc43
 2222 0dd8 10       		.uleb128 0x10
 2223 0dd9 CF1D0000 		.4byte	.LASF344
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 118


 2224 0ddd 0D       		.byte	0xd
 2225 0dde EE02     		.2byte	0x2ee
 2226 0de0 AE0C0000 		.4byte	0xcae
 2227 0de4 10       		.uleb128 0x10
 2228 0de5 6A000000 		.4byte	.LASF345
 2229 0de9 0E       		.byte	0xe
 2230 0dea F201     		.2byte	0x1f2
 2231 0dec 7C0C0000 		.4byte	0xc7c
 2232 0df0 1E       		.uleb128 0x1e
 2233 0df1 2B030000 		.4byte	.LASF347
 2234 0df5 24       		.byte	0x24
 2235 0df6 0E       		.byte	0xe
 2236 0df7 7402     		.2byte	0x274
 2237 0df9 730E0000 		.4byte	0xe73
 2238 0dfd 09       		.uleb128 0x9
 2239 0dfe 450F0000 		.4byte	.LASF348
 2240 0e02 0E       		.byte	0xe
 2241 0e03 7702     		.2byte	0x277
 2242 0e05 78050000 		.4byte	0x578
 2243 0e09 00       		.byte	0
 2244 0e0a 09       		.uleb128 0x9
 2245 0e0b 7E0A0000 		.4byte	.LASF349
 2246 0e0f 0E       		.byte	0xe
 2247 0e10 7902     		.2byte	0x279
 2248 0e12 410C0000 		.4byte	0xc41
 2249 0e16 04       		.byte	0x4
 2250 0e17 09       		.uleb128 0x9
 2251 0e18 55090000 		.4byte	.LASF350
 2252 0e1c 0E       		.byte	0xe
 2253 0e1d 7A02     		.2byte	0x27a
 2254 0e1f 9A040000 		.4byte	0x49a
 2255 0e23 08       		.byte	0x8
 2256 0e24 09       		.uleb128 0x9
 2257 0e25 32090000 		.4byte	.LASF351
 2258 0e29 0E       		.byte	0xe
 2259 0e2a 7B02     		.2byte	0x27b
 2260 0e2c 78050000 		.4byte	0x578
 2261 0e30 0C       		.byte	0xc
 2262 0e31 09       		.uleb128 0x9
 2263 0e32 22130000 		.4byte	.LASF352
 2264 0e36 0E       		.byte	0xe
 2265 0e37 7D02     		.2byte	0x27d
 2266 0e39 410C0000 		.4byte	0xc41
 2267 0e3d 10       		.byte	0x10
 2268 0e3e 09       		.uleb128 0x9
 2269 0e3f FB110000 		.4byte	.LASF353
 2270 0e43 0E       		.byte	0xe
 2271 0e44 7E02     		.2byte	0x27e
 2272 0e46 9A040000 		.4byte	0x49a
 2273 0e4a 14       		.byte	0x14
 2274 0e4b 09       		.uleb128 0x9
 2275 0e4c 90020000 		.4byte	.LASF354
 2276 0e50 0E       		.byte	0xe
 2277 0e51 7F02     		.2byte	0x27f
 2278 0e53 78050000 		.4byte	0x578
 2279 0e57 18       		.byte	0x18
 2280 0e58 09       		.uleb128 0x9
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 119


 2281 0e59 430B0000 		.4byte	.LASF342
 2282 0e5d 0E       		.byte	0xe
 2283 0e5e 8502     		.2byte	0x285
 2284 0e60 E40D0000 		.4byte	0xde4
 2285 0e64 1C       		.byte	0x1c
 2286 0e65 09       		.uleb128 0x9
 2287 0e66 0D1D0000 		.4byte	.LASF355
 2288 0e6a 0E       		.byte	0xe
 2289 0e6b 8802     		.2byte	0x288
 2290 0e6d 9A040000 		.4byte	0x49a
 2291 0e71 20       		.byte	0x20
 2292 0e72 00       		.byte	0
 2293 0e73 10       		.uleb128 0x10
 2294 0e74 40110000 		.4byte	.LASF356
 2295 0e78 0E       		.byte	0xe
 2296 0e79 8B02     		.2byte	0x28b
 2297 0e7b F00D0000 		.4byte	0xdf0
 2298 0e7f 10       		.uleb128 0x10
 2299 0e80 FA0F0000 		.4byte	.LASF357
 2300 0e84 0F       		.byte	0xf
 2301 0e85 D901     		.2byte	0x1d9
 2302 0e87 7C0C0000 		.4byte	0xc7c
 2303 0e8b 1E       		.uleb128 0x1e
 2304 0e8c C4070000 		.4byte	.LASF358
 2305 0e90 38       		.byte	0x38
 2306 0e91 0F       		.byte	0xf
 2307 0e92 7502     		.2byte	0x275
 2308 0e94 4F0F0000 		.4byte	0xf4f
 2309 0e98 09       		.uleb128 0x9
 2310 0e99 77010000 		.4byte	.LASF359
 2311 0e9d 0F       		.byte	0xf
 2312 0e9e 7802     		.2byte	0x278
 2313 0ea0 78050000 		.4byte	0x578
 2314 0ea4 00       		.byte	0
 2315 0ea5 09       		.uleb128 0x9
 2316 0ea6 750A0000 		.4byte	.LASF360
 2317 0eaa 0F       		.byte	0xf
 2318 0eab 7902     		.2byte	0x279
 2319 0ead 78050000 		.4byte	0x578
 2320 0eb1 04       		.byte	0x4
 2321 0eb2 09       		.uleb128 0x9
 2322 0eb3 AD130000 		.4byte	.LASF361
 2323 0eb7 0F       		.byte	0xf
 2324 0eb8 7B02     		.2byte	0x27b
 2325 0eba 410C0000 		.4byte	0xc41
 2326 0ebe 08       		.byte	0x8
 2327 0ebf 09       		.uleb128 0x9
 2328 0ec0 C9030000 		.4byte	.LASF362
 2329 0ec4 0F       		.byte	0xf
 2330 0ec5 7C02     		.2byte	0x27c
 2331 0ec7 9A040000 		.4byte	0x49a
 2332 0ecb 0C       		.byte	0xc
 2333 0ecc 09       		.uleb128 0x9
 2334 0ecd 59110000 		.4byte	.LASF363
 2335 0ed1 0F       		.byte	0xf
 2336 0ed2 7D02     		.2byte	0x27d
 2337 0ed4 78050000 		.4byte	0x578
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 120


 2338 0ed8 10       		.byte	0x10
 2339 0ed9 09       		.uleb128 0x9
 2340 0eda E70D0000 		.4byte	.LASF364
 2341 0ede 0F       		.byte	0xf
 2342 0edf 7E02     		.2byte	0x27e
 2343 0ee1 78050000 		.4byte	0x578
 2344 0ee5 14       		.byte	0x14
 2345 0ee6 09       		.uleb128 0x9
 2346 0ee7 7E0A0000 		.4byte	.LASF349
 2347 0eeb 0F       		.byte	0xf
 2348 0eec 8002     		.2byte	0x280
 2349 0eee 410C0000 		.4byte	0xc41
 2350 0ef2 18       		.byte	0x18
 2351 0ef3 09       		.uleb128 0x9
 2352 0ef4 55090000 		.4byte	.LASF350
 2353 0ef8 0F       		.byte	0xf
 2354 0ef9 8102     		.2byte	0x281
 2355 0efb 9A040000 		.4byte	0x49a
 2356 0eff 1C       		.byte	0x1c
 2357 0f00 09       		.uleb128 0x9
 2358 0f01 32090000 		.4byte	.LASF351
 2359 0f05 0F       		.byte	0xf
 2360 0f06 8202     		.2byte	0x282
 2361 0f08 78050000 		.4byte	0x578
 2362 0f0c 20       		.byte	0x20
 2363 0f0d 09       		.uleb128 0x9
 2364 0f0e 22130000 		.4byte	.LASF352
 2365 0f12 0F       		.byte	0xf
 2366 0f13 8402     		.2byte	0x284
 2367 0f15 410C0000 		.4byte	0xc41
 2368 0f19 24       		.byte	0x24
 2369 0f1a 09       		.uleb128 0x9
 2370 0f1b FB110000 		.4byte	.LASF353
 2371 0f1f 0F       		.byte	0xf
 2372 0f20 8502     		.2byte	0x285
 2373 0f22 9A040000 		.4byte	0x49a
 2374 0f26 28       		.byte	0x28
 2375 0f27 09       		.uleb128 0x9
 2376 0f28 C6160000 		.4byte	.LASF365
 2377 0f2c 0F       		.byte	0xf
 2378 0f2d 8602     		.2byte	0x286
 2379 0f2f 78050000 		.4byte	0x578
 2380 0f33 2C       		.byte	0x2c
 2381 0f34 09       		.uleb128 0x9
 2382 0f35 430B0000 		.4byte	.LASF342
 2383 0f39 0F       		.byte	0xf
 2384 0f3a 8B02     		.2byte	0x28b
 2385 0f3c 7F0E0000 		.4byte	0xe7f
 2386 0f40 30       		.byte	0x30
 2387 0f41 09       		.uleb128 0x9
 2388 0f42 0D1D0000 		.4byte	.LASF355
 2389 0f46 0F       		.byte	0xf
 2390 0f47 8E02     		.2byte	0x28e
 2391 0f49 9A040000 		.4byte	0x49a
 2392 0f4d 34       		.byte	0x34
 2393 0f4e 00       		.byte	0
 2394 0f4f 10       		.uleb128 0x10
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 121


 2395 0f50 90070000 		.4byte	.LASF366
 2396 0f54 0F       		.byte	0xf
 2397 0f55 9102     		.2byte	0x291
 2398 0f57 8B0E0000 		.4byte	0xe8b
 2399 0f5b 1F       		.uleb128 0x1f
 2400 0f5c 531C0000 		.4byte	.LASF367
 2401 0f60 4C       		.byte	0x4c
 2402 0f61 10       		.byte	0x10
 2403 0f62 2F       		.byte	0x2f
 2404 0f63 4C100000 		.4byte	0x104c
 2405 0f67 14       		.uleb128 0x14
 2406 0f68 1B1C0000 		.4byte	.LASF368
 2407 0f6c 10       		.byte	0x10
 2408 0f6d 31       		.byte	0x31
 2409 0f6e 9A040000 		.4byte	0x49a
 2410 0f72 00       		.byte	0
 2411 0f73 14       		.uleb128 0x14
 2412 0f74 A10E0000 		.4byte	.LASF369
 2413 0f78 10       		.byte	0x10
 2414 0f79 33       		.byte	0x33
 2415 0f7a 9A040000 		.4byte	0x49a
 2416 0f7e 04       		.byte	0x4
 2417 0f7f 14       		.uleb128 0x14
 2418 0f80 0C140000 		.4byte	.LASF370
 2419 0f84 10       		.byte	0x10
 2420 0f85 34       		.byte	0x34
 2421 0f86 9A040000 		.4byte	0x49a
 2422 0f8a 08       		.byte	0x8
 2423 0f8b 14       		.uleb128 0x14
 2424 0f8c 9D160000 		.4byte	.LASF371
 2425 0f90 10       		.byte	0x10
 2426 0f91 35       		.byte	0x35
 2427 0f92 9A040000 		.4byte	0x49a
 2428 0f96 0C       		.byte	0xc
 2429 0f97 14       		.uleb128 0x14
 2430 0f98 D8060000 		.4byte	.LASF372
 2431 0f9c 10       		.byte	0x10
 2432 0f9d 37       		.byte	0x37
 2433 0f9e 9A040000 		.4byte	0x49a
 2434 0fa2 10       		.byte	0x10
 2435 0fa3 14       		.uleb128 0x14
 2436 0fa4 02050000 		.4byte	.LASF373
 2437 0fa8 10       		.byte	0x10
 2438 0fa9 38       		.byte	0x38
 2439 0faa 9A040000 		.4byte	0x49a
 2440 0fae 14       		.byte	0x14
 2441 0faf 14       		.uleb128 0x14
 2442 0fb0 0B050000 		.4byte	.LASF374
 2443 0fb4 10       		.byte	0x10
 2444 0fb5 39       		.byte	0x39
 2445 0fb6 9A040000 		.4byte	0x49a
 2446 0fba 18       		.byte	0x18
 2447 0fbb 14       		.uleb128 0x14
 2448 0fbc B9150000 		.4byte	.LASF375
 2449 0fc0 10       		.byte	0x10
 2450 0fc1 3A       		.byte	0x3a
 2451 0fc2 430C0000 		.4byte	0xc43
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 122


 2452 0fc6 1C       		.byte	0x1c
 2453 0fc7 14       		.uleb128 0x14
 2454 0fc8 A8150000 		.4byte	.LASF376
 2455 0fcc 10       		.byte	0x10
 2456 0fcd 3C       		.byte	0x3c
 2457 0fce 9A040000 		.4byte	0x49a
 2458 0fd2 20       		.byte	0x20
 2459 0fd3 14       		.uleb128 0x14
 2460 0fd4 020A0000 		.4byte	.LASF377
 2461 0fd8 10       		.byte	0x10
 2462 0fd9 3D       		.byte	0x3d
 2463 0fda 9A040000 		.4byte	0x49a
 2464 0fde 24       		.byte	0x24
 2465 0fdf 14       		.uleb128 0x14
 2466 0fe0 850D0000 		.4byte	.LASF378
 2467 0fe4 10       		.byte	0x10
 2468 0fe5 3F       		.byte	0x3f
 2469 0fe6 9A040000 		.4byte	0x49a
 2470 0fea 28       		.byte	0x28
 2471 0feb 14       		.uleb128 0x14
 2472 0fec 99110000 		.4byte	.LASF379
 2473 0ff0 10       		.byte	0x10
 2474 0ff1 40       		.byte	0x40
 2475 0ff2 9A040000 		.4byte	0x49a
 2476 0ff6 2C       		.byte	0x2c
 2477 0ff7 14       		.uleb128 0x14
 2478 0ff8 E4070000 		.4byte	.LASF380
 2479 0ffc 10       		.byte	0x10
 2480 0ffd 42       		.byte	0x42
 2481 0ffe 9A040000 		.4byte	0x49a
 2482 1002 30       		.byte	0x30
 2483 1003 14       		.uleb128 0x14
 2484 1004 DC090000 		.4byte	.LASF381
 2485 1008 10       		.byte	0x10
 2486 1009 43       		.byte	0x43
 2487 100a 9A040000 		.4byte	0x49a
 2488 100e 34       		.byte	0x34
 2489 100f 14       		.uleb128 0x14
 2490 1010 AF020000 		.4byte	.LASF382
 2491 1014 10       		.byte	0x10
 2492 1015 45       		.byte	0x45
 2493 1016 9A040000 		.4byte	0x49a
 2494 101a 38       		.byte	0x38
 2495 101b 14       		.uleb128 0x14
 2496 101c A3000000 		.4byte	.LASF383
 2497 1020 10       		.byte	0x10
 2498 1021 46       		.byte	0x46
 2499 1022 9A040000 		.4byte	0x49a
 2500 1026 3C       		.byte	0x3c
 2501 1027 14       		.uleb128 0x14
 2502 1028 BF030000 		.4byte	.LASF384
 2503 102c 10       		.byte	0x10
 2504 102d 48       		.byte	0x48
 2505 102e 9A040000 		.4byte	0x49a
 2506 1032 40       		.byte	0x40
 2507 1033 14       		.uleb128 0x14
 2508 1034 1E160000 		.4byte	.LASF385
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 123


 2509 1038 10       		.byte	0x10
 2510 1039 49       		.byte	0x49
 2511 103a 9A040000 		.4byte	0x49a
 2512 103e 44       		.byte	0x44
 2513 103f 14       		.uleb128 0x14
 2514 1040 800E0000 		.4byte	.LASF386
 2515 1044 10       		.byte	0x10
 2516 1045 4B       		.byte	0x4b
 2517 1046 9A040000 		.4byte	0x49a
 2518 104a 48       		.byte	0x48
 2519 104b 00       		.byte	0
 2520 104c 06       		.uleb128 0x6
 2521 104d A5140000 		.4byte	.LASF387
 2522 1051 10       		.byte	0x10
 2523 1052 4C       		.byte	0x4c
 2524 1053 5B0F0000 		.4byte	0xf5b
 2525 1057 1A       		.uleb128 0x1a
 2526 1058 04       		.byte	0x4
 2527 1059 91070000 		.4byte	0x791
 2528 105d 20       		.uleb128 0x20
 2529 105e 6A030000 		.4byte	.LASF388
 2530 1062 04       		.byte	0x4
 2531 1063 6203     		.2byte	0x362
 2532 1065 03       		.byte	0x3
 2533 1066 20       		.uleb128 0x20
 2534 1067 63040000 		.4byte	.LASF389
 2535 106b 04       		.byte	0x4
 2536 106c 6D03     		.2byte	0x36d
 2537 106e 03       		.byte	0x3
 2538 106f 21       		.uleb128 0x21
 2539 1070 851C0000 		.4byte	.LASF390
 2540 1074 03       		.byte	0x3
 2541 1075 EE06     		.2byte	0x6ee
 2542 1077 03       		.byte	0x3
 2543 1078 89100000 		.4byte	0x1089
 2544 107c 22       		.uleb128 0x22
 2545 107d 281B0000 		.4byte	.LASF392
 2546 1081 03       		.byte	0x3
 2547 1082 EE06     		.2byte	0x6ee
 2548 1084 ED030000 		.4byte	0x3ed
 2549 1088 00       		.byte	0
 2550 1089 21       		.uleb128 0x21
 2551 108a E9060000 		.4byte	.LASF391
 2552 108e 02       		.byte	0x2
 2553 108f 3E06     		.2byte	0x63e
 2554 1091 03       		.byte	0x3
 2555 1092 AF100000 		.4byte	0x10af
 2556 1096 22       		.uleb128 0x22
 2557 1097 B6070000 		.4byte	.LASF393
 2558 109b 02       		.byte	0x2
 2559 109c 3E06     		.2byte	0x63e
 2560 109e 57100000 		.4byte	0x1057
 2561 10a2 22       		.uleb128 0x22
 2562 10a3 C21B0000 		.4byte	.LASF394
 2563 10a7 02       		.byte	0x2
 2564 10a8 3E06     		.2byte	0x63e
 2565 10aa 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 124


 2566 10ae 00       		.byte	0
 2567 10af 21       		.uleb128 0x21
 2568 10b0 4E0D0000 		.4byte	.LASF395
 2569 10b4 03       		.byte	0x3
 2570 10b5 B906     		.2byte	0x6b9
 2571 10b7 03       		.byte	0x3
 2572 10b8 C9100000 		.4byte	0x10c9
 2573 10bc 22       		.uleb128 0x22
 2574 10bd 281B0000 		.4byte	.LASF392
 2575 10c1 03       		.byte	0x3
 2576 10c2 B906     		.2byte	0x6b9
 2577 10c4 ED030000 		.4byte	0x3ed
 2578 10c8 00       		.byte	0
 2579 10c9 21       		.uleb128 0x21
 2580 10ca EB080000 		.4byte	.LASF396
 2581 10ce 02       		.byte	0x2
 2582 10cf 2503     		.2byte	0x325
 2583 10d1 03       		.byte	0x3
 2584 10d2 FB100000 		.4byte	0x10fb
 2585 10d6 22       		.uleb128 0x22
 2586 10d7 B6070000 		.4byte	.LASF393
 2587 10db 02       		.byte	0x2
 2588 10dc 2503     		.2byte	0x325
 2589 10de 57100000 		.4byte	0x1057
 2590 10e2 22       		.uleb128 0x22
 2591 10e3 C21B0000 		.4byte	.LASF394
 2592 10e7 02       		.byte	0x2
 2593 10e8 2503     		.2byte	0x325
 2594 10ea 9A040000 		.4byte	0x49a
 2595 10ee 22       		.uleb128 0x22
 2596 10ef 670A0000 		.4byte	.LASF397
 2597 10f3 02       		.byte	0x2
 2598 10f4 2503     		.2byte	0x325
 2599 10f6 9A040000 		.4byte	0x49a
 2600 10fa 00       		.byte	0
 2601 10fb 21       		.uleb128 0x21
 2602 10fc 96190000 		.4byte	.LASF398
 2603 1100 03       		.byte	0x3
 2604 1101 9506     		.2byte	0x695
 2605 1103 03       		.byte	0x3
 2606 1104 15110000 		.4byte	0x1115
 2607 1108 22       		.uleb128 0x22
 2608 1109 281B0000 		.4byte	.LASF392
 2609 110d 03       		.byte	0x3
 2610 110e 9506     		.2byte	0x695
 2611 1110 ED030000 		.4byte	0x3ed
 2612 1114 00       		.byte	0
 2613 1115 23       		.uleb128 0x23
 2614 1116 E81C0000 		.4byte	.LASF399
 2615 111a 04       		.byte	0x4
 2616 111b 81       		.byte	0x81
 2617 111c 03       		.byte	0x3
 2618 111d 24       		.uleb128 0x24
 2619 111e D6020000 		.4byte	.LASF437
 2620 1122 01       		.byte	0x1
 2621 1123 53       		.byte	0x53
 2622 1124 00000000 		.4byte	.LFB699
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 125


 2623 1128 D0000000 		.4byte	.LFE699-.LFB699
 2624 112c 01       		.uleb128 0x1
 2625 112d 9C       		.byte	0x9c
 2626 112e FB110000 		.4byte	0x11fb
 2627 1132 25       		.uleb128 0x25
 2628 1133 89100000 		.4byte	0x1089
 2629 1137 00000000 		.4byte	.LBB34
 2630 113b 0A000000 		.4byte	.LBE34-.LBB34
 2631 113f 01       		.byte	0x1
 2632 1140 57       		.byte	0x57
 2633 1141 58110000 		.4byte	0x1158
 2634 1145 26       		.uleb128 0x26
 2635 1146 A2100000 		.4byte	0x10a2
 2636 114a 00000000 		.4byte	.LLST0
 2637 114e 26       		.uleb128 0x26
 2638 114f 96100000 		.4byte	0x1096
 2639 1153 14000000 		.4byte	.LLST1
 2640 1157 00       		.byte	0
 2641 1158 25       		.uleb128 0x25
 2642 1159 6F100000 		.4byte	0x106f
 2643 115d 10000000 		.4byte	.LBB36
 2644 1161 18000000 		.4byte	.LBE36-.LBB36
 2645 1165 01       		.byte	0x1
 2646 1166 58       		.byte	0x58
 2647 1167 75110000 		.4byte	0x1175
 2648 116b 26       		.uleb128 0x26
 2649 116c 7C100000 		.4byte	0x107c
 2650 1170 2C000000 		.4byte	.LLST2
 2651 1174 00       		.byte	0
 2652 1175 25       		.uleb128 0x25
 2653 1176 C9100000 		.4byte	0x10c9
 2654 117a 52000000 		.4byte	.LBB38
 2655 117e 06000000 		.4byte	.LBE38-.LBB38
 2656 1182 01       		.byte	0x1
 2657 1183 61       		.byte	0x61
 2658 1184 A4110000 		.4byte	0x11a4
 2659 1188 26       		.uleb128 0x26
 2660 1189 EE100000 		.4byte	0x10ee
 2661 118d 3F000000 		.4byte	.LLST3
 2662 1191 26       		.uleb128 0x26
 2663 1192 E2100000 		.4byte	0x10e2
 2664 1196 53000000 		.4byte	.LLST4
 2665 119a 26       		.uleb128 0x26
 2666 119b D6100000 		.4byte	0x10d6
 2667 119f 67000000 		.4byte	.LLST5
 2668 11a3 00       		.byte	0
 2669 11a4 25       		.uleb128 0x25
 2670 11a5 AF100000 		.4byte	0x10af
 2671 11a9 5E000000 		.4byte	.LBB40
 2672 11ad 20000000 		.4byte	.LBE40-.LBB40
 2673 11b1 01       		.byte	0x1
 2674 11b2 62       		.byte	0x62
 2675 11b3 E1110000 		.4byte	0x11e1
 2676 11b7 26       		.uleb128 0x26
 2677 11b8 BC100000 		.4byte	0x10bc
 2678 11bc 7F000000 		.4byte	.LLST6
 2679 11c0 27       		.uleb128 0x27
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 126


 2680 11c1 66100000 		.4byte	0x1066
 2681 11c5 76000000 		.4byte	.LBB42
 2682 11c9 04000000 		.4byte	.LBE42-.LBB42
 2683 11cd 03       		.byte	0x3
 2684 11ce BE06     		.2byte	0x6be
 2685 11d0 27       		.uleb128 0x27
 2686 11d1 5D100000 		.4byte	0x105d
 2687 11d5 7A000000 		.4byte	.LBB44
 2688 11d9 04000000 		.4byte	.LBE44-.LBB44
 2689 11dd 03       		.byte	0x3
 2690 11de BF06     		.2byte	0x6bf
 2691 11e0 00       		.byte	0
 2692 11e1 28       		.uleb128 0x28
 2693 11e2 FB100000 		.4byte	0x10fb
 2694 11e6 90000000 		.4byte	.LBB46
 2695 11ea 40000000 		.4byte	.LBE46-.LBB46
 2696 11ee 01       		.byte	0x1
 2697 11ef 67       		.byte	0x67
 2698 11f0 26       		.uleb128 0x26
 2699 11f1 08110000 		.4byte	0x1108
 2700 11f5 92000000 		.4byte	.LLST7
 2701 11f9 00       		.byte	0
 2702 11fa 00       		.byte	0
 2703 11fb 29       		.uleb128 0x29
 2704 11fc 9C1C0000 		.4byte	.LASF438
 2705 1200 01       		.byte	0x1
 2706 1201 6D       		.byte	0x6d
 2707 1202 60040000 		.4byte	0x460
 2708 1206 00000000 		.4byte	.LFB700
 2709 120a 68010000 		.4byte	.LFE700-.LFB700
 2710 120e 01       		.uleb128 0x1
 2711 120f 9C       		.byte	0x9c
 2712 1210 07140000 		.4byte	0x1407
 2713 1214 2A       		.uleb128 0x2a
 2714 1215 15110000 		.4byte	0x1115
 2715 1219 04000000 		.4byte	.LBB48
 2716 121d 02000000 		.4byte	.LBE48-.LBB48
 2717 1221 01       		.byte	0x1
 2718 1222 70       		.byte	0x70
 2719 1223 25       		.uleb128 0x25
 2720 1224 89100000 		.4byte	0x1089
 2721 1228 06000000 		.4byte	.LBB50
 2722 122c 0A000000 		.4byte	.LBE50-.LBB50
 2723 1230 01       		.byte	0x1
 2724 1231 73       		.byte	0x73
 2725 1232 49120000 		.4byte	0x1249
 2726 1236 26       		.uleb128 0x26
 2727 1237 A2100000 		.4byte	0x10a2
 2728 123b A5000000 		.4byte	.LLST8
 2729 123f 26       		.uleb128 0x26
 2730 1240 96100000 		.4byte	0x1096
 2731 1244 B9000000 		.4byte	.LLST9
 2732 1248 00       		.byte	0
 2733 1249 25       		.uleb128 0x25
 2734 124a 6F100000 		.4byte	0x106f
 2735 124e 16000000 		.4byte	.LBB52
 2736 1252 18000000 		.4byte	.LBE52-.LBB52
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 127


 2737 1256 01       		.byte	0x1
 2738 1257 74       		.byte	0x74
 2739 1258 66120000 		.4byte	0x1266
 2740 125c 26       		.uleb128 0x26
 2741 125d 7C100000 		.4byte	0x107c
 2742 1261 D1000000 		.4byte	.LLST10
 2743 1265 00       		.byte	0
 2744 1266 25       		.uleb128 0x25
 2745 1267 C9100000 		.4byte	0x10c9
 2746 126b 2E000000 		.4byte	.LBB54
 2747 126f 06000000 		.4byte	.LBE54-.LBB54
 2748 1273 01       		.byte	0x1
 2749 1274 76       		.byte	0x76
 2750 1275 95120000 		.4byte	0x1295
 2751 1279 26       		.uleb128 0x26
 2752 127a EE100000 		.4byte	0x10ee
 2753 127e E4000000 		.4byte	.LLST11
 2754 1282 26       		.uleb128 0x26
 2755 1283 E2100000 		.4byte	0x10e2
 2756 1287 F8000000 		.4byte	.LLST12
 2757 128b 26       		.uleb128 0x26
 2758 128c D6100000 		.4byte	0x10d6
 2759 1290 0C010000 		.4byte	.LLST13
 2760 1294 00       		.byte	0
 2761 1295 25       		.uleb128 0x25
 2762 1296 6F100000 		.4byte	0x106f
 2763 129a 6C000000 		.4byte	.LBB56
 2764 129e 16000000 		.4byte	.LBE56-.LBB56
 2765 12a2 01       		.byte	0x1
 2766 12a3 88       		.byte	0x88
 2767 12a4 B2120000 		.4byte	0x12b2
 2768 12a8 26       		.uleb128 0x26
 2769 12a9 7C100000 		.4byte	0x107c
 2770 12ad 24010000 		.4byte	.LLST14
 2771 12b1 00       		.byte	0
 2772 12b2 25       		.uleb128 0x25
 2773 12b3 FB100000 		.4byte	0x10fb
 2774 12b7 82000000 		.4byte	.LBB58
 2775 12bb 16000000 		.4byte	.LBE58-.LBB58
 2776 12bf 01       		.byte	0x1
 2777 12c0 89       		.byte	0x89
 2778 12c1 CF120000 		.4byte	0x12cf
 2779 12c5 26       		.uleb128 0x26
 2780 12c6 08110000 		.4byte	0x1108
 2781 12ca 37010000 		.4byte	.LLST15
 2782 12ce 00       		.byte	0
 2783 12cf 2B       		.uleb128 0x2b
 2784 12d0 68000000 		.4byte	.LVL19
 2785 12d4 45160000 		.4byte	0x1645
 2786 12d8 EC120000 		.4byte	0x12ec
 2787 12dc 2C       		.uleb128 0x2c
 2788 12dd 01       		.uleb128 0x1
 2789 12de 50       		.byte	0x50
 2790 12df 02       		.uleb128 0x2
 2791 12e0 74       		.byte	0x74
 2792 12e1 00       		.sleb128 0
 2793 12e2 2C       		.uleb128 0x2c
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 128


 2794 12e3 01       		.uleb128 0x1
 2795 12e4 51       		.byte	0x51
 2796 12e5 05       		.uleb128 0x5
 2797 12e6 03       		.byte	0x3
 2798 12e7 00000000 		.4byte	isr_bouton
 2799 12eb 00       		.byte	0
 2800 12ec 2B       		.uleb128 0x2b
 2801 12ed AE000000 		.4byte	.LVL24
 2802 12f1 51160000 		.4byte	0x1651
 2803 12f5 1E130000 		.4byte	0x131e
 2804 12f9 2C       		.uleb128 0x2c
 2805 12fa 01       		.uleb128 0x1
 2806 12fb 51       		.byte	0x51
 2807 12fc 05       		.uleb128 0x5
 2808 12fd 03       		.byte	0x3
 2809 12fe 00000000 		.4byte	.LC0
 2810 1302 2C       		.uleb128 0x2c
 2811 1303 01       		.uleb128 0x1
 2812 1304 52       		.byte	0x52
 2813 1305 03       		.uleb128 0x3
 2814 1306 0A       		.byte	0xa
 2815 1307 D007     		.2byte	0x7d0
 2816 1309 2C       		.uleb128 0x2c
 2817 130a 01       		.uleb128 0x1
 2818 130b 53       		.byte	0x53
 2819 130c 02       		.uleb128 0x2
 2820 130d 74       		.byte	0x74
 2821 130e 00       		.sleb128 0
 2822 130f 2C       		.uleb128 0x2c
 2823 1310 02       		.uleb128 0x2
 2824 1311 7D       		.byte	0x7d
 2825 1312 00       		.sleb128 0
 2826 1313 02       		.uleb128 0x2
 2827 1314 76       		.byte	0x76
 2828 1315 00       		.sleb128 0
 2829 1316 2C       		.uleb128 0x2c
 2830 1317 02       		.uleb128 0x2
 2831 1318 7D       		.byte	0x7d
 2832 1319 04       		.sleb128 4
 2833 131a 02       		.uleb128 0x2
 2834 131b 74       		.byte	0x74
 2835 131c 00       		.sleb128 0
 2836 131d 00       		.byte	0
 2837 131e 2B       		.uleb128 0x2b
 2838 131f C2000000 		.4byte	.LVL25
 2839 1323 51160000 		.4byte	0x1651
 2840 1327 50130000 		.4byte	0x1350
 2841 132b 2C       		.uleb128 0x2c
 2842 132c 01       		.uleb128 0x1
 2843 132d 51       		.byte	0x51
 2844 132e 05       		.uleb128 0x5
 2845 132f 03       		.byte	0x3
 2846 1330 0C000000 		.4byte	.LC1
 2847 1334 2C       		.uleb128 0x2c
 2848 1335 01       		.uleb128 0x1
 2849 1336 52       		.byte	0x52
 2850 1337 03       		.uleb128 0x3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 129


 2851 1338 0A       		.byte	0xa
 2852 1339 F401     		.2byte	0x1f4
 2853 133b 2C       		.uleb128 0x2c
 2854 133c 01       		.uleb128 0x1
 2855 133d 53       		.byte	0x53
 2856 133e 02       		.uleb128 0x2
 2857 133f 74       		.byte	0x74
 2858 1340 00       		.sleb128 0
 2859 1341 2C       		.uleb128 0x2c
 2860 1342 02       		.uleb128 0x2
 2861 1343 7D       		.byte	0x7d
 2862 1344 00       		.sleb128 0
 2863 1345 02       		.uleb128 0x2
 2864 1346 75       		.byte	0x75
 2865 1347 00       		.sleb128 0
 2866 1348 2C       		.uleb128 0x2c
 2867 1349 02       		.uleb128 0x2
 2868 134a 7D       		.byte	0x7d
 2869 134b 04       		.sleb128 4
 2870 134c 02       		.uleb128 0x2
 2871 134d 74       		.byte	0x74
 2872 134e 00       		.sleb128 0
 2873 134f 00       		.byte	0
 2874 1350 2B       		.uleb128 0x2b
 2875 1351 D2000000 		.4byte	.LVL26
 2876 1355 51160000 		.4byte	0x1651
 2877 1359 81130000 		.4byte	0x1381
 2878 135d 2C       		.uleb128 0x2c
 2879 135e 01       		.uleb128 0x1
 2880 135f 51       		.byte	0x51
 2881 1360 05       		.uleb128 0x5
 2882 1361 03       		.byte	0x3
 2883 1362 1C000000 		.4byte	.LC2
 2884 1366 2C       		.uleb128 0x2c
 2885 1367 01       		.uleb128 0x1
 2886 1368 52       		.byte	0x52
 2887 1369 02       		.uleb128 0x2
 2888 136a 08       		.byte	0x8
 2889 136b 80       		.byte	0x80
 2890 136c 2C       		.uleb128 0x2c
 2891 136d 01       		.uleb128 0x1
 2892 136e 53       		.byte	0x53
 2893 136f 02       		.uleb128 0x2
 2894 1370 74       		.byte	0x74
 2895 1371 00       		.sleb128 0
 2896 1372 2C       		.uleb128 0x2c
 2897 1373 02       		.uleb128 0x2
 2898 1374 7D       		.byte	0x7d
 2899 1375 00       		.sleb128 0
 2900 1376 02       		.uleb128 0x2
 2901 1377 75       		.byte	0x75
 2902 1378 00       		.sleb128 0
 2903 1379 2C       		.uleb128 0x2c
 2904 137a 02       		.uleb128 0x2
 2905 137b 7D       		.byte	0x7d
 2906 137c 04       		.sleb128 4
 2907 137d 02       		.uleb128 0x2
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 130


 2908 137e 74       		.byte	0x74
 2909 137f 00       		.sleb128 0
 2910 1380 00       		.byte	0
 2911 1381 2B       		.uleb128 0x2b
 2912 1382 E2000000 		.4byte	.LVL27
 2913 1386 51160000 		.4byte	0x1651
 2914 138a B2130000 		.4byte	0x13b2
 2915 138e 2C       		.uleb128 0x2c
 2916 138f 01       		.uleb128 0x1
 2917 1390 51       		.byte	0x51
 2918 1391 05       		.uleb128 0x5
 2919 1392 03       		.byte	0x3
 2920 1393 28000000 		.4byte	.LC3
 2921 1397 2C       		.uleb128 0x2c
 2922 1398 01       		.uleb128 0x1
 2923 1399 52       		.byte	0x52
 2924 139a 02       		.uleb128 0x2
 2925 139b 08       		.byte	0x8
 2926 139c 80       		.byte	0x80
 2927 139d 2C       		.uleb128 0x2c
 2928 139e 01       		.uleb128 0x1
 2929 139f 53       		.byte	0x53
 2930 13a0 02       		.uleb128 0x2
 2931 13a1 74       		.byte	0x74
 2932 13a2 00       		.sleb128 0
 2933 13a3 2C       		.uleb128 0x2c
 2934 13a4 02       		.uleb128 0x2
 2935 13a5 7D       		.byte	0x7d
 2936 13a6 00       		.sleb128 0
 2937 13a7 02       		.uleb128 0x2
 2938 13a8 76       		.byte	0x76
 2939 13a9 00       		.sleb128 0
 2940 13aa 2C       		.uleb128 0x2c
 2941 13ab 02       		.uleb128 0x2
 2942 13ac 7D       		.byte	0x7d
 2943 13ad 04       		.sleb128 4
 2944 13ae 02       		.uleb128 0x2
 2945 13af 74       		.byte	0x74
 2946 13b0 00       		.sleb128 0
 2947 13b1 00       		.byte	0
 2948 13b2 2B       		.uleb128 0x2b
 2949 13b3 F4000000 		.4byte	.LVL28
 2950 13b7 51160000 		.4byte	0x1651
 2951 13bb E4130000 		.4byte	0x13e4
 2952 13bf 2C       		.uleb128 0x2c
 2953 13c0 01       		.uleb128 0x1
 2954 13c1 51       		.byte	0x51
 2955 13c2 05       		.uleb128 0x5
 2956 13c3 03       		.byte	0x3
 2957 13c4 34000000 		.4byte	.LC4
 2958 13c8 2C       		.uleb128 0x2c
 2959 13c9 01       		.uleb128 0x1
 2960 13ca 52       		.byte	0x52
 2961 13cb 03       		.uleb128 0x3
 2962 13cc 0A       		.byte	0xa
 2963 13cd D007     		.2byte	0x7d0
 2964 13cf 2C       		.uleb128 0x2c
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 131


 2965 13d0 01       		.uleb128 0x1
 2966 13d1 53       		.byte	0x53
 2967 13d2 02       		.uleb128 0x2
 2968 13d3 74       		.byte	0x74
 2969 13d4 00       		.sleb128 0
 2970 13d5 2C       		.uleb128 0x2c
 2971 13d6 02       		.uleb128 0x2
 2972 13d7 7D       		.byte	0x7d
 2973 13d8 00       		.sleb128 0
 2974 13d9 02       		.uleb128 0x2
 2975 13da 75       		.byte	0x75
 2976 13db 00       		.sleb128 0
 2977 13dc 2C       		.uleb128 0x2c
 2978 13dd 02       		.uleb128 0x2
 2979 13de 7D       		.byte	0x7d
 2980 13df 04       		.sleb128 4
 2981 13e0 02       		.uleb128 0x2
 2982 13e1 74       		.byte	0x74
 2983 13e2 00       		.sleb128 0
 2984 13e3 00       		.byte	0
 2985 13e4 2D       		.uleb128 0x2d
 2986 13e5 F8000000 		.4byte	.LVL29
 2987 13e9 5D160000 		.4byte	0x165d
 2988 13ed 2E       		.uleb128 0x2e
 2989 13ee 00010000 		.4byte	.LVL30
 2990 13f2 69160000 		.4byte	0x1669
 2991 13f6 2C       		.uleb128 0x2c
 2992 13f7 01       		.uleb128 0x1
 2993 13f8 50       		.byte	0x50
 2994 13f9 05       		.uleb128 0x5
 2995 13fa 03       		.byte	0x3
 2996 13fb 44000000 		.4byte	.LC5
 2997 13ff 2C       		.uleb128 0x2c
 2998 1400 01       		.uleb128 0x1
 2999 1401 51       		.byte	0x51
 3000 1402 02       		.uleb128 0x2
 3001 1403 08       		.byte	0x8
 3002 1404 99       		.byte	0x99
 3003 1405 00       		.byte	0
 3004 1406 00       		.byte	0
 3005 1407 2F       		.uleb128 0x2f
 3006 1408 11160000 		.4byte	.LASF400
 3007 140c 03       		.byte	0x3
 3008 140d 0108     		.2byte	0x801
 3009 140f 13140000 		.4byte	0x1413
 3010 1413 0E       		.uleb128 0xe
 3011 1414 8F040000 		.4byte	0x48f
 3012 1418 30       		.uleb128 0x30
 3013 1419 BC000000 		.4byte	.LASF401
 3014 141d 0A       		.byte	0xa
 3015 141e A7       		.byte	0xa7
 3016 141f 23140000 		.4byte	0x1423
 3017 1423 1A       		.uleb128 0x1a
 3018 1424 04       		.byte	0x4
 3019 1425 29140000 		.4byte	0x1429
 3020 1429 11       		.uleb128 0x11
 3021 142a C10B0000 		.4byte	0xbc1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 132


 3022 142e 30       		.uleb128 0x30
 3023 142f FB010000 		.4byte	.LASF402
 3024 1433 11       		.byte	0x11
 3025 1434 19       		.byte	0x19
 3026 1435 39140000 		.4byte	0x1439
 3027 1439 11       		.uleb128 0x11
 3028 143a 350C0000 		.4byte	0xc35
 3029 143e 30       		.uleb128 0x30
 3030 143f 93150000 		.4byte	.LASF403
 3031 1443 11       		.byte	0x11
 3032 1444 2E       		.byte	0x2e
 3033 1445 39140000 		.4byte	0x1439
 3034 1449 30       		.uleb128 0x30
 3035 144a 29010000 		.4byte	.LASF404
 3036 144e 12       		.byte	0x12
 3037 144f 5E       		.byte	0x5e
 3038 1450 730E0000 		.4byte	0xe73
 3039 1454 30       		.uleb128 0x30
 3040 1455 19100000 		.4byte	.LASF405
 3041 1459 13       		.byte	0x13
 3042 145a 1F       		.byte	0x1f
 3043 145b 5F140000 		.4byte	0x145f
 3044 145f 11       		.uleb128 0x11
 3045 1460 4C100000 		.4byte	0x104c
 3046 1464 30       		.uleb128 0x30
 3047 1465 CF010000 		.4byte	.LASF406
 3048 1469 14       		.byte	0x14
 3049 146a 7F       		.byte	0x7f
 3050 146b D80D0000 		.4byte	0xdd8
 3051 146f 30       		.uleb128 0x30
 3052 1470 391D0000 		.4byte	.LASF407
 3053 1474 15       		.byte	0x15
 3054 1475 7F       		.byte	0x7f
 3055 1476 D80D0000 		.4byte	0xdd8
 3056 147a 30       		.uleb128 0x30
 3057 147b E51B0000 		.4byte	.LASF408
 3058 147f 16       		.byte	0x16
 3059 1480 87       		.byte	0x87
 3060 1481 4F0F0000 		.4byte	0xf4f
 3061 1485 30       		.uleb128 0x30
 3062 1486 85190000 		.4byte	.LASF409
 3063 148a 17       		.byte	0x17
 3064 148b 18       		.byte	0x18
 3065 148c 90140000 		.4byte	0x1490
 3066 1490 11       		.uleb128 0x11
 3067 1491 6E040000 		.4byte	0x46e
 3068 1495 30       		.uleb128 0x30
 3069 1496 3E010000 		.4byte	.LASF410
 3070 149a 17       		.byte	0x17
 3071 149b 1B       		.byte	0x1b
 3072 149c 90140000 		.4byte	0x1490
 3073 14a0 31       		.uleb128 0x31
 3074 14a1 3E1E0000 		.4byte	.LASF411
 3075 14a5 17       		.byte	0x17
 3076 14a6 27       		.byte	0x27
 3077 14a7 6E040000 		.4byte	0x46e
 3078 14ab 05       		.uleb128 0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 133


 3079 14ac 03       		.byte	0x3
 3080 14ad 00000000 		.4byte	currentpage
 3081 14b1 31       		.uleb128 0x31
 3082 14b2 1D070000 		.4byte	.LASF412
 3083 14b6 17       		.byte	0x17
 3084 14b7 28       		.byte	0x28
 3085 14b8 6E040000 		.4byte	0x46e
 3086 14bc 05       		.uleb128 0x5
 3087 14bd 03       		.byte	0x3
 3088 14be 00000000 		.4byte	currenttouch
 3089 14c2 31       		.uleb128 0x31
 3090 14c3 8F190000 		.4byte	.LASF413
 3091 14c7 17       		.byte	0x17
 3092 14c8 29       		.byte	0x29
 3093 14c9 430C0000 		.4byte	0xc43
 3094 14cd 05       		.uleb128 0x5
 3095 14ce 03       		.byte	0x3
 3096 14cf 00000000 		.4byte	alerte
 3097 14d3 32       		.uleb128 0x32
 3098 14d4 4C454400 		.ascii	"LED\000"
 3099 14d8 17       		.byte	0x17
 3100 14d9 2C       		.byte	0x2c
 3101 14da 9A040000 		.4byte	0x49a
 3102 14de 05       		.uleb128 0x5
 3103 14df 03       		.byte	0x3
 3104 14e0 00000000 		.4byte	LED
 3105 14e4 31       		.uleb128 0x31
 3106 14e5 5F090000 		.4byte	.LASF414
 3107 14e9 17       		.byte	0x17
 3108 14ea 2F       		.byte	0x2f
 3109 14eb 430C0000 		.4byte	0xc43
 3110 14ef 05       		.uleb128 0x5
 3111 14f0 03       		.byte	0x3
 3112 14f1 00000000 		.4byte	maxormin
 3113 14f5 31       		.uleb128 0x31
 3114 14f6 14050000 		.4byte	.LASF415
 3115 14fa 17       		.byte	0x17
 3116 14fb 30       		.byte	0x30
 3117 14fc 9A040000 		.4byte	0x49a
 3118 1500 05       		.uleb128 0x5
 3119 1501 03       		.byte	0x3
 3120 1502 00000000 		.4byte	hrmax
 3121 1506 31       		.uleb128 0x31
 3122 1507 C0160000 		.4byte	.LASF416
 3123 150b 17       		.byte	0x17
 3124 150c 31       		.byte	0x31
 3125 150d 9A040000 		.4byte	0x49a
 3126 1511 05       		.uleb128 0x5
 3127 1512 03       		.byte	0x3
 3128 1513 00000000 		.4byte	hrmin
 3129 1517 0C       		.uleb128 0xc
 3130 1518 050C0000 		.4byte	0xc05
 3131 151c 28150000 		.4byte	0x1528
 3132 1520 0F       		.uleb128 0xf
 3133 1521 71050000 		.4byte	0x571
 3134 1525 E703     		.2byte	0x3e7
 3135 1527 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 134


 3136 1528 31       		.uleb128 0x31
 3137 1529 E50E0000 		.4byte	.LASF417
 3138 152d 18       		.byte	0x18
 3139 152e 17       		.byte	0x17
 3140 152f 17150000 		.4byte	0x1517
 3141 1533 05       		.uleb128 0x5
 3142 1534 03       		.byte	0x3
 3143 1535 00000000 		.4byte	red_data
 3144 1539 31       		.uleb128 0x31
 3145 153a FB050000 		.4byte	.LASF418
 3146 153e 18       		.byte	0x18
 3147 153f 18       		.byte	0x18
 3148 1540 17150000 		.4byte	0x1517
 3149 1544 05       		.uleb128 0x5
 3150 1545 03       		.byte	0x3
 3151 1546 00000000 		.4byte	ir_data
 3152 154a 31       		.uleb128 0x31
 3153 154b 80010000 		.4byte	.LASF419
 3154 154f 18       		.byte	0x18
 3155 1550 19       		.byte	0x19
 3156 1551 430C0000 		.4byte	0xc43
 3157 1555 05       		.uleb128 0x5
 3158 1556 03       		.byte	0x3
 3159 1557 00000000 		.4byte	read_flag_MAX
 3160 155b 31       		.uleb128 0x31
 3161 155c 4E1B0000 		.4byte	.LASF420
 3162 1560 18       		.byte	0x18
 3163 1561 1A       		.byte	0x1a
 3164 1562 60040000 		.4byte	0x460
 3165 1566 05       		.uleb128 0x5
 3166 1567 03       		.byte	0x3
 3167 1568 00000000 		.4byte	write_idx_MAX
 3168 156c 0C       		.uleb128 0xc
 3169 156d DF0B0000 		.4byte	0xbdf
 3170 1571 7D150000 		.4byte	0x157d
 3171 1575 0F       		.uleb128 0xf
 3172 1576 71050000 		.4byte	0x571
 3173 157a E703     		.2byte	0x3e7
 3174 157c 00       		.byte	0
 3175 157d 31       		.uleb128 0x31
 3176 157e A81B0000 		.4byte	.LASF421
 3177 1582 19       		.byte	0x19
 3178 1583 16       		.byte	0x16
 3179 1584 6C150000 		.4byte	0x156c
 3180 1588 05       		.uleb128 0x5
 3181 1589 03       		.byte	0x3
 3182 158a 00000000 		.4byte	signal_R
 3183 158e 31       		.uleb128 0x31
 3184 158f E4100000 		.4byte	.LASF422
 3185 1593 19       		.byte	0x19
 3186 1594 17       		.byte	0x17
 3187 1595 6C150000 		.4byte	0x156c
 3188 1599 05       		.uleb128 0x5
 3189 159a 03       		.byte	0x3
 3190 159b 00000000 		.4byte	signal_IF
 3191 159f 31       		.uleb128 0x31
 3192 15a0 DD000000 		.4byte	.LASF423
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 135


 3193 15a4 19       		.byte	0x19
 3194 15a5 18       		.byte	0x18
 3195 15a6 6C150000 		.4byte	0x156c
 3196 15aa 05       		.uleb128 0x5
 3197 15ab 03       		.byte	0x3
 3198 15ac 00000000 		.4byte	signal_AC_R
 3199 15b0 31       		.uleb128 0x31
 3200 15b1 E0130000 		.4byte	.LASF424
 3201 15b5 19       		.byte	0x19
 3202 15b6 19       		.byte	0x19
 3203 15b7 6C150000 		.4byte	0x156c
 3204 15bb 05       		.uleb128 0x5
 3205 15bc 03       		.byte	0x3
 3206 15bd 00000000 		.4byte	signal_AC_IF
 3207 15c1 31       		.uleb128 0x31
 3208 15c2 041E0000 		.4byte	.LASF425
 3209 15c6 19       		.byte	0x19
 3210 15c7 1B       		.byte	0x1b
 3211 15c8 050C0000 		.4byte	0xc05
 3212 15cc 05       		.uleb128 0x5
 3213 15cd 03       		.byte	0x3
 3214 15ce 00000000 		.4byte	AC_R
 3215 15d2 31       		.uleb128 0x31
 3216 15d3 6C100000 		.4byte	.LASF426
 3217 15d7 19       		.byte	0x19
 3218 15d8 1C       		.byte	0x1c
 3219 15d9 050C0000 		.4byte	0xc05
 3220 15dd 05       		.uleb128 0x5
 3221 15de 03       		.byte	0x3
 3222 15df 00000000 		.4byte	AC_IF
 3223 15e3 31       		.uleb128 0x31
 3224 15e4 0C160000 		.4byte	.LASF427
 3225 15e8 19       		.byte	0x19
 3226 15e9 1D       		.byte	0x1d
 3227 15ea 050C0000 		.4byte	0xc05
 3228 15ee 05       		.uleb128 0x5
 3229 15ef 03       		.byte	0x3
 3230 15f0 00000000 		.4byte	DC_R
 3231 15f4 31       		.uleb128 0x31
 3232 15f5 370F0000 		.4byte	.LASF428
 3233 15f9 19       		.byte	0x19
 3234 15fa 1E       		.byte	0x1e
 3235 15fb 050C0000 		.4byte	0xc05
 3236 15ff 05       		.uleb128 0x5
 3237 1600 03       		.byte	0x3
 3238 1601 00000000 		.4byte	DC_IF
 3239 1605 32       		.uleb128 0x32
 3240 1606 5300     		.ascii	"S\000"
 3241 1608 19       		.byte	0x19
 3242 1609 1F       		.byte	0x1f
 3243 160a 050C0000 		.4byte	0xc05
 3244 160e 05       		.uleb128 0x5
 3245 160f 03       		.byte	0x3
 3246 1610 00000000 		.4byte	S
 3247 1614 32       		.uleb128 0x32
 3248 1615 5200     		.ascii	"R\000"
 3249 1617 19       		.byte	0x19
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 136


 3250 1618 20       		.byte	0x20
 3251 1619 050C0000 		.4byte	0xc05
 3252 161d 05       		.uleb128 0x5
 3253 161e 03       		.byte	0x3
 3254 161f 00000000 		.4byte	R
 3255 1623 32       		.uleb128 0x32
 3256 1624 42504D00 		.ascii	"BPM\000"
 3257 1628 19       		.byte	0x19
 3258 1629 23       		.byte	0x23
 3259 162a 050C0000 		.4byte	0xc05
 3260 162e 05       		.uleb128 0x5
 3261 162f 03       		.byte	0x3
 3262 1630 00000000 		.4byte	BPM
 3263 1634 31       		.uleb128 0x31
 3264 1635 B5060000 		.4byte	.LASF429
 3265 1639 1A       		.byte	0x1a
 3266 163a 48       		.byte	0x48
 3267 163b 430C0000 		.4byte	0xc43
 3268 163f 05       		.uleb128 0x5
 3269 1640 03       		.byte	0x3
 3270 1641 00000000 		.4byte	LED_flag
 3271 1645 33       		.uleb128 0x33
 3272 1646 23090000 		.4byte	.LASF430
 3273 164a 23090000 		.4byte	.LASF430
 3274 164e 0C       		.byte	0xc
 3275 164f 6601     		.2byte	0x166
 3276 1651 33       		.uleb128 0x33
 3277 1652 9F0A0000 		.4byte	.LASF431
 3278 1656 9F0A0000 		.4byte	.LASF431
 3279 165a 1B       		.byte	0x1b
 3280 165b 4101     		.2byte	0x141
 3281 165d 33       		.uleb128 0x33
 3282 165e 71190000 		.4byte	.LASF432
 3283 1662 71190000 		.4byte	.LASF432
 3284 1666 1B       		.byte	0x1b
 3285 1667 8E04     		.2byte	0x48e
 3286 1669 33       		.uleb128 0x33
 3287 166a D00D0000 		.4byte	.LASF433
 3288 166e D00D0000 		.4byte	.LASF433
 3289 1672 0B       		.byte	0xb
 3290 1673 9203     		.2byte	0x392
 3291 1675 00       		.byte	0
 3292              		.section	.debug_abbrev,"",%progbits
 3293              	.Ldebug_abbrev0:
 3294 0000 01       		.uleb128 0x1
 3295 0001 11       		.uleb128 0x11
 3296 0002 01       		.byte	0x1
 3297 0003 25       		.uleb128 0x25
 3298 0004 0E       		.uleb128 0xe
 3299 0005 13       		.uleb128 0x13
 3300 0006 0B       		.uleb128 0xb
 3301 0007 03       		.uleb128 0x3
 3302 0008 0E       		.uleb128 0xe
 3303 0009 1B       		.uleb128 0x1b
 3304 000a 0E       		.uleb128 0xe
 3305 000b 55       		.uleb128 0x55
 3306 000c 17       		.uleb128 0x17
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 137


 3307 000d 11       		.uleb128 0x11
 3308 000e 01       		.uleb128 0x1
 3309 000f 10       		.uleb128 0x10
 3310 0010 17       		.uleb128 0x17
 3311 0011 00       		.byte	0
 3312 0012 00       		.byte	0
 3313 0013 02       		.uleb128 0x2
 3314 0014 04       		.uleb128 0x4
 3315 0015 01       		.byte	0x1
 3316 0016 0B       		.uleb128 0xb
 3317 0017 0B       		.uleb128 0xb
 3318 0018 49       		.uleb128 0x49
 3319 0019 13       		.uleb128 0x13
 3320 001a 3A       		.uleb128 0x3a
 3321 001b 0B       		.uleb128 0xb
 3322 001c 3B       		.uleb128 0x3b
 3323 001d 0B       		.uleb128 0xb
 3324 001e 01       		.uleb128 0x1
 3325 001f 13       		.uleb128 0x13
 3326 0020 00       		.byte	0
 3327 0021 00       		.byte	0
 3328 0022 03       		.uleb128 0x3
 3329 0023 28       		.uleb128 0x28
 3330 0024 00       		.byte	0
 3331 0025 03       		.uleb128 0x3
 3332 0026 0E       		.uleb128 0xe
 3333 0027 1C       		.uleb128 0x1c
 3334 0028 0D       		.uleb128 0xd
 3335 0029 00       		.byte	0
 3336 002a 00       		.byte	0
 3337 002b 04       		.uleb128 0x4
 3338 002c 28       		.uleb128 0x28
 3339 002d 00       		.byte	0
 3340 002e 03       		.uleb128 0x3
 3341 002f 0E       		.uleb128 0xe
 3342 0030 1C       		.uleb128 0x1c
 3343 0031 0B       		.uleb128 0xb
 3344 0032 00       		.byte	0
 3345 0033 00       		.byte	0
 3346 0034 05       		.uleb128 0x5
 3347 0035 24       		.uleb128 0x24
 3348 0036 00       		.byte	0
 3349 0037 0B       		.uleb128 0xb
 3350 0038 0B       		.uleb128 0xb
 3351 0039 3E       		.uleb128 0x3e
 3352 003a 0B       		.uleb128 0xb
 3353 003b 03       		.uleb128 0x3
 3354 003c 0E       		.uleb128 0xe
 3355 003d 00       		.byte	0
 3356 003e 00       		.byte	0
 3357 003f 06       		.uleb128 0x6
 3358 0040 16       		.uleb128 0x16
 3359 0041 00       		.byte	0
 3360 0042 03       		.uleb128 0x3
 3361 0043 0E       		.uleb128 0xe
 3362 0044 3A       		.uleb128 0x3a
 3363 0045 0B       		.uleb128 0xb
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 138


 3364 0046 3B       		.uleb128 0x3b
 3365 0047 0B       		.uleb128 0xb
 3366 0048 49       		.uleb128 0x49
 3367 0049 13       		.uleb128 0x13
 3368 004a 00       		.byte	0
 3369 004b 00       		.byte	0
 3370 004c 07       		.uleb128 0x7
 3371 004d 24       		.uleb128 0x24
 3372 004e 00       		.byte	0
 3373 004f 0B       		.uleb128 0xb
 3374 0050 0B       		.uleb128 0xb
 3375 0051 3E       		.uleb128 0x3e
 3376 0052 0B       		.uleb128 0xb
 3377 0053 03       		.uleb128 0x3
 3378 0054 08       		.uleb128 0x8
 3379 0055 00       		.byte	0
 3380 0056 00       		.byte	0
 3381 0057 08       		.uleb128 0x8
 3382 0058 13       		.uleb128 0x13
 3383 0059 01       		.byte	0x1
 3384 005a 0B       		.uleb128 0xb
 3385 005b 05       		.uleb128 0x5
 3386 005c 3A       		.uleb128 0x3a
 3387 005d 0B       		.uleb128 0xb
 3388 005e 3B       		.uleb128 0x3b
 3389 005f 05       		.uleb128 0x5
 3390 0060 01       		.uleb128 0x1
 3391 0061 13       		.uleb128 0x13
 3392 0062 00       		.byte	0
 3393 0063 00       		.byte	0
 3394 0064 09       		.uleb128 0x9
 3395 0065 0D       		.uleb128 0xd
 3396 0066 00       		.byte	0
 3397 0067 03       		.uleb128 0x3
 3398 0068 0E       		.uleb128 0xe
 3399 0069 3A       		.uleb128 0x3a
 3400 006a 0B       		.uleb128 0xb
 3401 006b 3B       		.uleb128 0x3b
 3402 006c 05       		.uleb128 0x5
 3403 006d 49       		.uleb128 0x49
 3404 006e 13       		.uleb128 0x13
 3405 006f 38       		.uleb128 0x38
 3406 0070 0B       		.uleb128 0xb
 3407 0071 00       		.byte	0
 3408 0072 00       		.byte	0
 3409 0073 0A       		.uleb128 0xa
 3410 0074 0D       		.uleb128 0xd
 3411 0075 00       		.byte	0
 3412 0076 03       		.uleb128 0x3
 3413 0077 0E       		.uleb128 0xe
 3414 0078 3A       		.uleb128 0x3a
 3415 0079 0B       		.uleb128 0xb
 3416 007a 3B       		.uleb128 0x3b
 3417 007b 05       		.uleb128 0x5
 3418 007c 49       		.uleb128 0x49
 3419 007d 13       		.uleb128 0x13
 3420 007e 38       		.uleb128 0x38
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 139


 3421 007f 05       		.uleb128 0x5
 3422 0080 00       		.byte	0
 3423 0081 00       		.byte	0
 3424 0082 0B       		.uleb128 0xb
 3425 0083 0D       		.uleb128 0xd
 3426 0084 00       		.byte	0
 3427 0085 03       		.uleb128 0x3
 3428 0086 08       		.uleb128 0x8
 3429 0087 3A       		.uleb128 0x3a
 3430 0088 0B       		.uleb128 0xb
 3431 0089 3B       		.uleb128 0x3b
 3432 008a 05       		.uleb128 0x5
 3433 008b 49       		.uleb128 0x49
 3434 008c 13       		.uleb128 0x13
 3435 008d 38       		.uleb128 0x38
 3436 008e 05       		.uleb128 0x5
 3437 008f 00       		.byte	0
 3438 0090 00       		.byte	0
 3439 0091 0C       		.uleb128 0xc
 3440 0092 01       		.uleb128 0x1
 3441 0093 01       		.byte	0x1
 3442 0094 49       		.uleb128 0x49
 3443 0095 13       		.uleb128 0x13
 3444 0096 01       		.uleb128 0x1
 3445 0097 13       		.uleb128 0x13
 3446 0098 00       		.byte	0
 3447 0099 00       		.byte	0
 3448 009a 0D       		.uleb128 0xd
 3449 009b 21       		.uleb128 0x21
 3450 009c 00       		.byte	0
 3451 009d 49       		.uleb128 0x49
 3452 009e 13       		.uleb128 0x13
 3453 009f 2F       		.uleb128 0x2f
 3454 00a0 0B       		.uleb128 0xb
 3455 00a1 00       		.byte	0
 3456 00a2 00       		.byte	0
 3457 00a3 0E       		.uleb128 0xe
 3458 00a4 35       		.uleb128 0x35
 3459 00a5 00       		.byte	0
 3460 00a6 49       		.uleb128 0x49
 3461 00a7 13       		.uleb128 0x13
 3462 00a8 00       		.byte	0
 3463 00a9 00       		.byte	0
 3464 00aa 0F       		.uleb128 0xf
 3465 00ab 21       		.uleb128 0x21
 3466 00ac 00       		.byte	0
 3467 00ad 49       		.uleb128 0x49
 3468 00ae 13       		.uleb128 0x13
 3469 00af 2F       		.uleb128 0x2f
 3470 00b0 05       		.uleb128 0x5
 3471 00b1 00       		.byte	0
 3472 00b2 00       		.byte	0
 3473 00b3 10       		.uleb128 0x10
 3474 00b4 16       		.uleb128 0x16
 3475 00b5 00       		.byte	0
 3476 00b6 03       		.uleb128 0x3
 3477 00b7 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 140


 3478 00b8 3A       		.uleb128 0x3a
 3479 00b9 0B       		.uleb128 0xb
 3480 00ba 3B       		.uleb128 0x3b
 3481 00bb 05       		.uleb128 0x5
 3482 00bc 49       		.uleb128 0x49
 3483 00bd 13       		.uleb128 0x13
 3484 00be 00       		.byte	0
 3485 00bf 00       		.byte	0
 3486 00c0 11       		.uleb128 0x11
 3487 00c1 26       		.uleb128 0x26
 3488 00c2 00       		.byte	0
 3489 00c3 49       		.uleb128 0x49
 3490 00c4 13       		.uleb128 0x13
 3491 00c5 00       		.byte	0
 3492 00c6 00       		.byte	0
 3493 00c7 12       		.uleb128 0x12
 3494 00c8 13       		.uleb128 0x13
 3495 00c9 01       		.byte	0x1
 3496 00ca 0B       		.uleb128 0xb
 3497 00cb 0B       		.uleb128 0xb
 3498 00cc 3A       		.uleb128 0x3a
 3499 00cd 0B       		.uleb128 0xb
 3500 00ce 3B       		.uleb128 0x3b
 3501 00cf 0B       		.uleb128 0xb
 3502 00d0 01       		.uleb128 0x1
 3503 00d1 13       		.uleb128 0x13
 3504 00d2 00       		.byte	0
 3505 00d3 00       		.byte	0
 3506 00d4 13       		.uleb128 0x13
 3507 00d5 0D       		.uleb128 0xd
 3508 00d6 00       		.byte	0
 3509 00d7 03       		.uleb128 0x3
 3510 00d8 08       		.uleb128 0x8
 3511 00d9 3A       		.uleb128 0x3a
 3512 00da 0B       		.uleb128 0xb
 3513 00db 3B       		.uleb128 0x3b
 3514 00dc 0B       		.uleb128 0xb
 3515 00dd 49       		.uleb128 0x49
 3516 00de 13       		.uleb128 0x13
 3517 00df 38       		.uleb128 0x38
 3518 00e0 0B       		.uleb128 0xb
 3519 00e1 00       		.byte	0
 3520 00e2 00       		.byte	0
 3521 00e3 14       		.uleb128 0x14
 3522 00e4 0D       		.uleb128 0xd
 3523 00e5 00       		.byte	0
 3524 00e6 03       		.uleb128 0x3
 3525 00e7 0E       		.uleb128 0xe
 3526 00e8 3A       		.uleb128 0x3a
 3527 00e9 0B       		.uleb128 0xb
 3528 00ea 3B       		.uleb128 0x3b
 3529 00eb 0B       		.uleb128 0xb
 3530 00ec 49       		.uleb128 0x49
 3531 00ed 13       		.uleb128 0x13
 3532 00ee 38       		.uleb128 0x38
 3533 00ef 0B       		.uleb128 0xb
 3534 00f0 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 141


 3535 00f1 00       		.byte	0
 3536 00f2 15       		.uleb128 0x15
 3537 00f3 13       		.uleb128 0x13
 3538 00f4 01       		.byte	0x1
 3539 00f5 0B       		.uleb128 0xb
 3540 00f6 05       		.uleb128 0x5
 3541 00f7 3A       		.uleb128 0x3a
 3542 00f8 0B       		.uleb128 0xb
 3543 00f9 3B       		.uleb128 0x3b
 3544 00fa 0B       		.uleb128 0xb
 3545 00fb 01       		.uleb128 0x1
 3546 00fc 13       		.uleb128 0x13
 3547 00fd 00       		.byte	0
 3548 00fe 00       		.byte	0
 3549 00ff 16       		.uleb128 0x16
 3550 0100 0D       		.uleb128 0xd
 3551 0101 00       		.byte	0
 3552 0102 03       		.uleb128 0x3
 3553 0103 0E       		.uleb128 0xe
 3554 0104 3A       		.uleb128 0x3a
 3555 0105 0B       		.uleb128 0xb
 3556 0106 3B       		.uleb128 0x3b
 3557 0107 0B       		.uleb128 0xb
 3558 0108 49       		.uleb128 0x49
 3559 0109 13       		.uleb128 0x13
 3560 010a 38       		.uleb128 0x38
 3561 010b 05       		.uleb128 0x5
 3562 010c 00       		.byte	0
 3563 010d 00       		.byte	0
 3564 010e 17       		.uleb128 0x17
 3565 010f 13       		.uleb128 0x13
 3566 0110 01       		.byte	0x1
 3567 0111 0B       		.uleb128 0xb
 3568 0112 0B       		.uleb128 0xb
 3569 0113 3A       		.uleb128 0x3a
 3570 0114 0B       		.uleb128 0xb
 3571 0115 3B       		.uleb128 0x3b
 3572 0116 05       		.uleb128 0x5
 3573 0117 01       		.uleb128 0x1
 3574 0118 13       		.uleb128 0x13
 3575 0119 00       		.byte	0
 3576 011a 00       		.byte	0
 3577 011b 18       		.uleb128 0x18
 3578 011c 0F       		.uleb128 0xf
 3579 011d 00       		.byte	0
 3580 011e 0B       		.uleb128 0xb
 3581 011f 0B       		.uleb128 0xb
 3582 0120 00       		.byte	0
 3583 0121 00       		.byte	0
 3584 0122 19       		.uleb128 0x19
 3585 0123 04       		.uleb128 0x4
 3586 0124 01       		.byte	0x1
 3587 0125 0B       		.uleb128 0xb
 3588 0126 0B       		.uleb128 0xb
 3589 0127 49       		.uleb128 0x49
 3590 0128 13       		.uleb128 0x13
 3591 0129 3A       		.uleb128 0x3a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 142


 3592 012a 0B       		.uleb128 0xb
 3593 012b 3B       		.uleb128 0x3b
 3594 012c 05       		.uleb128 0x5
 3595 012d 01       		.uleb128 0x1
 3596 012e 13       		.uleb128 0x13
 3597 012f 00       		.byte	0
 3598 0130 00       		.byte	0
 3599 0131 1A       		.uleb128 0x1a
 3600 0132 0F       		.uleb128 0xf
 3601 0133 00       		.byte	0
 3602 0134 0B       		.uleb128 0xb
 3603 0135 0B       		.uleb128 0xb
 3604 0136 49       		.uleb128 0x49
 3605 0137 13       		.uleb128 0x13
 3606 0138 00       		.byte	0
 3607 0139 00       		.byte	0
 3608 013a 1B       		.uleb128 0x1b
 3609 013b 15       		.uleb128 0x15
 3610 013c 01       		.byte	0x1
 3611 013d 27       		.uleb128 0x27
 3612 013e 19       		.uleb128 0x19
 3613 013f 01       		.uleb128 0x1
 3614 0140 13       		.uleb128 0x13
 3615 0141 00       		.byte	0
 3616 0142 00       		.byte	0
 3617 0143 1C       		.uleb128 0x1c
 3618 0144 05       		.uleb128 0x5
 3619 0145 00       		.byte	0
 3620 0146 49       		.uleb128 0x49
 3621 0147 13       		.uleb128 0x13
 3622 0148 00       		.byte	0
 3623 0149 00       		.byte	0
 3624 014a 1D       		.uleb128 0x1d
 3625 014b 15       		.uleb128 0x15
 3626 014c 01       		.byte	0x1
 3627 014d 27       		.uleb128 0x27
 3628 014e 19       		.uleb128 0x19
 3629 014f 49       		.uleb128 0x49
 3630 0150 13       		.uleb128 0x13
 3631 0151 01       		.uleb128 0x1
 3632 0152 13       		.uleb128 0x13
 3633 0153 00       		.byte	0
 3634 0154 00       		.byte	0
 3635 0155 1E       		.uleb128 0x1e
 3636 0156 13       		.uleb128 0x13
 3637 0157 01       		.byte	0x1
 3638 0158 03       		.uleb128 0x3
 3639 0159 0E       		.uleb128 0xe
 3640 015a 0B       		.uleb128 0xb
 3641 015b 0B       		.uleb128 0xb
 3642 015c 3A       		.uleb128 0x3a
 3643 015d 0B       		.uleb128 0xb
 3644 015e 3B       		.uleb128 0x3b
 3645 015f 05       		.uleb128 0x5
 3646 0160 01       		.uleb128 0x1
 3647 0161 13       		.uleb128 0x13
 3648 0162 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 143


 3649 0163 00       		.byte	0
 3650 0164 1F       		.uleb128 0x1f
 3651 0165 13       		.uleb128 0x13
 3652 0166 01       		.byte	0x1
 3653 0167 03       		.uleb128 0x3
 3654 0168 0E       		.uleb128 0xe
 3655 0169 0B       		.uleb128 0xb
 3656 016a 0B       		.uleb128 0xb
 3657 016b 3A       		.uleb128 0x3a
 3658 016c 0B       		.uleb128 0xb
 3659 016d 3B       		.uleb128 0x3b
 3660 016e 0B       		.uleb128 0xb
 3661 016f 01       		.uleb128 0x1
 3662 0170 13       		.uleb128 0x13
 3663 0171 00       		.byte	0
 3664 0172 00       		.byte	0
 3665 0173 20       		.uleb128 0x20
 3666 0174 2E       		.uleb128 0x2e
 3667 0175 00       		.byte	0
 3668 0176 03       		.uleb128 0x3
 3669 0177 0E       		.uleb128 0xe
 3670 0178 3A       		.uleb128 0x3a
 3671 0179 0B       		.uleb128 0xb
 3672 017a 3B       		.uleb128 0x3b
 3673 017b 05       		.uleb128 0x5
 3674 017c 27       		.uleb128 0x27
 3675 017d 19       		.uleb128 0x19
 3676 017e 20       		.uleb128 0x20
 3677 017f 0B       		.uleb128 0xb
 3678 0180 00       		.byte	0
 3679 0181 00       		.byte	0
 3680 0182 21       		.uleb128 0x21
 3681 0183 2E       		.uleb128 0x2e
 3682 0184 01       		.byte	0x1
 3683 0185 03       		.uleb128 0x3
 3684 0186 0E       		.uleb128 0xe
 3685 0187 3A       		.uleb128 0x3a
 3686 0188 0B       		.uleb128 0xb
 3687 0189 3B       		.uleb128 0x3b
 3688 018a 05       		.uleb128 0x5
 3689 018b 27       		.uleb128 0x27
 3690 018c 19       		.uleb128 0x19
 3691 018d 20       		.uleb128 0x20
 3692 018e 0B       		.uleb128 0xb
 3693 018f 01       		.uleb128 0x1
 3694 0190 13       		.uleb128 0x13
 3695 0191 00       		.byte	0
 3696 0192 00       		.byte	0
 3697 0193 22       		.uleb128 0x22
 3698 0194 05       		.uleb128 0x5
 3699 0195 00       		.byte	0
 3700 0196 03       		.uleb128 0x3
 3701 0197 0E       		.uleb128 0xe
 3702 0198 3A       		.uleb128 0x3a
 3703 0199 0B       		.uleb128 0xb
 3704 019a 3B       		.uleb128 0x3b
 3705 019b 05       		.uleb128 0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 144


 3706 019c 49       		.uleb128 0x49
 3707 019d 13       		.uleb128 0x13
 3708 019e 00       		.byte	0
 3709 019f 00       		.byte	0
 3710 01a0 23       		.uleb128 0x23
 3711 01a1 2E       		.uleb128 0x2e
 3712 01a2 00       		.byte	0
 3713 01a3 03       		.uleb128 0x3
 3714 01a4 0E       		.uleb128 0xe
 3715 01a5 3A       		.uleb128 0x3a
 3716 01a6 0B       		.uleb128 0xb
 3717 01a7 3B       		.uleb128 0x3b
 3718 01a8 0B       		.uleb128 0xb
 3719 01a9 27       		.uleb128 0x27
 3720 01aa 19       		.uleb128 0x19
 3721 01ab 20       		.uleb128 0x20
 3722 01ac 0B       		.uleb128 0xb
 3723 01ad 00       		.byte	0
 3724 01ae 00       		.byte	0
 3725 01af 24       		.uleb128 0x24
 3726 01b0 2E       		.uleb128 0x2e
 3727 01b1 01       		.byte	0x1
 3728 01b2 3F       		.uleb128 0x3f
 3729 01b3 19       		.uleb128 0x19
 3730 01b4 03       		.uleb128 0x3
 3731 01b5 0E       		.uleb128 0xe
 3732 01b6 3A       		.uleb128 0x3a
 3733 01b7 0B       		.uleb128 0xb
 3734 01b8 3B       		.uleb128 0x3b
 3735 01b9 0B       		.uleb128 0xb
 3736 01ba 27       		.uleb128 0x27
 3737 01bb 19       		.uleb128 0x19
 3738 01bc 11       		.uleb128 0x11
 3739 01bd 01       		.uleb128 0x1
 3740 01be 12       		.uleb128 0x12
 3741 01bf 06       		.uleb128 0x6
 3742 01c0 40       		.uleb128 0x40
 3743 01c1 18       		.uleb128 0x18
 3744 01c2 9742     		.uleb128 0x2117
 3745 01c4 19       		.uleb128 0x19
 3746 01c5 01       		.uleb128 0x1
 3747 01c6 13       		.uleb128 0x13
 3748 01c7 00       		.byte	0
 3749 01c8 00       		.byte	0
 3750 01c9 25       		.uleb128 0x25
 3751 01ca 1D       		.uleb128 0x1d
 3752 01cb 01       		.byte	0x1
 3753 01cc 31       		.uleb128 0x31
 3754 01cd 13       		.uleb128 0x13
 3755 01ce 11       		.uleb128 0x11
 3756 01cf 01       		.uleb128 0x1
 3757 01d0 12       		.uleb128 0x12
 3758 01d1 06       		.uleb128 0x6
 3759 01d2 58       		.uleb128 0x58
 3760 01d3 0B       		.uleb128 0xb
 3761 01d4 59       		.uleb128 0x59
 3762 01d5 0B       		.uleb128 0xb
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 145


 3763 01d6 01       		.uleb128 0x1
 3764 01d7 13       		.uleb128 0x13
 3765 01d8 00       		.byte	0
 3766 01d9 00       		.byte	0
 3767 01da 26       		.uleb128 0x26
 3768 01db 05       		.uleb128 0x5
 3769 01dc 00       		.byte	0
 3770 01dd 31       		.uleb128 0x31
 3771 01de 13       		.uleb128 0x13
 3772 01df 02       		.uleb128 0x2
 3773 01e0 17       		.uleb128 0x17
 3774 01e1 00       		.byte	0
 3775 01e2 00       		.byte	0
 3776 01e3 27       		.uleb128 0x27
 3777 01e4 1D       		.uleb128 0x1d
 3778 01e5 00       		.byte	0
 3779 01e6 31       		.uleb128 0x31
 3780 01e7 13       		.uleb128 0x13
 3781 01e8 11       		.uleb128 0x11
 3782 01e9 01       		.uleb128 0x1
 3783 01ea 12       		.uleb128 0x12
 3784 01eb 06       		.uleb128 0x6
 3785 01ec 58       		.uleb128 0x58
 3786 01ed 0B       		.uleb128 0xb
 3787 01ee 59       		.uleb128 0x59
 3788 01ef 05       		.uleb128 0x5
 3789 01f0 00       		.byte	0
 3790 01f1 00       		.byte	0
 3791 01f2 28       		.uleb128 0x28
 3792 01f3 1D       		.uleb128 0x1d
 3793 01f4 01       		.byte	0x1
 3794 01f5 31       		.uleb128 0x31
 3795 01f6 13       		.uleb128 0x13
 3796 01f7 11       		.uleb128 0x11
 3797 01f8 01       		.uleb128 0x1
 3798 01f9 12       		.uleb128 0x12
 3799 01fa 06       		.uleb128 0x6
 3800 01fb 58       		.uleb128 0x58
 3801 01fc 0B       		.uleb128 0xb
 3802 01fd 59       		.uleb128 0x59
 3803 01fe 0B       		.uleb128 0xb
 3804 01ff 00       		.byte	0
 3805 0200 00       		.byte	0
 3806 0201 29       		.uleb128 0x29
 3807 0202 2E       		.uleb128 0x2e
 3808 0203 01       		.byte	0x1
 3809 0204 3F       		.uleb128 0x3f
 3810 0205 19       		.uleb128 0x19
 3811 0206 03       		.uleb128 0x3
 3812 0207 0E       		.uleb128 0xe
 3813 0208 3A       		.uleb128 0x3a
 3814 0209 0B       		.uleb128 0xb
 3815 020a 3B       		.uleb128 0x3b
 3816 020b 0B       		.uleb128 0xb
 3817 020c 27       		.uleb128 0x27
 3818 020d 19       		.uleb128 0x19
 3819 020e 49       		.uleb128 0x49
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 146


 3820 020f 13       		.uleb128 0x13
 3821 0210 8701     		.uleb128 0x87
 3822 0212 19       		.uleb128 0x19
 3823 0213 11       		.uleb128 0x11
 3824 0214 01       		.uleb128 0x1
 3825 0215 12       		.uleb128 0x12
 3826 0216 06       		.uleb128 0x6
 3827 0217 40       		.uleb128 0x40
 3828 0218 18       		.uleb128 0x18
 3829 0219 9742     		.uleb128 0x2117
 3830 021b 19       		.uleb128 0x19
 3831 021c 01       		.uleb128 0x1
 3832 021d 13       		.uleb128 0x13
 3833 021e 00       		.byte	0
 3834 021f 00       		.byte	0
 3835 0220 2A       		.uleb128 0x2a
 3836 0221 1D       		.uleb128 0x1d
 3837 0222 00       		.byte	0
 3838 0223 31       		.uleb128 0x31
 3839 0224 13       		.uleb128 0x13
 3840 0225 11       		.uleb128 0x11
 3841 0226 01       		.uleb128 0x1
 3842 0227 12       		.uleb128 0x12
 3843 0228 06       		.uleb128 0x6
 3844 0229 58       		.uleb128 0x58
 3845 022a 0B       		.uleb128 0xb
 3846 022b 59       		.uleb128 0x59
 3847 022c 0B       		.uleb128 0xb
 3848 022d 00       		.byte	0
 3849 022e 00       		.byte	0
 3850 022f 2B       		.uleb128 0x2b
 3851 0230 898201   		.uleb128 0x4109
 3852 0233 01       		.byte	0x1
 3853 0234 11       		.uleb128 0x11
 3854 0235 01       		.uleb128 0x1
 3855 0236 31       		.uleb128 0x31
 3856 0237 13       		.uleb128 0x13
 3857 0238 01       		.uleb128 0x1
 3858 0239 13       		.uleb128 0x13
 3859 023a 00       		.byte	0
 3860 023b 00       		.byte	0
 3861 023c 2C       		.uleb128 0x2c
 3862 023d 8A8201   		.uleb128 0x410a
 3863 0240 00       		.byte	0
 3864 0241 02       		.uleb128 0x2
 3865 0242 18       		.uleb128 0x18
 3866 0243 9142     		.uleb128 0x2111
 3867 0245 18       		.uleb128 0x18
 3868 0246 00       		.byte	0
 3869 0247 00       		.byte	0
 3870 0248 2D       		.uleb128 0x2d
 3871 0249 898201   		.uleb128 0x4109
 3872 024c 00       		.byte	0
 3873 024d 11       		.uleb128 0x11
 3874 024e 01       		.uleb128 0x1
 3875 024f 31       		.uleb128 0x31
 3876 0250 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 147


 3877 0251 00       		.byte	0
 3878 0252 00       		.byte	0
 3879 0253 2E       		.uleb128 0x2e
 3880 0254 898201   		.uleb128 0x4109
 3881 0257 01       		.byte	0x1
 3882 0258 11       		.uleb128 0x11
 3883 0259 01       		.uleb128 0x1
 3884 025a 31       		.uleb128 0x31
 3885 025b 13       		.uleb128 0x13
 3886 025c 00       		.byte	0
 3887 025d 00       		.byte	0
 3888 025e 2F       		.uleb128 0x2f
 3889 025f 34       		.uleb128 0x34
 3890 0260 00       		.byte	0
 3891 0261 03       		.uleb128 0x3
 3892 0262 0E       		.uleb128 0xe
 3893 0263 3A       		.uleb128 0x3a
 3894 0264 0B       		.uleb128 0xb
 3895 0265 3B       		.uleb128 0x3b
 3896 0266 05       		.uleb128 0x5
 3897 0267 49       		.uleb128 0x49
 3898 0268 13       		.uleb128 0x13
 3899 0269 3F       		.uleb128 0x3f
 3900 026a 19       		.uleb128 0x19
 3901 026b 3C       		.uleb128 0x3c
 3902 026c 19       		.uleb128 0x19
 3903 026d 00       		.byte	0
 3904 026e 00       		.byte	0
 3905 026f 30       		.uleb128 0x30
 3906 0270 34       		.uleb128 0x34
 3907 0271 00       		.byte	0
 3908 0272 03       		.uleb128 0x3
 3909 0273 0E       		.uleb128 0xe
 3910 0274 3A       		.uleb128 0x3a
 3911 0275 0B       		.uleb128 0xb
 3912 0276 3B       		.uleb128 0x3b
 3913 0277 0B       		.uleb128 0xb
 3914 0278 49       		.uleb128 0x49
 3915 0279 13       		.uleb128 0x13
 3916 027a 3F       		.uleb128 0x3f
 3917 027b 19       		.uleb128 0x19
 3918 027c 3C       		.uleb128 0x3c
 3919 027d 19       		.uleb128 0x19
 3920 027e 00       		.byte	0
 3921 027f 00       		.byte	0
 3922 0280 31       		.uleb128 0x31
 3923 0281 34       		.uleb128 0x34
 3924 0282 00       		.byte	0
 3925 0283 03       		.uleb128 0x3
 3926 0284 0E       		.uleb128 0xe
 3927 0285 3A       		.uleb128 0x3a
 3928 0286 0B       		.uleb128 0xb
 3929 0287 3B       		.uleb128 0x3b
 3930 0288 0B       		.uleb128 0xb
 3931 0289 49       		.uleb128 0x49
 3932 028a 13       		.uleb128 0x13
 3933 028b 3F       		.uleb128 0x3f
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 148


 3934 028c 19       		.uleb128 0x19
 3935 028d 02       		.uleb128 0x2
 3936 028e 18       		.uleb128 0x18
 3937 028f 00       		.byte	0
 3938 0290 00       		.byte	0
 3939 0291 32       		.uleb128 0x32
 3940 0292 34       		.uleb128 0x34
 3941 0293 00       		.byte	0
 3942 0294 03       		.uleb128 0x3
 3943 0295 08       		.uleb128 0x8
 3944 0296 3A       		.uleb128 0x3a
 3945 0297 0B       		.uleb128 0xb
 3946 0298 3B       		.uleb128 0x3b
 3947 0299 0B       		.uleb128 0xb
 3948 029a 49       		.uleb128 0x49
 3949 029b 13       		.uleb128 0x13
 3950 029c 3F       		.uleb128 0x3f
 3951 029d 19       		.uleb128 0x19
 3952 029e 02       		.uleb128 0x2
 3953 029f 18       		.uleb128 0x18
 3954 02a0 00       		.byte	0
 3955 02a1 00       		.byte	0
 3956 02a2 33       		.uleb128 0x33
 3957 02a3 2E       		.uleb128 0x2e
 3958 02a4 00       		.byte	0
 3959 02a5 3F       		.uleb128 0x3f
 3960 02a6 19       		.uleb128 0x19
 3961 02a7 3C       		.uleb128 0x3c
 3962 02a8 19       		.uleb128 0x19
 3963 02a9 6E       		.uleb128 0x6e
 3964 02aa 0E       		.uleb128 0xe
 3965 02ab 03       		.uleb128 0x3
 3966 02ac 0E       		.uleb128 0xe
 3967 02ad 3A       		.uleb128 0x3a
 3968 02ae 0B       		.uleb128 0xb
 3969 02af 3B       		.uleb128 0x3b
 3970 02b0 05       		.uleb128 0x5
 3971 02b1 00       		.byte	0
 3972 02b2 00       		.byte	0
 3973 02b3 00       		.byte	0
 3974              		.section	.debug_loc,"",%progbits
 3975              	.Ldebug_loc0:
 3976              	.LLST0:
 3977 0000 00000000 		.4byte	.LVL0
 3978 0004 0A000000 		.4byte	.LVL1
 3979 0008 0200     		.2byte	0x2
 3980 000a 34       		.byte	0x34
 3981 000b 9F       		.byte	0x9f
 3982 000c 00000000 		.4byte	0
 3983 0010 00000000 		.4byte	0
 3984              	.LLST1:
 3985 0014 00000000 		.4byte	.LVL0
 3986 0018 0A000000 		.4byte	.LVL1
 3987 001c 0600     		.2byte	0x6
 3988 001e 0C       		.byte	0xc
 3989 001f 00003240 		.4byte	0x40320000
 3990 0023 9F       		.byte	0x9f
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 149


 3991 0024 00000000 		.4byte	0
 3992 0028 00000000 		.4byte	0
 3993              	.LLST2:
 3994 002c 10000000 		.4byte	.LVL2
 3995 0030 1A000000 		.4byte	.LVL3
 3996 0034 0100     		.2byte	0x1
 3997 0036 53       		.byte	0x53
 3998 0037 00000000 		.4byte	0
 3999 003b 00000000 		.4byte	0
 4000              	.LLST3:
 4001 003f 52000000 		.4byte	.LVL5
 4002 0043 58000000 		.4byte	.LVL6
 4003 0047 0200     		.2byte	0x2
 4004 0049 31       		.byte	0x31
 4005 004a 9F       		.byte	0x9f
 4006 004b 00000000 		.4byte	0
 4007 004f 00000000 		.4byte	0
 4008              	.LLST4:
 4009 0053 52000000 		.4byte	.LVL5
 4010 0057 58000000 		.4byte	.LVL6
 4011 005b 0200     		.2byte	0x2
 4012 005d 33       		.byte	0x33
 4013 005e 9F       		.byte	0x9f
 4014 005f 00000000 		.4byte	0
 4015 0063 00000000 		.4byte	0
 4016              	.LLST5:
 4017 0067 52000000 		.4byte	.LVL5
 4018 006b 58000000 		.4byte	.LVL6
 4019 006f 0600     		.2byte	0x6
 4020 0071 0C       		.byte	0xc
 4021 0072 00003240 		.4byte	0x40320000
 4022 0076 9F       		.byte	0x9f
 4023 0077 00000000 		.4byte	0
 4024 007b 00000000 		.4byte	0
 4025              	.LLST6:
 4026 007f 5E000000 		.4byte	.LVL7
 4027 0083 68000000 		.4byte	.LVL8
 4028 0087 0100     		.2byte	0x1
 4029 0089 53       		.byte	0x53
 4030 008a 00000000 		.4byte	0
 4031 008e 00000000 		.4byte	0
 4032              	.LLST7:
 4033 0092 90000000 		.4byte	.LVL10
 4034 0096 9A000000 		.4byte	.LVL11
 4035 009a 0100     		.2byte	0x1
 4036 009c 53       		.byte	0x53
 4037 009d 00000000 		.4byte	0
 4038 00a1 00000000 		.4byte	0
 4039              	.LLST8:
 4040 00a5 06000000 		.4byte	.LVL13
 4041 00a9 10000000 		.4byte	.LVL14
 4042 00ad 0200     		.2byte	0x2
 4043 00af 30       		.byte	0x30
 4044 00b0 9F       		.byte	0x9f
 4045 00b1 00000000 		.4byte	0
 4046 00b5 00000000 		.4byte	0
 4047              	.LLST9:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 150


 4048 00b9 06000000 		.4byte	.LVL13
 4049 00bd 10000000 		.4byte	.LVL14
 4050 00c1 0600     		.2byte	0x6
 4051 00c3 0C       		.byte	0xc
 4052 00c4 80063240 		.4byte	0x40320680
 4053 00c8 9F       		.byte	0x9f
 4054 00c9 00000000 		.4byte	0
 4055 00cd 00000000 		.4byte	0
 4056              	.LLST10:
 4057 00d1 16000000 		.4byte	.LVL15
 4058 00d5 20000000 		.4byte	.LVL16
 4059 00d9 0100     		.2byte	0x1
 4060 00db 53       		.byte	0x53
 4061 00dc 00000000 		.4byte	0
 4062 00e0 00000000 		.4byte	0
 4063              	.LLST11:
 4064 00e4 2E000000 		.4byte	.LVL17
 4065 00e8 34000000 		.4byte	.LVL18
 4066 00ec 0200     		.2byte	0x2
 4067 00ee 31       		.byte	0x31
 4068 00ef 9F       		.byte	0x9f
 4069 00f0 00000000 		.4byte	0
 4070 00f4 00000000 		.4byte	0
 4071              	.LLST12:
 4072 00f8 2E000000 		.4byte	.LVL17
 4073 00fc 34000000 		.4byte	.LVL18
 4074 0100 0200     		.2byte	0x2
 4075 0102 33       		.byte	0x33
 4076 0103 9F       		.byte	0x9f
 4077 0104 00000000 		.4byte	0
 4078 0108 00000000 		.4byte	0
 4079              	.LLST13:
 4080 010c 2E000000 		.4byte	.LVL17
 4081 0110 34000000 		.4byte	.LVL18
 4082 0114 0600     		.2byte	0x6
 4083 0116 0C       		.byte	0xc
 4084 0117 00003240 		.4byte	0x40320000
 4085 011b 9F       		.byte	0x9f
 4086 011c 00000000 		.4byte	0
 4087 0120 00000000 		.4byte	0
 4088              	.LLST14:
 4089 0124 6C000000 		.4byte	.LVL20
 4090 0128 82000000 		.4byte	.LVL21
 4091 012c 0100     		.2byte	0x1
 4092 012e 53       		.byte	0x53
 4093 012f 00000000 		.4byte	0
 4094 0133 00000000 		.4byte	0
 4095              	.LLST15:
 4096 0137 82000000 		.4byte	.LVL21
 4097 013b 8C000000 		.4byte	.LVL22
 4098 013f 0100     		.2byte	0x1
 4099 0141 53       		.byte	0x53
 4100 0142 8C000000 		.4byte	.LVL22
 4101 0146 98000000 		.4byte	.LVL23
 4102 014a 0200     		.2byte	0x2
 4103 014c 74       		.byte	0x74
 4104 014d 00       		.sleb128 0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 151


 4105 014e 00000000 		.4byte	0
 4106 0152 00000000 		.4byte	0
 4107              		.section	.debug_aranges,"",%progbits
 4108 0000 24000000 		.4byte	0x24
 4109 0004 0200     		.2byte	0x2
 4110 0006 00000000 		.4byte	.Ldebug_info0
 4111 000a 04       		.byte	0x4
 4112 000b 00       		.byte	0
 4113 000c 0000     		.2byte	0
 4114 000e 0000     		.2byte	0
 4115 0010 00000000 		.4byte	.LFB699
 4116 0014 D0000000 		.4byte	.LFE699-.LFB699
 4117 0018 00000000 		.4byte	.LFB700
 4118 001c 68010000 		.4byte	.LFE700-.LFB700
 4119 0020 00000000 		.4byte	0
 4120 0024 00000000 		.4byte	0
 4121              		.section	.debug_ranges,"",%progbits
 4122              	.Ldebug_ranges0:
 4123 0000 00000000 		.4byte	.LFB699
 4124 0004 D0000000 		.4byte	.LFE699
 4125 0008 00000000 		.4byte	.LFB700
 4126 000c 68010000 		.4byte	.LFE700
 4127 0010 00000000 		.4byte	0
 4128 0014 00000000 		.4byte	0
 4129              		.section	.debug_line,"",%progbits
 4130              	.Ldebug_line0:
 4131 0000 69050000 		.section	.debug_str,"MS",%progbits,1
 4131      0200B304 
 4131      00000201 
 4131      FB0E0D00 
 4131      01010101 
 4132              	.LASF137:
 4133 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4133      696E7465 
 4133      72727570 
 4133      74735F35 
 4133      5F495251 
 4134              	.LASF62:
 4135 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4135      735F696E 
 4135      74657272 
 4135      75707473 
 4135      5F647730 
 4136              	.LASF203:
 4137 0032 52455345 		.ascii	"RESERVED\000"
 4137      52564544 
 4137      00
 4138              	.LASF211:
 4139 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 4139      41435449 
 4139      564500
 4140              	.LASF207:
 4141 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 4141      5F434155 
 4141      53453000 
 4142              	.LASF208:
 4143 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 152


 4143      5F434155 
 4143      53453100 
 4144              	.LASF209:
 4145 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 4145      5F434155 
 4145      53453200 
 4146              	.LASF345:
 4147 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4147      625F7363 
 4147      625F7370 
 4147      695F6861 
 4147      6E646C65 
 4148              	.LASF123:
 4149 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4149      6D5F315F 
 4149      696E7465 
 4149      72727570 
 4149      74735F31 
 4150              	.LASF383:
 4151 00a3 73746F70 		.ascii	"stopInputMode\000"
 4151      496E7075 
 4151      744D6F64 
 4151      6500
 4152              	.LASF435:
 4153 00b1 6D61696E 		.ascii	"main_cm4.c\000"
 4153      5F636D34 
 4153      2E6300
 4154              	.LASF401:
 4155 00bc 63795F64 		.ascii	"cy_device\000"
 4155      65766963 
 4155      6500
 4156              	.LASF142:
 4157 00c6 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4157      696E7465 
 4157      72727570 
 4157      74735F31 
 4157      305F4952 
 4158              	.LASF423:
 4159 00dd 7369676E 		.ascii	"signal_AC_R\000"
 4159      616C5F41 
 4159      435F5200 
 4160              	.LASF290:
 4161 00e9 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4161      73436D30 
 4161      436C6F63 
 4161      6B43746C 
 4161      4F666673 
 4162              	.LASF67:
 4163 0100 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4163      735F696E 
 4163      74657272 
 4163      75707473 
 4163      5F647730 
 4164              	.LASF326:
 4165 011c 6D617374 		.ascii	"masterStatus\000"
 4165      65725374 
 4165      61747573 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 153


 4165      00
 4166              	.LASF404:
 4167 0129 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4167      494E4B5F 
 4167      5350494D 
 4167      5F636F6E 
 4167      74657874 
 4168              	.LASF410:
 4169 013e 50414745 		.ascii	"PAGE_HR\000"
 4169      5F485200 
 4170              	.LASF54:
 4171 0146 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4171      335F696E 
 4171      74657272 
 4171      7570745F 
 4171      4952516E 
 4172              	.LASF84:
 4173 015b 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4173      735F696E 
 4173      74657272 
 4173      75707473 
 4173      5F647731 
 4174              	.LASF359:
 4175 0177 74785374 		.ascii	"txStatus\000"
 4175      61747573 
 4175      00
 4176              	.LASF419:
 4177 0180 72656164 		.ascii	"read_flag_MAX\000"
 4177      5F666C61 
 4177      675F4D41 
 4177      5800
 4178              	.LASF316:
 4179 018e 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4179      74635F73 
 4179      7973696E 
 4179      745F7400 
 4180              	.LASF221:
 4181 019e 666C6173 		.ascii	"flashcBase\000"
 4181      68634261 
 4181      736500
 4182              	.LASF90:
 4183 01a9 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4183      735F696E 
 4183      74657272 
 4183      75707473 
 4183      5F647731 
 4184              	.LASF268:
 4185 01c6 64774368 		.ascii	"dwChSize\000"
 4185      53697A65 
 4185      00
 4186              	.LASF406:
 4187 01cf 4932435F 		.ascii	"I2C_MAX_context\000"
 4187      4D41585F 
 4187      636F6E74 
 4187      65787400 
 4188              	.LASF39:
 4189 01df 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 154


 4189      735F696E 
 4189      74657272 
 4189      75707473 
 4189      5F697063 
 4190              	.LASF402:
 4191 01fb 626F7574 		.ascii	"bouton_isr_cfg\000"
 4191      6F6E5F69 
 4191      73725F63 
 4191      666700
 4192              	.LASF321:
 4193 020a 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 4193      625F7363 
 4193      625F6932 
 4193      635F6861 
 4193      6E646C65 
 4194              	.LASF46:
 4195 0228 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4195      735F696E 
 4195      74657272 
 4195      75707473 
 4195      5F697063 
 4196              	.LASF250:
 4197 0245 736D6966 		.ascii	"smifDeviceNr\000"
 4197      44657669 
 4197      63654E72 
 4197      00
 4198              	.LASF280:
 4199 0252 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4199      44697643 
 4199      6D645061 
 4199      54797065 
 4199      53656C50 
 4200              	.LASF115:
 4201 0269 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4201      6D5F315F 
 4201      696E7465 
 4201      72727570 
 4201      74735F37 
 4202              	.LASF329:
 4203 0283 6D617374 		.ascii	"masterBuffer\000"
 4203      65724275 
 4203      66666572 
 4203      00
 4204              	.LASF354:
 4205 0290 74784275 		.ascii	"txBufIdx\000"
 4205      66496478 
 4205      00
 4206              	.LASF140:
 4207 0299 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 4207      696E7465 
 4207      72727570 
 4207      74735F38 
 4207      5F495251 
 4208              	.LASF382:
 4209 02af 73746172 		.ascii	"startInput\000"
 4209      74496E70 
 4209      757400
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 155


 4210              	.LASF76:
 4211 02ba 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4211      735F696E 
 4211      74657272 
 4211      75707473 
 4211      5F647731 
 4212              	.LASF437:
 4213 02d6 6973725F 		.ascii	"isr_bouton\000"
 4213      626F7574 
 4213      6F6E00
 4214              	.LASF166:
 4215 02e1 5F5F696E 		.ascii	"__int32_t\000"
 4215      7433325F 
 4215      7400
 4216              	.LASF33:
 4217 02eb 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4217      5F696E74 
 4217      65727275 
 4217      70745F63 
 4217      7462735F 
 4218              	.LASF246:
 4219 0304 73727373 		.ascii	"srssNumClkpath\000"
 4219      4E756D43 
 4219      6C6B7061 
 4219      746800
 4220              	.LASF220:
 4221 0313 63707573 		.ascii	"cpussBase\000"
 4221      73426173 
 4221      6500
 4222              	.LASF339:
 4223 031d 736C6176 		.ascii	"slaveRxBuffer\000"
 4223      65527842 
 4223      75666665 
 4223      7200
 4224              	.LASF347:
 4225 032b 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4225      74635F73 
 4225      63625F73 
 4225      70695F63 
 4225      6F6E7465 
 4226              	.LASF237:
 4227 0342 70657269 		.ascii	"periVersion\000"
 4227      56657273 
 4227      696F6E00 
 4228              	.LASF30:
 4229 034e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4229      5F696E74 
 4229      65727275 
 4229      70745F6D 
 4229      63776474 
 4230              	.LASF388:
 4231 036a 5F5F4953 		.ascii	"__ISB\000"
 4231      4200
 4232              	.LASF12:
 4233 0370 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4233      5F696E74 
 4233      65727275 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 156


 4233      7074735F 
 4233      6770696F 
 4234              	.LASF343:
 4235 038c 63624164 		.ascii	"cbAddr\000"
 4235      647200
 4236              	.LASF73:
 4237 0393 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4237      735F696E 
 4237      74657272 
 4237      75707473 
 4237      5F647730 
 4238              	.LASF318:
 4239 03b0 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4239      43425F49 
 4239      32435F41 
 4239      434B00
 4240              	.LASF384:
 4241 03bf 73746F70 		.ascii	"stopInput\000"
 4241      496E7075 
 4241      7400
 4242              	.LASF362:
 4243 03c9 72785269 		.ascii	"rxRingBufSize\000"
 4243      6E674275 
 4243      6653697A 
 4243      6500
 4244              	.LASF25:
 4245 03d7 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4245      5F696E74 
 4245      65727275 
 4245      70745F67 
 4245      70696F5F 
 4246              	.LASF149:
 4247 03f0 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4247      6F73735F 
 4247      696E7465 
 4247      72727570 
 4247      745F6932 
 4248              	.LASF129:
 4249 040b 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4249      6D5F315F 
 4249      696E7465 
 4249      72727570 
 4249      74735F32 
 4250              	.LASF27:
 4251 0426 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4251      6D705F69 
 4251      6E746572 
 4251      72757074 
 4251      5F495251 
 4252              	.LASF276:
 4253 043c 70657269 		.ascii	"periTrGrSize\000"
 4253      54724772 
 4253      53697A65 
 4253      00
 4254              	.LASF107:
 4255 0449 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4255      6D5F305F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 157


 4255      696E7465 
 4255      72727570 
 4255      74735F37 
 4256              	.LASF389:
 4257 0463 5F5F4453 		.ascii	"__DSB\000"
 4257      4200
 4258              	.LASF279:
 4259 0469 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4259      44697643 
 4259      6D645061 
 4259      44697653 
 4259      656C506F 
 4260              	.LASF198:
 4261 047f 494E5452 		.ascii	"INTR_SET\000"
 4261      5F534554 
 4261      00
 4262              	.LASF256:
 4263 0488 63727970 		.ascii	"cryptoMemSize\000"
 4263      746F4D65 
 4263      6D53697A 
 4263      6500
 4264              	.LASF302:
 4265 0496 63707573 		.ascii	"cpussRam1Ctl0\000"
 4265      7352616D 
 4265      3143746C 
 4265      3000
 4266              	.LASF304:
 4267 04a4 69706353 		.ascii	"ipcStructSize\000"
 4267      74727563 
 4267      7453697A 
 4267      6500
 4268              	.LASF319:
 4269 04b2 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 4269      43425F49 
 4269      32435F4E 
 4269      414B00
 4270              	.LASF244:
 4271 04c1 63707573 		.ascii	"cpussFmIrq\000"
 4271      73466D49 
 4271      727100
 4272              	.LASF102:
 4273 04cc 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4273      6D5F305F 
 4273      696E7465 
 4273      72727570 
 4273      74735F32 
 4274              	.LASF322:
 4275 04e6 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 4275      625F7363 
 4275      625F6932 
 4275      635F6861 
 4275      6E646C65 
 4276              	.LASF373:
 4277 0502 636F6D70 		.ascii	"compare0\000"
 4277      61726530 
 4277      00
 4278              	.LASF374:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 158


 4279 050b 636F6D70 		.ascii	"compare1\000"
 4279      61726531 
 4279      00
 4280              	.LASF415:
 4281 0514 68726D61 		.ascii	"hrmax\000"
 4281      7800
 4282              	.LASF434:
 4283 051a 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4283      43313120 
 4283      352E342E 
 4283      31203230 
 4283      31363036 
 4284 054d 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4284      20726576 
 4284      6973696F 
 4284      6E203233 
 4284      37373135 
 4285 0580 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4285      70202D6D 
 4285      6670753D 
 4285      66707634 
 4285      2D73702D 
 4286 05b3 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4286      6F6E7320 
 4286      2D666661 
 4286      742D6C74 
 4286      6F2D6F62 
 4287              	.LASF146:
 4288 05cd 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4288      696E7465 
 4288      72727570 
 4288      74735F31 
 4288      345F4952 
 4289              	.LASF346:
 4290 05e4 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 4290      74635F73 
 4290      63625F69 
 4290      32635F63 
 4290      6F6E7465 
 4291              	.LASF418:
 4292 05fb 69725F64 		.ascii	"ir_data\000"
 4292      61746100 
 4293              	.LASF278:
 4294 0603 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4294      44697643 
 4294      6D645479 
 4294      70655365 
 4294      6C506F73 
 4295              	.LASF295:
 4296 0618 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4296      73547269 
 4296      6D52616D 
 4296      43746C4F 
 4296      66667365 
 4297              	.LASF139:
 4298 062e 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4298      696E7465 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 159


 4298      72727570 
 4298      74735F37 
 4298      5F495251 
 4299              	.LASF200:
 4300 0644 4346475F 		.ascii	"CFG_IN\000"
 4300      494E00
 4301              	.LASF28:
 4302 064b 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4302      385F696E 
 4302      74657272 
 4302      7570745F 
 4302      4952516E 
 4303              	.LASF3:
 4304 0660 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4304      72794D61 
 4304      6E616765 
 4304      6D656E74 
 4304      5F495251 
 4305              	.LASF335:
 4306 0676 736C6176 		.ascii	"slaveTxBuffer\000"
 4306      65547842 
 4306      75666665 
 4306      7200
 4307              	.LASF125:
 4308 0684 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4308      6D5F315F 
 4308      696E7465 
 4308      72727570 
 4308      74735F31 
 4309              	.LASF134:
 4310 069f 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4310      696E7465 
 4310      72727570 
 4310      74735F32 
 4310      5F495251 
 4311              	.LASF429:
 4312 06b5 4C45445F 		.ascii	"LED_flag\000"
 4312      666C6167 
 4312      00
 4313              	.LASF337:
 4314 06be 736C6176 		.ascii	"slaveTxBufferIdx\000"
 4314      65547842 
 4314      75666665 
 4314      72496478 
 4314      00
 4315              	.LASF177:
 4316 06cf 75696E74 		.ascii	"uint32_t\000"
 4316      33325F74 
 4316      00
 4317              	.LASF372:
 4318 06d8 636F6D70 		.ascii	"compareOrCapture\000"
 4318      6172654F 
 4318      72436170 
 4318      74757265 
 4318      00
 4319              	.LASF391:
 4320 06e9 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 160


 4320      50494F5F 
 4320      436C6561 
 4320      72496E74 
 4320      65727275 
 4321              	.LASF23:
 4322 0700 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4322      5F696E74 
 4322      65727275 
 4322      7074735F 
 4322      6770696F 
 4323              	.LASF412:
 4324 071d 63757272 		.ascii	"currenttouch\000"
 4324      656E7474 
 4324      6F756368 
 4324      00
 4325              	.LASF216:
 4326 072a 4750494F 		.ascii	"GPIO_V1_Type\000"
 4326      5F56315F 
 4326      54797065 
 4326      00
 4327              	.LASF288:
 4328 0737 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4328      50727443 
 4328      66674F75 
 4328      744F6666 
 4328      73657400 
 4329              	.LASF178:
 4330 074b 49534552 		.ascii	"ISER\000"
 4330      00
 4331              	.LASF195:
 4332 0750 494E5452 		.ascii	"INTR\000"
 4332      00
 4333              	.LASF171:
 4334 0755 6C6F6E67 		.ascii	"long long unsigned int\000"
 4334      206C6F6E 
 4334      6720756E 
 4334      7369676E 
 4334      65642069 
 4335              	.LASF193:
 4336 076c 4F55545F 		.ascii	"OUT_SET\000"
 4336      53455400 
 4337              	.LASF64:
 4338 0774 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4338      735F696E 
 4338      74657272 
 4338      75707473 
 4338      5F647730 
 4339              	.LASF366:
 4340 0790 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4340      74635F73 
 4340      63625F75 
 4340      6172745F 
 4340      636F6E74 
 4341              	.LASF252:
 4342 07aa 65704D6F 		.ascii	"epMonitorNr\000"
 4342      6E69746F 
 4342      724E7200 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 161


 4343              	.LASF393:
 4344 07b6 62617365 		.ascii	"base\000"
 4344      00
 4345              	.LASF181:
 4346 07bb 52534552 		.ascii	"RSERVED1\000"
 4346      56454431 
 4346      00
 4347              	.LASF358:
 4348 07c4 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4348      74635F73 
 4348      63625F75 
 4348      6172745F 
 4348      636F6E74 
 4349              	.LASF192:
 4350 07dc 4F55545F 		.ascii	"OUT_CLR\000"
 4350      434C5200 
 4351              	.LASF380:
 4352 07e4 72656C6F 		.ascii	"reloadInput\000"
 4352      6164496E 
 4352      70757400 
 4353              	.LASF174:
 4354 07f0 696E7431 		.ascii	"int16_t\000"
 4354      365F7400 
 4355              	.LASF287:
 4356 07f8 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4356      50727443 
 4356      6667496E 
 4356      4F666673 
 4356      657400
 4357              	.LASF87:
 4358 080b 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4358      735F696E 
 4358      74657272 
 4358      75707473 
 4358      5F647731 
 4359              	.LASF154:
 4360 0828 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4360      696E7465 
 4360      72727570 
 4360      745F6D65 
 4360      645F4952 
 4361              	.LASF16:
 4362 083f 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4362      5F696E74 
 4362      65727275 
 4362      7074735F 
 4362      6770696F 
 4363              	.LASF259:
 4364 085b 666C6173 		.ascii	"flashWriteDelay\000"
 4364      68577269 
 4364      74654465 
 4364      6C617900 
 4365              	.LASF436:
 4366 086b 433A5C55 		.ascii	"C:\\Users\\nicpa\\OneDrive\\Documents\\PolyDoc\\GBM"
 4366      73657273 
 4366      5C6E6963 
 4366      70615C4F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 162


 4366      6E654472 
 4367 0898 32313030 		.ascii	"2100FINAL\\Laboratoire3\\Laboratoire3.cydsn\000"
 4367      46494E41 
 4367      4C5C4C61 
 4367      626F7261 
 4367      746F6972 
 4368              	.LASF284:
 4369 08c2 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4369      44697632 
 4369      345F3543 
 4369      746C4F66 
 4369      66736574 
 4370              	.LASF289:
 4371 08d7 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4371      50727443 
 4371      66675369 
 4371      6F4F6666 
 4371      73657400 
 4372              	.LASF396:
 4373 08eb 43795F47 		.ascii	"Cy_GPIO_Write\000"
 4373      50494F5F 
 4373      57726974 
 4373      6500
 4374              	.LASF48:
 4375 08f9 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4375      735F696E 
 4375      74657272 
 4375      75707473 
 4375      5F697063 
 4376              	.LASF243:
 4377 0916 63707573 		.ascii	"cpussIpc0Irq\000"
 4377      73497063 
 4377      30497271 
 4377      00
 4378              	.LASF430:
 4379 0923 43795F53 		.ascii	"Cy_SysInt_Init\000"
 4379      7973496E 
 4379      745F496E 
 4379      697400
 4380              	.LASF351:
 4381 0932 72784275 		.ascii	"rxBufIdx\000"
 4381      66496478 
 4381      00
 4382              	.LASF117:
 4383 093b 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4383      6D5F315F 
 4383      696E7465 
 4383      72727570 
 4383      74735F39 
 4384              	.LASF350:
 4385 0955 72784275 		.ascii	"rxBufSize\000"
 4385      6653697A 
 4385      6500
 4386              	.LASF414:
 4387 095f 6D61786F 		.ascii	"maxormin\000"
 4387      726D696E 
 4387      00
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 163


 4388              	.LASF223:
 4389 0968 75646242 		.ascii	"udbBase\000"
 4389      61736500 
 4390              	.LASF336:
 4391 0970 736C6176 		.ascii	"slaveTxBufferSize\000"
 4391      65547842 
 4391      75666665 
 4391      7253697A 
 4391      6500
 4392              	.LASF51:
 4393 0982 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4393      305F696E 
 4393      74657272 
 4393      7570745F 
 4393      4952516E 
 4394              	.LASF309:
 4395 0997 666C6F61 		.ascii	"float32_t\000"
 4395      7433325F 
 4395      7400
 4396              	.LASF112:
 4397 09a1 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4397      6D5F315F 
 4397      696E7465 
 4397      72727570 
 4397      74735F34 
 4398              	.LASF292:
 4399 09bb 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4399      73436D34 
 4399      53746174 
 4399      75734F66 
 4399      66736574 
 4400              	.LASF249:
 4401 09d0 70657269 		.ascii	"periClockNr\000"
 4401      436C6F63 
 4401      6B4E7200 
 4402              	.LASF381:
 4403 09dc 73746172 		.ascii	"startInputMode\000"
 4403      74496E70 
 4403      75744D6F 
 4403      646500
 4404              	.LASF151:
 4405 09eb 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4405      696C655F 
 4405      696E7465 
 4405      72727570 
 4405      745F4952 
 4406              	.LASF377:
 4407 0a02 63617074 		.ascii	"captureInputMode\000"
 4407      75726549 
 4407      6E707574 
 4407      4D6F6465 
 4407      00
 4408              	.LASF21:
 4409 0a13 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4409      5F696E74 
 4409      65727275 
 4409      7074735F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 164


 4409      6770696F 
 4410              	.LASF120:
 4411 0a30 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4411      6D5F315F 
 4411      696E7465 
 4411      72727570 
 4411      74735F31 
 4412              	.LASF43:
 4413 0a4b 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4413      735F696E 
 4413      74657272 
 4413      75707473 
 4413      5F697063 
 4414              	.LASF397:
 4415 0a67 76616C75 		.ascii	"value\000"
 4415      6500
 4416              	.LASF201:
 4417 0a6d 4346475F 		.ascii	"CFG_OUT\000"
 4417      4F555400 
 4418              	.LASF360:
 4419 0a75 72785374 		.ascii	"rxStatus\000"
 4419      61747573 
 4419      00
 4420              	.LASF349:
 4421 0a7e 72784275 		.ascii	"rxBuf\000"
 4421      6600
 4422              	.LASF131:
 4423 0a84 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4423      6D5F315F 
 4423      696E7465 
 4423      72727570 
 4423      74735F32 
 4424              	.LASF431:
 4425 0a9f 78546173 		.ascii	"xTaskCreate\000"
 4425      6B437265 
 4425      61746500 
 4426              	.LASF265:
 4427 0aab 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4427      6843746C 
 4427      4D61696E 
 4427      57733346 
 4427      72657100 
 4428              	.LASF160:
 4429 0abf 4952516E 		.ascii	"IRQn_Type\000"
 4429      5F547970 
 4429      6500
 4430              	.LASF247:
 4431 0ac9 73727373 		.ascii	"srssNumPll\000"
 4431      4E756D50 
 4431      6C6C00
 4432              	.LASF331:
 4433 0ad4 6D617374 		.ascii	"masterBufferIdx\000"
 4433      65724275 
 4433      66666572 
 4433      49647800 
 4434              	.LASF143:
 4435 0ae4 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 165


 4435      696E7465 
 4435      72727570 
 4435      74735F31 
 4435      315F4952 
 4436              	.LASF37:
 4437 0afb 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4437      735F696E 
 4437      74657272 
 4437      75707473 
 4437      5F697063 
 4438              	.LASF104:
 4439 0b17 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4439      6D5F305F 
 4439      696E7465 
 4439      72727570 
 4439      74735F34 
 4440              	.LASF258:
 4441 0b31 666C6173 		.ascii	"flashPipeRequired\000"
 4441      68506970 
 4441      65526571 
 4441      75697265 
 4441      6400
 4442              	.LASF342:
 4443 0b43 63624576 		.ascii	"cbEvents\000"
 4443      656E7473 
 4443      00
 4444              	.LASF311:
 4445 0b4c 646F7562 		.ascii	"double\000"
 4445      6C6500
 4446              	.LASF317:
 4447 0b53 5F426F6F 		.ascii	"_Bool\000"
 4447      6C00
 4448              	.LASF42:
 4449 0b59 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4449      735F696E 
 4449      74657272 
 4449      75707473 
 4449      5F697063 
 4450              	.LASF262:
 4451 0b75 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4451      6843746C 
 4451      4D61696E 
 4451      57733046 
 4451      72657100 
 4452              	.LASF323:
 4453 0b89 75736552 		.ascii	"useRxFifo\000"
 4453      78466966 
 4453      6F00
 4454              	.LASF212:
 4455 0b93 5644445F 		.ascii	"VDD_INTR\000"
 4455      494E5452 
 4455      00
 4456              	.LASF226:
 4457 0b9c 6770696F 		.ascii	"gpioBase\000"
 4457      42617365 
 4457      00
 4458              	.LASF156:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 166


 4459 0ba5 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4459      5F696E74 
 4459      65727275 
 4459      70745F64 
 4459      6163735F 
 4460              	.LASF109:
 4461 0bbe 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4461      6D5F315F 
 4461      696E7465 
 4461      72727570 
 4461      74735F31 
 4462              	.LASF136:
 4463 0bd8 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4463      696E7465 
 4463      72727570 
 4463      74735F34 
 4463      5F495251 
 4464              	.LASF61:
 4465 0bee 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4465      735F696E 
 4465      74657272 
 4465      75707473 
 4465      5F647730 
 4466              	.LASF150:
 4467 0c0a 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4467      6F73735F 
 4467      696E7465 
 4467      72727570 
 4467      745F7064 
 4468              	.LASF70:
 4469 0c25 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4469      735F696E 
 4469      74657272 
 4469      75707473 
 4469      5F647730 
 4470              	.LASF68:
 4471 0c42 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4471      735F696E 
 4471      74657272 
 4471      75707473 
 4471      5F647730 
 4472              	.LASF122:
 4473 0c5e 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4473      6D5F315F 
 4473      696E7465 
 4473      72727570 
 4473      74735F31 
 4474              	.LASF19:
 4475 0c79 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4475      5F696E74 
 4475      65727275 
 4475      7074735F 
 4475      6770696F 
 4476              	.LASF297:
 4477 0c95 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4477      73537973 
 4477      5469636B 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 167


 4477      43746C4F 
 4477      66667365 
 4478              	.LASF253:
 4479 0cab 75646250 		.ascii	"udbPresent\000"
 4479      72657365 
 4479      6E7400
 4480              	.LASF217:
 4481 0cb6 4750494F 		.ascii	"GPIO_PRT_Type\000"
 4481      5F505254 
 4481      5F547970 
 4481      6500
 4482              	.LASF271:
 4483 0cc4 64775374 		.ascii	"dwStatusChIdxPos\000"
 4483      61747573 
 4483      43684964 
 4483      78506F73 
 4483      00
 4484              	.LASF164:
 4485 0cd5 5F5F7569 		.ascii	"__uint16_t\000"
 4485      6E743136 
 4485      5F7400
 4486              	.LASF196:
 4487 0ce0 494E5452 		.ascii	"INTR_MASK\000"
 4487      5F4D4153 
 4487      4B00
 4488              	.LASF66:
 4489 0cea 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4489      735F696E 
 4489      74657272 
 4489      75707473 
 4489      5F647730 
 4490              	.LASF14:
 4491 0d06 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4491      5F696E74 
 4491      65727275 
 4491      7074735F 
 4491      6770696F 
 4492              	.LASF20:
 4493 0d22 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4493      5F696E74 
 4493      65727275 
 4493      7074735F 
 4493      6770696F 
 4494              	.LASF332:
 4495 0d3f 6D617374 		.ascii	"masterNumBytes\000"
 4495      65724E75 
 4495      6D427974 
 4495      657300
 4496              	.LASF395:
 4497 0d4e 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 4497      49435F44 
 4497      69736162 
 4497      6C654952 
 4497      5100
 4498              	.LASF32:
 4499 0d60 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4499      5F696E74 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 168


 4499      65727275 
 4499      70745F49 
 4499      52516E00 
 4500              	.LASF242:
 4501 0d74 63707573 		.ascii	"cpussFlashPaSize\000"
 4501      73466C61 
 4501      73685061 
 4501      53697A65 
 4501      00
 4502              	.LASF378:
 4503 0d85 63617074 		.ascii	"captureInput\000"
 4503      75726549 
 4503      6E707574 
 4503      00
 4504              	.LASF83:
 4505 0d92 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4505      735F696E 
 4505      74657272 
 4505      75707473 
 4505      5F647731 
 4506              	.LASF89:
 4507 0dae 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4507      735F696E 
 4507      74657272 
 4507      75707473 
 4507      5F647731 
 4508              	.LASF308:
 4509 0dcb 63686172 		.ascii	"char\000"
 4509      00
 4510              	.LASF433:
 4511 0dd0 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 4511      79734C69 
 4511      625F4173 
 4511      73657274 
 4511      4661696C 
 4512              	.LASF364:
 4513 0de7 72785269 		.ascii	"rxRingBufTail\000"
 4513      6E674275 
 4513      66546169 
 4513      6C00
 4514              	.LASF41:
 4515 0df5 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4515      735F696E 
 4515      74657272 
 4515      75707473 
 4515      5F697063 
 4516              	.LASF157:
 4517 0e11 756E636F 		.ascii	"unconnected_IRQn\000"
 4517      6E6E6563 
 4517      7465645F 
 4517      4952516E 
 4517      00
 4518              	.LASF145:
 4519 0e22 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4519      696E7465 
 4519      72727570 
 4519      74735F31 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 169


 4519      335F4952 
 4520              	.LASF78:
 4521 0e39 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4521      735F696E 
 4521      74657272 
 4521      75707473 
 4521      5F647731 
 4522              	.LASF222:
 4523 0e55 70657269 		.ascii	"periBase\000"
 4523      42617365 
 4523      00
 4524              	.LASF254:
 4525 0e5e 73797350 		.ascii	"sysPmSimoPresent\000"
 4525      6D53696D 
 4525      6F507265 
 4525      73656E74 
 4525      00
 4526              	.LASF330:
 4527 0e6f 6D617374 		.ascii	"masterBufferSize\000"
 4527      65724275 
 4527      66666572 
 4527      53697A65 
 4527      00
 4528              	.LASF386:
 4529 0e80 636F756E 		.ascii	"countInput\000"
 4529      74496E70 
 4529      757400
 4530              	.LASF155:
 4531 0e8b 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4531      696E7465 
 4531      72727570 
 4531      745F6C6F 
 4531      5F495251 
 4532              	.LASF369:
 4533 0ea1 636C6F63 		.ascii	"clockPrescaler\000"
 4533      6B507265 
 4533      7363616C 
 4533      657200
 4534              	.LASF45:
 4535 0eb0 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4535      735F696E 
 4535      74657272 
 4535      75707473 
 4535      5F697063 
 4536              	.LASF95:
 4537 0ecd 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4537      735F696E 
 4537      74657272 
 4537      7570745F 
 4537      666D5F49 
 4538              	.LASF417:
 4539 0ee5 7265645F 		.ascii	"red_data\000"
 4539      64617461 
 4539      00
 4540              	.LASF313:
 4541 0eee 666C6F61 		.ascii	"float32\000"
 4541      74333200 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 170


 4542              	.LASF114:
 4543 0ef6 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4543      6D5F315F 
 4543      696E7465 
 4543      72727570 
 4543      74735F36 
 4544              	.LASF141:
 4545 0f10 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4545      696E7465 
 4545      72727570 
 4545      74735F39 
 4545      5F495251 
 4546              	.LASF272:
 4547 0f26 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4547      61747573 
 4547      43684964 
 4547      784D736B 
 4547      00
 4548              	.LASF428:
 4549 0f37 44435F49 		.ascii	"DC_IF\000"
 4549      4600
 4550              	.LASF173:
 4551 0f3d 75696E74 		.ascii	"uint8_t\000"
 4551      385F7400 
 4552              	.LASF348:
 4553 0f45 73746174 		.ascii	"status\000"
 4553      757300
 4554              	.LASF127:
 4555 0f4c 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4555      6D5F315F 
 4555      696E7465 
 4555      72727570 
 4555      74735F31 
 4556              	.LASF338:
 4557 0f67 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4557      65547842 
 4557      75666665 
 4557      72436E74 
 4557      00
 4558              	.LASF277:
 4559 0f78 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4559      44697643 
 4559      6D644469 
 4559      7653656C 
 4559      4D736B00 
 4560              	.LASF210:
 4561 0f8c 494E5452 		.ascii	"INTR_CAUSE3\000"
 4561      5F434155 
 4561      53453300 
 4562              	.LASF29:
 4563 0f98 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4563      5F696E74 
 4563      65727275 
 4563      70745F6D 
 4563      63776474 
 4564              	.LASF285:
 4565 0fb4 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 171


 4565      50727449 
 4565      6E747243 
 4565      66674F66 
 4565      66736574 
 4566              	.LASF283:
 4567 0fc9 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4567      44697631 
 4567      365F3543 
 4567      746C4F66 
 4567      66736574 
 4568              	.LASF40:
 4569 0fde 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4569      735F696E 
 4569      74657272 
 4569      75707473 
 4569      5F697063 
 4570              	.LASF357:
 4571 0ffa 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4571      625F7363 
 4571      625F7561 
 4571      72745F68 
 4571      616E646C 
 4572              	.LASF405:
 4573 1019 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4573      494E4B5F 
 4573      54696D65 
 4573      725F636F 
 4573      6E666967 
 4574              	.LASF301:
 4575 102e 63707573 		.ascii	"cpussRam0Ctl0\000"
 4575      7352616D 
 4575      3043746C 
 4575      3000
 4576              	.LASF170:
 4577 103c 6C6F6E67 		.ascii	"long long int\000"
 4577      206C6F6E 
 4577      6720696E 
 4577      7400
 4578              	.LASF228:
 4579 104a 69706342 		.ascii	"ipcBase\000"
 4579      61736500 
 4580              	.LASF269:
 4581 1052 64774368 		.ascii	"dwChCtlPrioPos\000"
 4581      43746C50 
 4581      72696F50 
 4581      6F7300
 4582              	.LASF229:
 4583 1061 63727970 		.ascii	"cryptoBase\000"
 4583      746F4261 
 4583      736500
 4584              	.LASF426:
 4585 106c 41435F49 		.ascii	"AC_IF\000"
 4585      4600
 4586              	.LASF35:
 4587 1072 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4587      735F696E 
 4587      74657272 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 172


 4587      75707473 
 4587      5F697063 
 4588              	.LASF101:
 4589 108e 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4589      6D5F305F 
 4589      696E7465 
 4589      72727570 
 4589      74735F31 
 4590              	.LASF56:
 4591 10a8 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4591      355F696E 
 4591      74657272 
 4591      7570745F 
 4591      4952516E 
 4592              	.LASF71:
 4593 10bd 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4593      735F696E 
 4593      74657272 
 4593      75707473 
 4593      5F647730 
 4594              	.LASF324:
 4595 10da 75736554 		.ascii	"useTxFifo\000"
 4595      78466966 
 4595      6F00
 4596              	.LASF422:
 4597 10e4 7369676E 		.ascii	"signal_IF\000"
 4597      616C5F49 
 4597      4600
 4598              	.LASF163:
 4599 10ee 5F5F696E 		.ascii	"__int16_t\000"
 4599      7431365F 
 4599      7400
 4600              	.LASF225:
 4601 10f8 6873696F 		.ascii	"hsiomBase\000"
 4601      6D426173 
 4601      6500
 4602              	.LASF328:
 4603 1102 6D617374 		.ascii	"masterRdDir\000"
 4603      65725264 
 4603      44697200 
 4604              	.LASF4:
 4605 110e 42757346 		.ascii	"BusFault_IRQn\000"
 4605      61756C74 
 4605      5F495251 
 4605      6E00
 4606              	.LASF275:
 4607 111c 70657269 		.ascii	"periTrGrOffset\000"
 4607      54724772 
 4607      4F666673 
 4607      657400
 4608              	.LASF245:
 4609 112b 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4609      734E6F74 
 4609      436F6E6E 
 4609      65637465 
 4609      64497271 
 4610              	.LASF356:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 173


 4611 1140 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4611      74635F73 
 4611      63625F73 
 4611      70695F63 
 4611      6F6E7465 
 4612              	.LASF363:
 4613 1159 72785269 		.ascii	"rxRingBufHead\000"
 4613      6E674275 
 4613      66486561 
 4613      6400
 4614              	.LASF79:
 4615 1167 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4615      735F696E 
 4615      74657272 
 4615      75707473 
 4615      5F647731 
 4616              	.LASF133:
 4617 1183 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4617      696E7465 
 4617      72727570 
 4617      74735F31 
 4617      5F495251 
 4618              	.LASF379:
 4619 1199 72656C6F 		.ascii	"reloadInputMode\000"
 4619      6164496E 
 4619      7075744D 
 4619      6F646500 
 4620              	.LASF8:
 4621 11a9 50656E64 		.ascii	"PendSV_IRQn\000"
 4621      53565F49 
 4621      52516E00 
 4622              	.LASF153:
 4623 11b5 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4623      696E7465 
 4623      72727570 
 4623      745F6869 
 4623      5F495251 
 4624              	.LASF52:
 4625 11cb 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4625      315F696E 
 4625      74657272 
 4625      7570745F 
 4625      4952516E 
 4626              	.LASF119:
 4627 11e0 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4627      6D5F315F 
 4627      696E7465 
 4627      72727570 
 4627      74735F31 
 4628              	.LASF353:
 4629 11fb 74784275 		.ascii	"txBufSize\000"
 4629      6653697A 
 4629      6500
 4630              	.LASF239:
 4631 1205 63707573 		.ascii	"cpussIpcNr\000"
 4631      73497063 
 4631      4E7200
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 174


 4632              	.LASF158:
 4633 1210 73686F72 		.ascii	"short int\000"
 4633      7420696E 
 4633      7400
 4634              	.LASF96:
 4635 121a 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4635      735F696E 
 4635      74657272 
 4635      75707473 
 4635      5F636D30 
 4636              	.LASF85:
 4637 123a 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4637      735F696E 
 4637      74657272 
 4637      75707473 
 4637      5F647731 
 4638              	.LASF251:
 4639 1256 70617373 		.ascii	"passSarChannels\000"
 4639      53617243 
 4639      68616E6E 
 4639      656C7300 
 4640              	.LASF341:
 4641 1266 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4641      65527842 
 4641      75666665 
 4641      72496478 
 4641      00
 4642              	.LASF63:
 4643 1277 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4643      735F696E 
 4643      74657272 
 4643      75707473 
 4643      5F647730 
 4644              	.LASF303:
 4645 1293 63707573 		.ascii	"cpussRam2Ctl0\000"
 4645      7352616D 
 4645      3243746C 
 4645      3000
 4646              	.LASF327:
 4647 12a1 6D617374 		.ascii	"masterPause\000"
 4647      65725061 
 4647      75736500 
 4648              	.LASF184:
 4649 12ad 49435052 		.ascii	"ICPR\000"
 4649      00
 4650              	.LASF72:
 4651 12b2 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4651      735F696E 
 4651      74657272 
 4651      75707473 
 4651      5F647730 
 4652              	.LASF80:
 4653 12cf 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4653      735F696E 
 4653      74657272 
 4653      75707473 
 4653      5F647731 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 175


 4654              	.LASF86:
 4655 12eb 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4655      735F696E 
 4655      74657272 
 4655      75707473 
 4655      5F647731 
 4656              	.LASF106:
 4657 1308 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4657      6D5F305F 
 4657      696E7465 
 4657      72727570 
 4657      74735F36 
 4658              	.LASF352:
 4659 1322 74784275 		.ascii	"txBuf\000"
 4659      6600
 4660              	.LASF214:
 4661 1328 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 4661      494E5452 
 4661      5F4D4153 
 4661      4B454400 
 4662              	.LASF260:
 4663 1338 666C6173 		.ascii	"flashProgramDelay\000"
 4663      6850726F 
 4663      6772616D 
 4663      44656C61 
 4663      7900
 4664              	.LASF282:
 4665 134a 70657269 		.ascii	"periDiv16CtlOffset\000"
 4665      44697631 
 4665      3643746C 
 4665      4F666673 
 4665      657400
 4666              	.LASF340:
 4667 135d 736C6176 		.ascii	"slaveRxBufferSize\000"
 4667      65527842 
 4667      75666665 
 4667      7253697A 
 4667      6500
 4668              	.LASF257:
 4669 136f 666C6173 		.ascii	"flashRwwRequired\000"
 4669      68527777 
 4669      52657175 
 4669      69726564 
 4669      00
 4670              	.LASF116:
 4671 1380 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4671      6D5F315F 
 4671      696E7465 
 4671      72727570 
 4671      74735F38 
 4672              	.LASF165:
 4673 139a 73686F72 		.ascii	"short unsigned int\000"
 4673      7420756E 
 4673      7369676E 
 4673      65642069 
 4673      6E7400
 4674              	.LASF361:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 176


 4675 13ad 72785269 		.ascii	"rxRingBuf\000"
 4675      6E674275 
 4675      6600
 4676              	.LASF219:
 4677 13b7 6C6F6E67 		.ascii	"long double\000"
 4677      20646F75 
 4677      626C6500 
 4678              	.LASF75:
 4679 13c3 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4679      735F696E 
 4679      74657272 
 4679      75707473 
 4679      5F647730 
 4680              	.LASF424:
 4681 13e0 7369676E 		.ascii	"signal_AC_IF\000"
 4681      616C5F41 
 4681      435F4946 
 4681      00
 4682              	.LASF175:
 4683 13ed 75696E74 		.ascii	"uint16_t\000"
 4683      31365F74 
 4683      00
 4684              	.LASF224:
 4685 13f6 70726F74 		.ascii	"protBase\000"
 4685      42617365 
 4685      00
 4686              	.LASF215:
 4687 13ff 5644445F 		.ascii	"VDD_INTR_SET\000"
 4687      494E5452 
 4687      5F534554 
 4687      00
 4688              	.LASF370:
 4689 140c 72756E4D 		.ascii	"runMode\000"
 4689      6F646500 
 4690              	.LASF274:
 4691 1414 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4691      5472436D 
 4691      64477253 
 4691      656C4D73 
 4691      6B00
 4692              	.LASF99:
 4693 1426 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4693      735F696E 
 4693      74657272 
 4693      75707473 
 4693      5F636D34 
 4694              	.LASF36:
 4695 1446 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4695      735F696E 
 4695      74657272 
 4695      75707473 
 4695      5F697063 
 4696              	.LASF111:
 4697 1462 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4697      6D5F315F 
 4697      696E7465 
 4697      72727570 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 177


 4697      74735F33 
 4698              	.LASF138:
 4699 147c 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4699      696E7465 
 4699      72727570 
 4699      74735F36 
 4699      5F495251 
 4700              	.LASF189:
 4701 1492 53544952 		.ascii	"STIR\000"
 4701      00
 4702              	.LASF248:
 4703 1497 73727373 		.ascii	"srssNumHfroot\000"
 4703      4E756D48 
 4703      66726F6F 
 4703      7400
 4704              	.LASF387:
 4705 14a5 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4705      74635F74 
 4705      6370776D 
 4705      5F636F75 
 4705      6E746572 
 4706              	.LASF232:
 4707 14c3 64775665 		.ascii	"dwVersion\000"
 4707      7273696F 
 4707      6E00
 4708              	.LASF124:
 4709 14cd 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4709      6D5F315F 
 4709      696E7465 
 4709      72727570 
 4709      74735F31 
 4710              	.LASF147:
 4711 14e8 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4711      696E7465 
 4711      72727570 
 4711      74735F31 
 4711      355F4952 
 4712              	.LASF190:
 4713 14ff 73697A65 		.ascii	"sizetype\000"
 4713      74797065 
 4713      00
 4714              	.LASF299:
 4715 1508 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4715      73436D34 
 4715      4E6D6943 
 4715      746C4F66 
 4715      66736574 
 4716              	.LASF179:
 4717 151d 52455345 		.ascii	"RESERVED0\000"
 4717      52564544 
 4717      3000
 4718              	.LASF281:
 4719 1527 70657269 		.ascii	"periDiv8CtlOffset\000"
 4719      44697638 
 4719      43746C4F 
 4719      66667365 
 4719      7400
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 178


 4720              	.LASF183:
 4721 1539 52455345 		.ascii	"RESERVED2\000"
 4721      52564544 
 4721      3200
 4722              	.LASF185:
 4723 1543 52455345 		.ascii	"RESERVED3\000"
 4723      52564544 
 4723      3300
 4724              	.LASF187:
 4725 154d 52455345 		.ascii	"RESERVED4\000"
 4725      52564544 
 4725      3400
 4726              	.LASF188:
 4727 1557 52455345 		.ascii	"RESERVED5\000"
 4727      52564544 
 4727      3500
 4728              	.LASF22:
 4729 1561 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4729      5F696E74 
 4729      65727275 
 4729      7074735F 
 4729      6770696F 
 4730              	.LASF34:
 4731 157e 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4731      735F696E 
 4731      74657272 
 4731      7570745F 
 4731      4952516E 
 4732              	.LASF403:
 4733 1593 53797349 		.ascii	"SysInt_OrientINT_cfg\000"
 4733      6E745F4F 
 4733      7269656E 
 4733      74494E54 
 4733      5F636667 
 4734              	.LASF376:
 4735 15a8 696E7465 		.ascii	"interruptSources\000"
 4735      72727570 
 4735      74536F75 
 4735      72636573 
 4735      00
 4736              	.LASF375:
 4737 15b9 656E6162 		.ascii	"enableCompareSwap\000"
 4737      6C65436F 
 4737      6D706172 
 4737      65537761 
 4737      7000
 4738              	.LASF231:
 4739 15cb 63727970 		.ascii	"cryptoVersion\000"
 4739      746F5665 
 4739      7273696F 
 4739      6E00
 4740              	.LASF167:
 4741 15d9 6C6F6E67 		.ascii	"long int\000"
 4741      20696E74 
 4741      00
 4742              	.LASF91:
 4743 15e2 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 179


 4743      735F696E 
 4743      74657272 
 4743      75707473 
 4743      5F647731 
 4744              	.LASF230:
 4745 15ff 63707573 		.ascii	"cpussVersion\000"
 4745      73566572 
 4745      73696F6E 
 4745      00
 4746              	.LASF427:
 4747 160c 44435F52 		.ascii	"DC_R\000"
 4747      00
 4748              	.LASF400:
 4749 1611 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4749      52784275 
 4749      66666572 
 4749      00
 4750              	.LASF385:
 4751 161e 636F756E 		.ascii	"countInputMode\000"
 4751      74496E70 
 4751      75744D6F 
 4751      646500
 4752              	.LASF234:
 4753 162d 6770696F 		.ascii	"gpioVersion\000"
 4753      56657273 
 4753      696F6E00 
 4754              	.LASF1:
 4755 1639 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4755      61736B61 
 4755      626C6549 
 4755      6E745F49 
 4755      52516E00 
 4756              	.LASF128:
 4757 164d 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4757      6D5F315F 
 4757      696E7465 
 4757      72727570 
 4757      74735F32 
 4758              	.LASF233:
 4759 1668 666C6173 		.ascii	"flashcVersion\000"
 4759      68635665 
 4759      7273696F 
 4759      6E00
 4760              	.LASF255:
 4761 1676 70726F74 		.ascii	"protBusMasterMask\000"
 4761      4275734D 
 4761      61737465 
 4761      724D6173 
 4761      6B00
 4762              	.LASF57:
 4763 1688 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4763      365F696E 
 4763      74657272 
 4763      7570745F 
 4763      4952516E 
 4764              	.LASF371:
 4765 169d 636F756E 		.ascii	"countDirection\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 180


 4765      74446972 
 4765      65637469 
 4765      6F6E00
 4766              	.LASF152:
 4767 16ac 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4767      5F696E74 
 4767      65727275 
 4767      70745F49 
 4767      52516E00 
 4768              	.LASF416:
 4769 16c0 68726D69 		.ascii	"hrmin\000"
 4769      6E00
 4770              	.LASF365:
 4771 16c6 74784C65 		.ascii	"txLeftToTransmit\000"
 4771      6674546F 
 4771      5472616E 
 4771      736D6974 
 4771      00
 4772              	.LASF199:
 4773 16d7 494E5452 		.ascii	"INTR_CFG\000"
 4773      5F434647 
 4773      00
 4774              	.LASF47:
 4775 16e0 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4775      735F696E 
 4775      74657272 
 4775      75707473 
 4775      5F697063 
 4776              	.LASF24:
 4777 16fd 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4777      5F696E74 
 4777      65727275 
 4777      7074735F 
 4777      6770696F 
 4778              	.LASF55:
 4779 171a 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4779      345F696E 
 4779      74657272 
 4779      7570745F 
 4779      4952516E 
 4780              	.LASF204:
 4781 172f 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4781      494E5F47 
 4781      50494F35 
 4781      5600
 4782              	.LASF15:
 4783 173d 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4783      5F696E74 
 4783      65727275 
 4783      7074735F 
 4783      6770696F 
 4784              	.LASF88:
 4785 1759 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4785      735F696E 
 4785      74657272 
 4785      75707473 
 4785      5F647731 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 181


 4786              	.LASF18:
 4787 1776 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4787      5F696E74 
 4787      65727275 
 4787      7074735F 
 4787      6770696F 
 4788              	.LASF194:
 4789 1792 4F55545F 		.ascii	"OUT_INV\000"
 4789      494E5600 
 4790              	.LASF294:
 4791 179a 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4791      73436D34 
 4791      50777243 
 4791      746C4F66 
 4791      66736574 
 4792              	.LASF161:
 4793 17af 5F5F7569 		.ascii	"__uint8_t\000"
 4793      6E74385F 
 4793      7400
 4794              	.LASF53:
 4795 17b9 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4795      325F696E 
 4795      74657272 
 4795      7570745F 
 4795      4952516E 
 4796              	.LASF191:
 4797 17ce 4E564943 		.ascii	"NVIC_Type\000"
 4797      5F547970 
 4797      6500
 4798              	.LASF13:
 4799 17d8 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4799      5F696E74 
 4799      65727275 
 4799      7074735F 
 4799      6770696F 
 4800              	.LASF172:
 4801 17f4 756E7369 		.ascii	"unsigned int\000"
 4801      676E6564 
 4801      20696E74 
 4801      00
 4802              	.LASF298:
 4803 1801 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4803      73436D30 
 4803      4E6D6943 
 4803      746C4F66 
 4803      66736574 
 4804              	.LASF238:
 4805 1816 70726F74 		.ascii	"protVersion\000"
 4805      56657273 
 4805      696F6E00 
 4806              	.LASF291:
 4807 1822 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4807      73436D34 
 4807      436C6F63 
 4807      6B43746C 
 4807      4F666673 
 4808              	.LASF130:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 182


 4809 1839 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4809      6D5F315F 
 4809      696E7465 
 4809      72727570 
 4809      74735F32 
 4810              	.LASF197:
 4811 1854 494E5452 		.ascii	"INTR_MASKED\000"
 4811      5F4D4153 
 4811      4B454400 
 4812              	.LASF60:
 4813 1860 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4813      735F696E 
 4813      74657272 
 4813      75707473 
 4813      5F647730 
 4814              	.LASF296:
 4815 187c 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4815      73547269 
 4815      6D526F6D 
 4815      43746C4F 
 4815      66667365 
 4816              	.LASF315:
 4817 1892 696E7472 		.ascii	"intrPriority\000"
 4817      5072696F 
 4817      72697479 
 4817      00
 4818              	.LASF144:
 4819 189f 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4819      696E7465 
 4819      72727570 
 4819      74735F31 
 4819      325F4952 
 4820              	.LASF9:
 4821 18b6 53797354 		.ascii	"SysTick_IRQn\000"
 4821      69636B5F 
 4821      4952516E 
 4821      00
 4822              	.LASF235:
 4823 18c3 6873696F 		.ascii	"hsiomVersion\000"
 4823      6D566572 
 4823      73696F6E 
 4823      00
 4824              	.LASF77:
 4825 18d0 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4825      735F696E 
 4825      74657272 
 4825      75707473 
 4825      5F647731 
 4826              	.LASF169:
 4827 18ec 6C6F6E67 		.ascii	"long unsigned int\000"
 4827      20756E73 
 4827      69676E65 
 4827      6420696E 
 4827      7400
 4828              	.LASF103:
 4829 18fe 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4829      6D5F305F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 183


 4829      696E7465 
 4829      72727570 
 4829      74735F33 
 4830              	.LASF206:
 4831 1918 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 4831      5F505254 
 4831      5F56315F 
 4831      54797065 
 4831      00
 4832              	.LASF300:
 4833 1929 63707573 		.ascii	"cpussRomCtl\000"
 4833      73526F6D 
 4833      43746C00 
 4834              	.LASF310:
 4835 1935 666C6F61 		.ascii	"float\000"
 4835      7400
 4836              	.LASF176:
 4837 193b 696E7433 		.ascii	"int32_t\000"
 4837      325F7400 
 4838              	.LASF263:
 4839 1943 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4839      6843746C 
 4839      4D61696E 
 4839      57733146 
 4839      72657100 
 4840              	.LASF113:
 4841 1957 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4841      6D5F315F 
 4841      696E7465 
 4841      72727570 
 4841      74735F35 
 4842              	.LASF432:
 4843 1971 76546173 		.ascii	"vTaskStartScheduler\000"
 4843      6B537461 
 4843      72745363 
 4843      68656475 
 4843      6C657200 
 4844              	.LASF409:
 4845 1985 50414745 		.ascii	"PAGE_MENU\000"
 4845      5F4D454E 
 4845      5500
 4846              	.LASF413:
 4847 198f 616C6572 		.ascii	"alerte\000"
 4847      746500
 4848              	.LASF398:
 4849 1996 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 4849      49435F45 
 4849      6E61626C 
 4849      65495251 
 4849      00
 4850              	.LASF126:
 4851 19a7 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4851      6D5F315F 
 4851      696E7465 
 4851      72727570 
 4851      74735F31 
 4852              	.LASF7:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 184


 4853 19c2 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4853      674D6F6E 
 4853      69746F72 
 4853      5F495251 
 4853      6E00
 4854              	.LASF17:
 4855 19d4 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4855      5F696E74 
 4855      65727275 
 4855      7074735F 
 4855      6770696F 
 4856              	.LASF5:
 4857 19f0 55736167 		.ascii	"UsageFault_IRQn\000"
 4857      65466175 
 4857      6C745F49 
 4857      52516E00 
 4858              	.LASF108:
 4859 1a00 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4859      6D5F315F 
 4859      696E7465 
 4859      72727570 
 4859      74735F30 
 4860              	.LASF135:
 4861 1a1a 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4861      696E7465 
 4861      72727570 
 4861      74735F33 
 4861      5F495251 
 4862              	.LASF162:
 4863 1a30 756E7369 		.ascii	"unsigned char\000"
 4863      676E6564 
 4863      20636861 
 4863      7200
 4864              	.LASF168:
 4865 1a3e 5F5F7569 		.ascii	"__uint32_t\000"
 4865      6E743332 
 4865      5F7400
 4866              	.LASF218:
 4867 1a49 4750494F 		.ascii	"GPIO_Type\000"
 4867      5F547970 
 4867      6500
 4868              	.LASF305:
 4869 1a53 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4869      6F636B53 
 4869      74617475 
 4869      734F6666 
 4869      73657400 
 4870              	.LASF121:
 4871 1a67 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4871      6D5F315F 
 4871      696E7465 
 4871      72727570 
 4871      74735F31 
 4872              	.LASF6:
 4873 1a82 53564361 		.ascii	"SVCall_IRQn\000"
 4873      6C6C5F49 
 4873      52516E00 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 185


 4874              	.LASF11:
 4875 1a8e 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4875      5F696E74 
 4875      65727275 
 4875      7074735F 
 4875      6770696F 
 4876              	.LASF69:
 4877 1aaa 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4877      735F696E 
 4877      74657272 
 4877      75707473 
 4877      5F647730 
 4878              	.LASF92:
 4879 1ac6 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4879      735F696E 
 4879      74657272 
 4879      75707473 
 4879      5F666175 
 4880              	.LASF320:
 4881 1ae4 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4881      6E5F7363 
 4881      625F6932 
 4881      635F636F 
 4881      6D6D616E 
 4882              	.LASF261:
 4883 1afc 666C6173 		.ascii	"flashEraseDelay\000"
 4883      68457261 
 4883      73654465 
 4883      6C617900 
 4884              	.LASF65:
 4885 1b0c 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4885      735F696E 
 4885      74657272 
 4885      75707473 
 4885      5F647730 
 4886              	.LASF392:
 4887 1b28 4952516E 		.ascii	"IRQn\000"
 4887      00
 4888              	.LASF180:
 4889 1b2d 49434552 		.ascii	"ICER\000"
 4889      00
 4890              	.LASF325:
 4891 1b32 73746174 		.ascii	"state\000"
 4891      6500
 4892              	.LASF132:
 4893 1b38 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4893      696E7465 
 4893      72727570 
 4893      74735F30 
 4893      5F495251 
 4894              	.LASF420:
 4895 1b4e 77726974 		.ascii	"write_idx_MAX\000"
 4895      655F6964 
 4895      785F4D41 
 4895      5800
 4896              	.LASF186:
 4897 1b5c 49414252 		.ascii	"IABR\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 186


 4897      00
 4898              	.LASF26:
 4899 1b61 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4899      5F696E74 
 4899      65727275 
 4899      70745F76 
 4899      64645F49 
 4900              	.LASF49:
 4901 1b79 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4901      735F696E 
 4901      74657272 
 4901      75707473 
 4901      5F697063 
 4902              	.LASF0:
 4903 1b96 52657365 		.ascii	"Reset_IRQn\000"
 4903      745F4952 
 4903      516E00
 4904              	.LASF307:
 4905 1ba1 63686172 		.ascii	"char_t\000"
 4905      5F7400
 4906              	.LASF421:
 4907 1ba8 7369676E 		.ascii	"signal_R\000"
 4907      616C5F52 
 4907      00
 4908              	.LASF286:
 4909 1bb1 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4909      50727443 
 4909      66674F66 
 4909      66736574 
 4909      00
 4910              	.LASF394:
 4911 1bc2 70696E4E 		.ascii	"pinNum\000"
 4911      756D00
 4912              	.LASF81:
 4913 1bc9 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4913      735F696E 
 4913      74657272 
 4913      75707473 
 4913      5F647731 
 4914              	.LASF408:
 4915 1be5 55415254 		.ascii	"UART_context\000"
 4915      5F636F6E 
 4915      74657874 
 4915      00
 4916              	.LASF213:
 4917 1bf2 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4917      494E5452 
 4917      5F4D4153 
 4917      4B00
 4918              	.LASF2:
 4919 1c00 48617264 		.ascii	"HardFault_IRQn\000"
 4919      4661756C 
 4919      745F4952 
 4919      516E00
 4920              	.LASF159:
 4921 1c0f 7369676E 		.ascii	"signed char\000"
 4921      65642063 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 187


 4921      68617200 
 4922              	.LASF368:
 4923 1c1b 70657269 		.ascii	"period\000"
 4923      6F6400
 4924              	.LASF148:
 4925 1c22 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4925      5F696E74 
 4925      65727275 
 4925      70745F73 
 4925      61725F49 
 4926              	.LASF267:
 4927 1c3a 64774368 		.ascii	"dwChOffset\000"
 4927      4F666673 
 4927      657400
 4928              	.LASF240:
 4929 1c45 63707573 		.ascii	"cpussIpcIrqNr\000"
 4929      73497063 
 4929      4972714E 
 4929      7200
 4930              	.LASF367:
 4931 1c53 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4931      74635F74 
 4931      6370776D 
 4931      5F636F75 
 4931      6E746572 
 4932              	.LASF270:
 4933 1c6f 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4933      43746C50 
 4933      7265656D 
 4933      70746162 
 4933      6C65506F 
 4934              	.LASF390:
 4935 1c85 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4935      49435F43 
 4935      6C656172 
 4935      50656E64 
 4935      696E6749 
 4936              	.LASF438:
 4937 1c9c 6D61696E 		.ascii	"main\000"
 4937      00
 4938              	.LASF118:
 4939 1ca1 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4939      6D5F315F 
 4939      696E7465 
 4939      72727570 
 4939      74735F31 
 4940              	.LASF306:
 4941 1cbc 63795F73 		.ascii	"cy_stc_device_t\000"
 4941      74635F64 
 4941      65766963 
 4941      655F7400 
 4942              	.LASF44:
 4943 1ccc 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4943      735F696E 
 4943      74657272 
 4943      75707473 
 4943      5F697063 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 188


 4944              	.LASF399:
 4945 1ce8 5F5F656E 		.ascii	"__enable_irq\000"
 4945      61626C65 
 4945      5F697271 
 4945      00
 4946              	.LASF182:
 4947 1cf5 49535052 		.ascii	"ISPR\000"
 4947      00
 4948              	.LASF59:
 4949 1cfa 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4949      696E7465 
 4949      72727570 
 4949      745F4952 
 4949      516E00
 4950              	.LASF355:
 4951 1d0d 696E6974 		.ascii	"initKey\000"
 4951      4B657900 
 4952              	.LASF93:
 4953 1d15 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4953      735F696E 
 4953      74657272 
 4953      75707473 
 4953      5F666175 
 4954              	.LASF312:
 4955 1d33 75696E74 		.ascii	"uint8\000"
 4955      3800
 4956              	.LASF407:
 4957 1d39 4932436D 		.ascii	"I2Cm_context\000"
 4957      5F636F6E 
 4957      74657874 
 4957      00
 4958              	.LASF227:
 4959 1d46 70617373 		.ascii	"passBase\000"
 4959      42617365 
 4959      00
 4960              	.LASF50:
 4961 1d4f 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4961      735F696E 
 4961      74657272 
 4961      75707473 
 4961      5F697063 
 4962              	.LASF264:
 4963 1d6c 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4963      6843746C 
 4963      4D61696E 
 4963      57733246 
 4963      72657100 
 4964              	.LASF10:
 4965 1d80 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4965      5F696E74 
 4965      65727275 
 4965      7074735F 
 4965      6770696F 
 4966              	.LASF205:
 4967 1d9c 52455345 		.ascii	"RESERVED1\000"
 4967      52564544 
 4967      3100
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 189


 4968              	.LASF74:
 4969 1da6 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4969      735F696E 
 4969      74657272 
 4969      75707473 
 4969      5F647730 
 4970              	.LASF241:
 4971 1dc3 63707573 		.ascii	"cpussDwChNr\000"
 4971      73447743 
 4971      684E7200 
 4972              	.LASF344:
 4973 1dcf 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4973      74635F73 
 4973      63625F69 
 4973      32635F63 
 4973      6F6E7465 
 4974              	.LASF202:
 4975 1de8 4346475F 		.ascii	"CFG_SIO\000"
 4975      53494F00 
 4976              	.LASF266:
 4977 1df0 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4977      6843746C 
 4977      4D61696E 
 4977      57733446 
 4977      72657100 
 4978              	.LASF425:
 4979 1e04 41435F52 		.ascii	"AC_R\000"
 4979      00
 4980              	.LASF105:
 4981 1e09 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4981      6D5F305F 
 4981      696E7465 
 4981      72727570 
 4981      74735F35 
 4982              	.LASF31:
 4983 1e23 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4983      5F696E74 
 4983      65727275 
 4983      70745F62 
 4983      61636B75 
 4984              	.LASF411:
 4985 1e3e 63757272 		.ascii	"currentpage\000"
 4985      656E7470 
 4985      61676500 
 4986              	.LASF293:
 4987 1e4a 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4987      73436D30 
 4987      53746174 
 4987      75734F66 
 4987      66736574 
 4988              	.LASF94:
 4989 1e5f 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4989      735F696E 
 4989      74657272 
 4989      7570745F 
 4989      63727970 
 4990              	.LASF97:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 190


 4991 1e7b 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4991      735F696E 
 4991      74657272 
 4991      75707473 
 4991      5F636D30 
 4992              	.LASF100:
 4993 1e9b 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4993      6D5F305F 
 4993      696E7465 
 4993      72727570 
 4993      74735F30 
 4994              	.LASF82:
 4995 1eb5 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4995      735F696E 
 4995      74657272 
 4995      75707473 
 4995      5F647731 
 4996              	.LASF236:
 4997 1ed1 69706356 		.ascii	"ipcVersion\000"
 4997      65727369 
 4997      6F6E00
 4998              	.LASF38:
 4999 1edc 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4999      735F696E 
 4999      74657272 
 4999      75707473 
 4999      5F697063 
 5000              	.LASF334:
 5001 1ef8 736C6176 		.ascii	"slaveRdBufEmpty\000"
 5001      65526442 
 5001      7566456D 
 5001      70747900 
 5002              	.LASF273:
 5003 1f08 70657269 		.ascii	"periTrCmdOffset\000"
 5003      5472436D 
 5003      644F6666 
 5003      73657400 
 5004              	.LASF58:
 5005 1f18 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5005      375F696E 
 5005      74657272 
 5005      7570745F 
 5005      4952516E 
 5006              	.LASF314:
 5007 1f2d 696E7472 		.ascii	"intrSrc\000"
 5007      53726300 
 5008              	.LASF333:
 5009 1f35 736C6176 		.ascii	"slaveStatus\000"
 5009      65537461 
 5009      74757300 
 5010              	.LASF98:
 5011 1f41 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5011      735F696E 
 5011      74657272 
 5011      75707473 
 5011      5F636D34 
 5012              	.LASF110:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccroLbkn.s 			page 191


 5013 1f61 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5013      6D5F315F 
 5013      696E7465 
 5013      72727570 
 5013      74735F32 
 5014              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
