{"Source Block": ["hdl/library/common/util_dec256sinc24b.v@72:94@HdlStmProcess", "\n  /* Accumulator (Integrator) Perform the accumulation (IIR) at the speed of\n   * the modulator. Z = one sample delay MCLKOUT = modulators conversion\n   * bit rate */\n\n  always @(negedge clk) begin\n    if (reset == 1'b1) begin\n      /* initialize acc registers on reset */\n      acc1 <= 37'd0;\n      acc2 <= 37'd0;\n      acc3 <= 37'd0;\n    end else begin\n      /* perform accumulation process */\n      acc1 <= acc1 + data_int;\n      acc2 <= acc2 + acc1;\n      acc3 <= acc3 + acc2;\n    end\n  end\n\n  /* decimation stage (MCLKOUT/WORD_CLK) */\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[85, "      acc1 <= acc1 + data_int;\n"], [86, "      acc2 <= acc2 + acc1;\n"], [87, "      acc3 <= acc3 + acc2;\n"]], "Add": [[87, "      acc1 <= acc1_s;\n"], [87, "      acc2 <= acc2_s;\n"], [87, "      acc3 <= acc3_s;\n"], [89, "  assign acc1_s = acc1 + data_int;\n"], [89, "  assign acc2_s = acc2 + acc1;\n"], [89, "  assign acc3_s = acc3 + acc2;\n"]]}}