arch                    	circuit	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
hard_fpu_arch_timing.xml	mm3.v  	313dc5e     	success   	     	545                	422                  	289                 	227                   	19          	19           	0      	193   	32         	-1          	-1      	4808                 	2.985         	-819.146            	-2.985              	4258             	21                               	2.985              	-804.876 	-2.985   	-1      	-1      	1.40342  	0.477479  	0.436905            	37564      	3800        	25924      
