// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_input_V_AWVALID,
        m_axi_input_V_AWREADY,
        m_axi_input_V_AWADDR,
        m_axi_input_V_AWID,
        m_axi_input_V_AWLEN,
        m_axi_input_V_AWSIZE,
        m_axi_input_V_AWBURST,
        m_axi_input_V_AWLOCK,
        m_axi_input_V_AWCACHE,
        m_axi_input_V_AWPROT,
        m_axi_input_V_AWQOS,
        m_axi_input_V_AWREGION,
        m_axi_input_V_AWUSER,
        m_axi_input_V_WVALID,
        m_axi_input_V_WREADY,
        m_axi_input_V_WDATA,
        m_axi_input_V_WSTRB,
        m_axi_input_V_WLAST,
        m_axi_input_V_WID,
        m_axi_input_V_WUSER,
        m_axi_input_V_ARVALID,
        m_axi_input_V_ARREADY,
        m_axi_input_V_ARADDR,
        m_axi_input_V_ARID,
        m_axi_input_V_ARLEN,
        m_axi_input_V_ARSIZE,
        m_axi_input_V_ARBURST,
        m_axi_input_V_ARLOCK,
        m_axi_input_V_ARCACHE,
        m_axi_input_V_ARPROT,
        m_axi_input_V_ARQOS,
        m_axi_input_V_ARREGION,
        m_axi_input_V_ARUSER,
        m_axi_input_V_RVALID,
        m_axi_input_V_RREADY,
        m_axi_input_V_RDATA,
        m_axi_input_V_RLAST,
        m_axi_input_V_RID,
        m_axi_input_V_RUSER,
        m_axi_input_V_RRESP,
        m_axi_input_V_BVALID,
        m_axi_input_V_BREADY,
        m_axi_input_V_BRESP,
        m_axi_input_V_BID,
        m_axi_input_V_BUSER,
        input_V_offset,
        outputConv_V_offset,
        weight_V_offset,
        bias_V_offset
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_pp0_stage0 = 20'd512;
parameter    ap_ST_fsm_pp0_stage1 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage2 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage3 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage4 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage5 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage6 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage7 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage8 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage9 = 20'd262144;
parameter    ap_ST_fsm_state36 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_input_V_AWVALID;
input   m_axi_input_V_AWREADY;
output  [31:0] m_axi_input_V_AWADDR;
output  [0:0] m_axi_input_V_AWID;
output  [31:0] m_axi_input_V_AWLEN;
output  [2:0] m_axi_input_V_AWSIZE;
output  [1:0] m_axi_input_V_AWBURST;
output  [1:0] m_axi_input_V_AWLOCK;
output  [3:0] m_axi_input_V_AWCACHE;
output  [2:0] m_axi_input_V_AWPROT;
output  [3:0] m_axi_input_V_AWQOS;
output  [3:0] m_axi_input_V_AWREGION;
output  [0:0] m_axi_input_V_AWUSER;
output   m_axi_input_V_WVALID;
input   m_axi_input_V_WREADY;
output  [7:0] m_axi_input_V_WDATA;
output  [0:0] m_axi_input_V_WSTRB;
output   m_axi_input_V_WLAST;
output  [0:0] m_axi_input_V_WID;
output  [0:0] m_axi_input_V_WUSER;
output   m_axi_input_V_ARVALID;
input   m_axi_input_V_ARREADY;
output  [31:0] m_axi_input_V_ARADDR;
output  [0:0] m_axi_input_V_ARID;
output  [31:0] m_axi_input_V_ARLEN;
output  [2:0] m_axi_input_V_ARSIZE;
output  [1:0] m_axi_input_V_ARBURST;
output  [1:0] m_axi_input_V_ARLOCK;
output  [3:0] m_axi_input_V_ARCACHE;
output  [2:0] m_axi_input_V_ARPROT;
output  [3:0] m_axi_input_V_ARQOS;
output  [3:0] m_axi_input_V_ARREGION;
output  [0:0] m_axi_input_V_ARUSER;
input   m_axi_input_V_RVALID;
output   m_axi_input_V_RREADY;
input  [7:0] m_axi_input_V_RDATA;
input   m_axi_input_V_RLAST;
input  [0:0] m_axi_input_V_RID;
input  [0:0] m_axi_input_V_RUSER;
input  [1:0] m_axi_input_V_RRESP;
input   m_axi_input_V_BVALID;
output   m_axi_input_V_BREADY;
input  [1:0] m_axi_input_V_BRESP;
input  [0:0] m_axi_input_V_BID;
input  [0:0] m_axi_input_V_BUSER;
input  [31:0] input_V_offset;
input  [31:0] outputConv_V_offset;
input  [31:0] weight_V_offset;
input  [31:0] bias_V_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_input_V_AWVALID;
reg m_axi_input_V_WVALID;
reg m_axi_input_V_ARVALID;
reg[31:0] m_axi_input_V_ARADDR;
reg[31:0] m_axi_input_V_ARLEN;
reg m_axi_input_V_RREADY;
reg m_axi_input_V_BREADY;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    input_V_blk_n_AR;
reg    input_V_blk_n_R;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln11_fu_555_p2;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage2;
reg   [0:0] icmp_ln19_reg_2105;
reg   [0:0] and_ln37_reg_2239;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] select_ln21_2_reg_2180;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] and_ln37_1_reg_2308;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln19_reg_2105_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] icmp_ln37_1_reg_2234;
reg   [0:0] icmp_ln37_1_reg_2234_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] icmp_ln37_2_reg_2303;
reg   [0:0] icmp_ln37_2_reg_2303_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
reg   [0:0] and_ln37_2_reg_2360;
reg   [0:0] select_ln21_5_reg_2193;
reg   [0:0] select_ln21_5_reg_2193_pp0_iter1_reg;
reg    input_V_blk_n_AW;
reg    input_V_blk_n_W;
reg    ap_enable_reg_pp0_iter2;
reg    input_V_blk_n_B;
reg   [0:0] icmp_ln19_reg_2105_pp0_iter2_reg;
reg   [0:0] and_ln37_3_reg_2374;
reg   [0:0] and_ln37_3_reg_2374_pp0_iter1_reg;
reg   [12:0] indvar_flatten94_reg_405;
reg   [3:0] co_0_reg_416;
reg   [9:0] indvar_flatten_reg_427;
reg   [4:0] h_0_reg_438;
reg   [4:0] w_0_reg_449;
wire    ap_CS_fsm_state7;
reg    ap_block_state8;
wire   [9:0] i_fu_561_p2;
reg   [9:0] i_reg_2062;
reg   [7:0] input_V_addr_read_reg_2067;
wire  signed [32:0] sext_ln1117_256_fu_567_p1;
reg  signed [32:0] sext_ln1117_256_reg_2072;
wire  signed [33:0] sext_ln203_fu_570_p1;
reg  signed [33:0] sext_ln203_reg_2077;
wire  signed [33:0] sext_ln19_9_fu_573_p1;
reg  signed [33:0] sext_ln19_9_reg_2090;
wire   [13:0] sub_ln49_1_fu_729_p2;
reg   [13:0] sub_ln49_1_reg_2095;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_predicate_op374_read_state20;
reg    ap_block_state20_pp0_stage0_iter1;
reg    ap_predicate_op382_readreq_state20;
reg    ap_block_state20_io;
wire    ap_block_state30_pp0_stage0_iter2;
reg    ap_block_state30_io;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] sub_ln38_fu_767_p2;
reg   [10:0] sub_ln38_reg_2100;
wire   [0:0] icmp_ln19_fu_845_p2;
wire   [12:0] add_ln19_6_fu_851_p2;
reg   [12:0] add_ln19_6_reg_2109;
wire   [0:0] icmp_ln21_fu_857_p2;
reg   [0:0] icmp_ln21_reg_2114;
wire   [3:0] select_ln19_1_fu_881_p3;
reg   [3:0] select_ln19_1_reg_2121;
wire   [8:0] sub_ln49_2_fu_925_p2;
reg   [8:0] sub_ln49_2_reg_2126;
wire  signed [7:0] select_ln19_3_fu_963_p3;
reg  signed [7:0] select_ln19_3_reg_2132;
wire  signed [7:0] select_ln19_4_fu_995_p3;
reg  signed [7:0] select_ln19_4_reg_2139;
wire  signed [7:0] select_ln19_5_fu_1027_p3;
reg  signed [7:0] select_ln19_5_reg_2146;
wire   [0:0] and_ln19_1_fu_1075_p2;
reg   [0:0] and_ln19_1_reg_2153;
wire   [4:0] select_ln21_fu_1123_p3;
reg   [4:0] select_ln21_reg_2159;
wire   [8:0] add_ln49_1_fu_1139_p2;
reg   [8:0] add_ln49_1_reg_2168;
wire   [5:0] add_ln34_3_fu_1145_p2;
reg   [5:0] add_ln34_3_reg_2174;
wire   [0:0] select_ln21_2_fu_1157_p3;
reg   [0:0] select_ln21_2_reg_2180_pp0_iter1_reg;
wire   [10:0] select_ln21_4_fu_1171_p3;
reg   [10:0] select_ln21_4_reg_2186;
wire   [0:0] select_ln21_5_fu_1185_p3;
wire   [10:0] select_ln21_6_fu_1223_p3;
reg   [10:0] select_ln21_6_reg_2199;
wire   [4:0] select_ln21_7_fu_1231_p3;
reg   [4:0] select_ln21_7_reg_2206;
reg   [31:0] bias_V_addr340_reg_2211;
wire   [9:0] add_ln21_fu_1254_p2;
reg   [9:0] add_ln21_reg_2217;
wire   [10:0] select_ln21_3_fu_1358_p3;
reg   [10:0] select_ln21_3_reg_2222;
wire    ap_block_state11_pp0_stage1_iter0;
reg    ap_block_state11_io;
reg    ap_predicate_op391_read_state21;
reg    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_state31_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
wire  signed [10:0] sext_ln35_fu_1377_p1;
reg  signed [10:0] sext_ln35_reg_2228;
wire   [0:0] icmp_ln37_1_fu_1381_p2;
wire   [0:0] and_ln37_fu_1386_p2;
reg   [31:0] bias_V_addr_reg_2248;
reg   [31:0] bias_V_addr_82_reg_2254;
reg   [31:0] bias_V_addr_82_reg_2254_pp0_iter1_reg;
wire   [9:0] select_ln21_8_fu_1446_p3;
reg   [9:0] select_ln21_8_reg_2260;
wire   [10:0] zext_ln23_1_fu_1465_p1;
reg   [10:0] zext_ln23_1_reg_2265;
wire    ap_block_state12_pp0_stage2_iter0;
reg    ap_predicate_op234_readreq_state12;
reg    ap_block_state12_io;
reg    ap_predicate_op406_read_state22;
reg    ap_block_state22_pp0_stage2_iter1;
wire    ap_block_state32_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
wire   [7:0] temp_V_q0;
reg   [7:0] temp_V_load_reg_2271;
reg   [31:0] bias_V_addr_74_reg_2281;
wire   [4:0] w_fu_1506_p2;
reg   [4:0] w_reg_2287;
wire    ap_block_state13_pp0_stage3_iter0;
reg    ap_predicate_op250_readreq_state13;
reg    ap_block_state13_io;
reg    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_state33_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire   [10:0] zext_ln35_fu_1511_p1;
reg   [10:0] zext_ln35_reg_2292;
reg   [7:0] temp_V_load_72_reg_2298;
wire   [0:0] icmp_ln37_2_fu_1515_p2;
wire   [0:0] and_ln37_1_fu_1521_p2;
reg   [31:0] bias_V_addr_75_reg_2317;
reg   [7:0] temp_V_load_73_reg_2323;
wire    ap_block_state14_pp0_stage4_iter0;
reg    ap_predicate_op266_readreq_state14;
reg    ap_block_state14_io;
reg    ap_predicate_op432_read_state24;
reg    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_state34_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
reg   [31:0] bias_V_addr_76_reg_2333;
reg   [7:0] temp_V_load_74_reg_2339;
wire    ap_block_state15_pp0_stage5_iter0;
reg    ap_predicate_op282_readreq_state15;
reg    ap_block_state15_io;
reg    ap_predicate_op442_read_state25;
reg    ap_block_state25_pp0_stage5_iter1;
reg    ap_block_state35_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_11001;
reg   [31:0] bias_V_addr_77_reg_2349;
wire   [10:0] add_ln38_5_fu_1619_p2;
reg   [10:0] add_ln38_5_reg_2355;
wire   [0:0] and_ln37_2_fu_1623_p2;
reg   [0:0] and_ln37_2_reg_2360_pp0_iter1_reg;
wire   [10:0] add_ln38_6_fu_1627_p2;
reg   [10:0] add_ln38_6_reg_2364;
wire   [10:0] add_ln38_7_fu_1631_p2;
reg   [10:0] add_ln38_7_reg_2369;
wire   [0:0] and_ln37_3_fu_1635_p2;
wire   [10:0] add_ln38_8_fu_1639_p2;
reg   [10:0] add_ln38_8_reg_2378;
reg   [7:0] temp_V_load_75_reg_2383;
wire    ap_block_state16_pp0_stage6_iter0;
reg    ap_block_state16_io;
reg    ap_predicate_op453_read_state26;
reg    ap_block_state26_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg   [31:0] bias_V_addr_78_reg_2393;
reg   [7:0] temp_V_load_76_reg_2399;
wire    ap_block_state17_pp0_stage7_iter0;
reg    ap_predicate_op327_readreq_state17;
reg    ap_block_state17_io;
reg    ap_predicate_op463_read_state27;
reg    ap_block_state27_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] bias_V_addr_79_reg_2409;
reg   [31:0] bias_V_addr_80_reg_2415;
reg   [31:0] bias_V_addr_81_reg_2421;
reg   [7:0] sum_V_reg_2427;
reg    ap_block_state18_pp0_stage8_iter0;
reg    ap_predicate_op348_readreq_state18;
reg    ap_block_state18_io;
wire    ap_block_state28_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_11001;
reg   [7:0] temp_V_load_77_reg_2433;
reg  signed [7:0] bias_V_addr_read_reg_2443;
reg    ap_predicate_op356_read_state19;
reg    ap_block_state19_pp0_stage9_iter0;
reg    ap_predicate_op364_readreq_state19;
reg    ap_block_state19_io;
wire    ap_block_state29_pp0_stage9_iter1;
reg    ap_block_state29_io;
reg    ap_block_pp0_stage9_11001;
reg   [7:0] temp_V_load_78_reg_2448;
wire   [7:0] add_ln703_fu_1787_p2;
reg  signed [7:0] bias_V_addr_74_read_reg_2463;
reg   [7:0] temp_V_load_79_reg_2468;
wire   [7:0] add_ln703_183_fu_1814_p2;
reg  signed [7:0] bias_V_addr_75_read_reg_2478;
wire   [7:0] add_ln703_184_fu_1842_p2;
reg  signed [7:0] bias_V_addr_76_read_reg_2488;
wire   [7:0] add_ln703_185_fu_1870_p2;
reg  signed [7:0] bias_V_addr_77_read_reg_2498;
wire   [7:0] add_ln703_186_fu_1898_p2;
reg   [7:0] add_ln703_186_reg_2503;
reg  signed [7:0] bias_V_addr_78_read_reg_2509;
wire   [7:0] add_ln703_187_fu_1926_p2;
reg  signed [7:0] bias_V_addr_79_read_reg_2519;
wire   [7:0] add_ln703_188_fu_1953_p2;
reg  signed [7:0] bias_V_addr_80_read_reg_2529;
wire   [7:0] add_ln703_189_fu_1981_p2;
reg   [7:0] bias_V_addr_81_read_reg_2539;
wire   [7:0] add_ln703_190_fu_2009_p2;
wire   [6:0] select_ln50_fu_2025_p3;
reg   [6:0] select_ln50_reg_2549;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage5_subdone;
reg   [9:0] temp_V_address0;
reg    temp_V_ce0;
reg    temp_V_we0;
reg   [9:0] i_0_reg_393;
wire    ap_CS_fsm_state9;
reg   [12:0] ap_phi_mux_indvar_flatten94_phi_fu_409_p4;
reg   [3:0] ap_phi_mux_co_0_phi_fu_420_p4;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_431_p4;
reg   [4:0] ap_phi_mux_h_0_phi_fu_442_p4;
reg   [4:0] ap_phi_mux_w_0_phi_fu_453_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_sum_3_0_0_0_reg_460;
reg   [7:0] ap_phi_reg_pp0_iter1_sum_3_0_0_0_reg_460;
wire   [7:0] ap_phi_reg_pp0_iter0_sum_3_0_0_1_reg_470;
reg   [7:0] ap_phi_reg_pp0_iter1_sum_3_0_0_1_reg_470;
wire   [7:0] ap_phi_reg_pp0_iter0_sum_3_0_0_2_reg_481;
reg   [7:0] ap_phi_reg_pp0_iter1_sum_3_0_0_2_reg_481;
wire   [7:0] ap_phi_reg_pp0_iter0_sum_3_0_1_0_reg_492;
reg   [7:0] ap_phi_reg_pp0_iter1_sum_3_0_1_0_reg_492;
wire   [7:0] ap_phi_reg_pp0_iter0_sum_3_0_1_2_reg_502;
reg   [7:0] ap_phi_reg_pp0_iter1_sum_3_0_1_2_reg_502;
wire   [7:0] ap_phi_reg_pp0_iter0_sum_3_0_2_0_reg_512;
reg   [7:0] ap_phi_reg_pp0_iter1_sum_3_0_2_0_reg_512;
wire   [7:0] ap_phi_reg_pp0_iter0_sum_3_0_2_1_reg_523;
reg   [7:0] ap_phi_reg_pp0_iter1_sum_3_0_2_1_reg_523;
wire   [7:0] ap_phi_reg_pp0_iter0_sum_3_0_2_2_reg_534;
reg   [7:0] ap_phi_reg_pp0_iter1_sum_3_0_2_2_reg_534;
wire   [63:0] zext_ln12_fu_576_p1;
wire  signed [63:0] sext_ln43_fu_1397_p1;
wire  signed [63:0] sext_ln43_1_fu_1473_p1;
wire  signed [63:0] sext_ln43_2_fu_1531_p1;
wire  signed [63:0] sext_ln43_3_fu_1562_p1;
wire  signed [63:0] sext_ln43_4_fu_1599_p1;
wire  signed [63:0] sext_ln43_5_fu_1656_p1;
wire  signed [63:0] sext_ln43_6_fu_1708_p1;
wire  signed [63:0] sext_ln43_7_fu_1757_p1;
wire  signed [63:0] sext_ln43_8_fu_1761_p1;
wire  signed [63:0] sext_ln5_fu_544_p1;
wire  signed [63:0] sext_ln25_fu_1244_p1;
wire  signed [63:0] sext_ln1117_257_fu_1407_p1;
wire  signed [63:0] sext_ln203_2_fu_1436_p1;
wire  signed [63:0] sext_ln1117_258_fu_1483_p1;
wire  signed [63:0] sext_ln1117_259_fu_1541_p1;
wire  signed [63:0] sext_ln1117_260_fu_1572_p1;
wire  signed [63:0] sext_ln1117_261_fu_1609_p1;
wire  signed [63:0] sext_ln1117_262_fu_1665_p1;
wire  signed [63:0] sext_ln1117_263_fu_1717_p1;
wire  signed [63:0] sext_ln1117_264_fu_1732_p1;
wire  signed [63:0] sext_ln1117_265_fu_1747_p1;
reg    ap_block_pp0_stage0_01001;
wire   [2:0] trunc_ln49_fu_585_p1;
wire   [7:0] shl_ln_fu_589_p3;
wire   [4:0] shl_ln49_1_fu_601_p3;
wire   [8:0] zext_ln49_fu_597_p1;
wire   [8:0] zext_ln49_2_fu_613_p1;
wire   [5:0] zext_ln49_1_fu_609_p1;
wire   [5:0] zext_ln19_fu_581_p1;
wire  signed [5:0] sub_ln42_fu_623_p2;
wire   [7:0] shl_ln3_fu_633_p3;
wire  signed [7:0] sext_ln42_fu_629_p1;
wire  signed [5:0] add_ln42_fu_647_p2;
wire   [7:0] shl_ln42_1_fu_657_p3;
wire  signed [7:0] sext_ln42_1_fu_653_p1;
wire  signed [5:0] add_ln42_1_fu_671_p2;
wire   [7:0] shl_ln42_2_fu_681_p3;
wire  signed [7:0] sext_ln42_2_fu_677_p1;
wire   [8:0] sub_ln49_fu_617_p2;
wire   [8:0] zext_ln21_fu_695_p1;
wire   [8:0] add_ln49_fu_703_p2;
wire   [10:0] shl_ln49_3_fu_717_p3;
wire   [13:0] shl_ln49_2_fu_709_p3;
wire  signed [13:0] sext_ln49_fu_725_p1;
wire   [5:0] zext_ln21_1_fu_699_p1;
wire   [5:0] add_ln34_fu_735_p2;
wire   [7:0] shl_ln38_1_fu_755_p3;
wire   [10:0] shl_ln4_fu_747_p3;
wire  signed [10:0] sext_ln38_fu_763_p1;
wire   [9:0] shl_ln38_2_fu_779_p3;
wire   [6:0] shl_ln38_3_fu_791_p3;
wire   [10:0] zext_ln38_fu_787_p1;
wire   [10:0] zext_ln38_1_fu_799_p1;
wire   [4:0] h_fu_773_p2;
wire   [9:0] shl_ln38_4_fu_815_p3;
wire   [6:0] shl_ln38_5_fu_827_p3;
wire   [10:0] zext_ln38_2_fu_823_p1;
wire   [10:0] zext_ln38_3_fu_835_p1;
wire   [3:0] add_ln19_7_fu_871_p2;
wire   [2:0] trunc_ln49_1_fu_893_p1;
wire   [7:0] shl_ln49_mid1_fu_897_p3;
wire   [4:0] shl_ln49_1_mid1_fu_909_p3;
wire   [8:0] zext_ln49_3_fu_905_p1;
wire   [8:0] zext_ln49_5_fu_921_p1;
wire   [5:0] zext_ln49_4_fu_917_p1;
wire   [5:0] zext_ln19_1_fu_877_p1;
wire  signed [5:0] sub_ln42_4_fu_939_p2;
wire   [7:0] shl_ln42_mid1_fu_949_p3;
wire  signed [7:0] sext_ln42_3_fu_945_p1;
wire   [7:0] sub_ln42_5_fu_957_p2;
wire   [7:0] sub_ln42_1_fu_641_p2;
wire  signed [5:0] add_ln42_2_fu_971_p2;
wire   [7:0] shl_ln42_1_mid1_fu_981_p3;
wire  signed [7:0] sext_ln42_4_fu_977_p1;
wire   [7:0] sub_ln42_6_fu_989_p2;
wire   [7:0] sub_ln42_2_fu_665_p2;
wire  signed [5:0] add_ln42_3_fu_1003_p2;
wire   [7:0] shl_ln42_2_mid1_fu_1013_p3;
wire  signed [7:0] sext_ln42_5_fu_1009_p1;
wire   [7:0] sub_ln42_7_fu_1021_p2;
wire   [7:0] sub_ln42_3_fu_689_p2;
wire   [0:0] icmp_ln37_fu_741_p2;
wire   [0:0] xor_ln19_fu_1035_p2;
wire   [10:0] sub_ln38_1_fu_803_p2;
wire   [0:0] icmp_ln37_3_fu_809_p2;
wire   [10:0] sub_ln38_2_fu_839_p2;
wire   [0:0] icmp_ln23_fu_1069_p2;
wire   [4:0] select_ln19_fu_863_p3;
wire   [4:0] add_ln34_2_fu_1081_p2;
wire   [9:0] shl_ln38_4_dup_fu_1087_p3;
wire   [6:0] shl_ln38_5_dup_fu_1099_p3;
wire   [10:0] zext_ln38_4_fu_1095_p1;
wire   [10:0] zext_ln38_5_fu_1107_p1;
wire   [0:0] or_ln21_fu_1117_p2;
wire   [8:0] zext_ln21_2_fu_1131_p1;
wire   [8:0] select_ln19_2_fu_931_p3;
wire   [5:0] zext_ln21_3_fu_1135_p1;
wire   [0:0] icmp_ln37_4_fu_1151_p2;
wire   [0:0] and_ln19_fu_1041_p2;
wire   [10:0] sub_ln38_3_fu_1111_p2;
wire   [10:0] select_ln19_8_fu_1047_p3;
wire   [4:0] add_ln34_4_fu_1165_p2;
wire   [0:0] icmp_ln37_5_fu_1179_p2;
wire   [0:0] or_ln19_fu_1055_p2;
wire   [9:0] shl_ln38_4_mid1_fu_1193_p3;
wire   [6:0] shl_ln38_5_mid1_fu_1205_p3;
wire   [10:0] zext_ln38_6_fu_1201_p1;
wire   [10:0] zext_ln38_7_fu_1213_p1;
wire   [10:0] sub_ln38_5_fu_1217_p2;
wire   [10:0] select_ln19_9_fu_1061_p3;
wire   [32:0] zext_ln49_6_fu_889_p1;
wire   [32:0] add_ln25_fu_1239_p2;
wire  signed [31:0] sext_ln19_fu_1260_p1;
wire   [10:0] shl_ln49_3_mid_fu_1274_p3;
wire   [13:0] shl_ln49_2_mid_fu_1267_p3;
wire  signed [13:0] sext_ln49_1_fu_1281_p1;
wire   [13:0] sub_ln49_3_fu_1285_p2;
wire   [10:0] shl_ln49_3_mid1_fu_1310_p3;
wire   [13:0] shl_ln49_2_mid1_fu_1303_p3;
wire  signed [13:0] sext_ln49_3_fu_1317_p1;
wire   [13:0] sub_ln49_4_fu_1321_p2;
wire   [13:0] select_ln19_6_fu_1291_p3;
wire   [7:0] shl_ln38_1_mid1_fu_1341_p3;
wire   [10:0] shl_ln38_mid1_fu_1334_p3;
wire  signed [10:0] sext_ln38_1_fu_1348_p1;
wire   [10:0] sub_ln38_4_fu_1352_p2;
wire   [10:0] select_ln19_7_fu_1297_p3;
wire   [5:0] zext_ln23_2_fu_1368_p1;
wire   [5:0] add_ln35_fu_1371_p2;
wire   [10:0] add_ln38_fu_1391_p2;
wire   [33:0] zext_ln19_2_fu_1263_p1;
wire   [33:0] add_ln1117_fu_1402_p2;
wire   [13:0] zext_ln23_fu_1365_p1;
wire   [13:0] select_ln21_1_fu_1327_p3;
wire   [13:0] outIdx_fu_1417_p2;
wire  signed [31:0] sext_ln49_2_fu_1423_p1;
wire   [33:0] zext_ln1494_fu_1427_p1;
wire   [33:0] add_ln203_fu_1431_p2;
wire   [7:0] add_ln19_fu_1452_p2;
wire  signed [31:0] sext_ln19_1_fu_1457_p1;
wire   [10:0] add_ln38_1_fu_1468_p2;
wire   [33:0] zext_ln19_3_fu_1461_p1;
wire   [33:0] add_ln1117_72_fu_1478_p2;
wire   [7:0] add_ln19_1_fu_1493_p2;
wire  signed [31:0] sext_ln19_2_fu_1498_p1;
wire   [10:0] add_ln38_2_fu_1526_p2;
wire   [33:0] zext_ln42_fu_1502_p1;
wire   [33:0] add_ln1117_73_fu_1536_p2;
wire  signed [31:0] sext_ln19_3_fu_1551_p1;
wire   [10:0] add_ln38_3_fu_1558_p2;
wire   [33:0] zext_ln19_4_fu_1554_p1;
wire   [33:0] add_ln1117_74_fu_1567_p2;
wire   [7:0] add_ln19_2_fu_1582_p2;
wire  signed [31:0] sext_ln19_4_fu_1587_p1;
wire   [10:0] add_ln38_4_fu_1595_p2;
wire   [33:0] zext_ln19_5_fu_1591_p1;
wire   [33:0] add_ln1117_75_fu_1604_p2;
wire   [7:0] add_ln19_3_fu_1643_p2;
wire  signed [31:0] sext_ln19_5_fu_1648_p1;
wire   [33:0] zext_ln42_1_fu_1652_p1;
wire   [33:0] add_ln1117_76_fu_1660_p2;
wire  signed [31:0] sext_ln19_6_fu_1675_p1;
wire   [7:0] add_ln19_4_fu_1682_p2;
wire  signed [31:0] sext_ln19_7_fu_1687_p1;
wire   [7:0] add_ln19_5_fu_1695_p2;
wire  signed [31:0] sext_ln19_8_fu_1700_p1;
wire   [33:0] zext_ln19_6_fu_1678_p1;
wire   [33:0] add_ln1117_77_fu_1712_p2;
wire   [33:0] zext_ln19_7_fu_1691_p1;
wire   [33:0] add_ln1117_78_fu_1727_p2;
wire   [33:0] zext_ln49_7_fu_1704_p1;
wire   [33:0] add_ln1117_79_fu_1742_p2;
wire  signed [7:0] mul_ln1118_fu_1771_p0;
wire  signed [7:0] mul_ln1118_fu_1771_p1;
wire   [10:0] mul_ln1118_fu_1771_p2;
wire   [7:0] trunc_ln_fu_1777_p4;
wire  signed [7:0] mul_ln1118_183_fu_1798_p0;
wire  signed [7:0] mul_ln1118_183_fu_1798_p1;
wire   [10:0] mul_ln1118_183_fu_1798_p2;
wire   [7:0] trunc_ln708_s_fu_1804_p4;
wire  signed [7:0] mul_ln1118_184_fu_1826_p0;
wire  signed [7:0] mul_ln1118_184_fu_1826_p1;
wire   [10:0] mul_ln1118_184_fu_1826_p2;
wire   [7:0] trunc_ln708_181_fu_1832_p4;
wire  signed [7:0] mul_ln1118_185_fu_1854_p0;
wire  signed [7:0] mul_ln1118_185_fu_1854_p1;
wire   [10:0] mul_ln1118_185_fu_1854_p2;
wire   [7:0] trunc_ln708_182_fu_1860_p4;
wire  signed [7:0] mul_ln1118_186_fu_1882_p0;
wire  signed [7:0] mul_ln1118_186_fu_1882_p1;
wire   [10:0] mul_ln1118_186_fu_1882_p2;
wire   [7:0] trunc_ln708_183_fu_1888_p4;
wire  signed [7:0] mul_ln1118_187_fu_1910_p0;
wire  signed [7:0] mul_ln1118_187_fu_1910_p1;
wire   [10:0] mul_ln1118_187_fu_1910_p2;
wire   [7:0] trunc_ln708_184_fu_1916_p4;
wire  signed [7:0] mul_ln1118_188_fu_1937_p0;
wire  signed [7:0] mul_ln1118_188_fu_1937_p1;
wire   [10:0] mul_ln1118_188_fu_1937_p2;
wire   [7:0] trunc_ln708_185_fu_1943_p4;
wire  signed [7:0] mul_ln1118_189_fu_1965_p0;
wire  signed [7:0] mul_ln1118_189_fu_1965_p1;
wire   [10:0] mul_ln1118_189_fu_1965_p2;
wire   [7:0] trunc_ln708_186_fu_1971_p4;
wire  signed [7:0] mul_ln1118_190_fu_1993_p0;
wire  signed [7:0] mul_ln1118_190_fu_1993_p1;
wire   [10:0] mul_ln1118_190_fu_1993_p2;
wire   [7:0] trunc_ln708_187_fu_1999_p4;
wire   [0:0] icmp_ln1494_fu_2019_p2;
wire   [6:0] trunc_ln49_2_fu_2015_p1;
wire    ap_CS_fsm_state36;
reg   [19:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

conv1_temp_V #(
    .DataWidth( 8 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
temp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_V_address0),
    .ce0(temp_V_ce0),
    .we0(temp_V_we0),
    .d0(input_V_addr_read_reg_2067),
    .q0(temp_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln37_reg_2239) & (icmp_ln19_reg_2105 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_0_reg_460 <= sum_V_reg_2427;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln37_reg_2239) & (icmp_ln19_reg_2105 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_0_reg_460 <= add_ln703_fu_1787_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_0_reg_460 <= ap_phi_reg_pp0_iter0_sum_3_0_0_0_reg_460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln21_2_reg_2180_pp0_iter1_reg == 1'd0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_1_reg_470 <= ap_phi_reg_pp0_iter1_sum_3_0_0_0_reg_460;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln21_2_reg_2180_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_1_reg_470 <= add_ln703_183_fu_1814_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_1_reg_470 <= ap_phi_reg_pp0_iter0_sum_3_0_0_1_reg_470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln37_1_reg_2308))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_2_reg_481 <= ap_phi_reg_pp0_iter1_sum_3_0_0_1_reg_470;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln37_1_reg_2308) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_2_reg_481 <= add_ln703_184_fu_1842_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_0_2_reg_481 <= ap_phi_reg_pp0_iter0_sum_3_0_0_2_reg_481;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln37_1_reg_2234_pp0_iter1_reg == 1'd0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_1_0_reg_492 <= ap_phi_reg_pp0_iter1_sum_3_0_0_2_reg_481;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln37_1_reg_2234_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_1_0_reg_492 <= add_ln703_185_fu_1870_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_1_0_reg_492 <= ap_phi_reg_pp0_iter0_sum_3_0_1_0_reg_492;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln37_2_reg_2303_pp0_iter1_reg == 1'd0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_1_2_reg_502 <= add_ln703_186_fu_1898_p2;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln37_2_reg_2303_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_1_2_reg_502 <= add_ln703_187_fu_1926_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_1_2_reg_502 <= ap_phi_reg_pp0_iter0_sum_3_0_1_2_reg_502;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln37_2_reg_2360_pp0_iter1_reg) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_0_reg_512 <= ap_phi_reg_pp0_iter1_sum_3_0_1_2_reg_502;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln37_2_reg_2360_pp0_iter1_reg) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_0_reg_512 <= add_ln703_188_fu_1953_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_0_reg_512 <= ap_phi_reg_pp0_iter0_sum_3_0_2_0_reg_512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln21_5_reg_2193_pp0_iter1_reg == 1'd0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_1_reg_523 <= ap_phi_reg_pp0_iter1_sum_3_0_2_0_reg_512;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln21_5_reg_2193_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_1_reg_523 <= add_ln703_189_fu_1981_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_1_reg_523 <= ap_phi_reg_pp0_iter0_sum_3_0_2_1_reg_523;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln37_3_reg_2374_pp0_iter1_reg) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_2_reg_534 <= ap_phi_reg_pp0_iter1_sum_3_0_2_1_reg_523;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln37_3_reg_2374_pp0_iter1_reg) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_2_reg_534 <= add_ln703_190_fu_2009_p2;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_sum_3_0_2_2_reg_534 <= ap_phi_reg_pp0_iter0_sum_3_0_2_2_reg_534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        co_0_reg_416 <= select_ln19_1_reg_2121;
    end else if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
        co_0_reg_416 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        h_0_reg_438 <= select_ln21_7_reg_2206;
    end else if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
        h_0_reg_438 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_0_reg_393 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        i_0_reg_393 <= i_reg_2062;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        indvar_flatten94_reg_405 <= add_ln19_6_reg_2109;
    end else if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
        indvar_flatten94_reg_405 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        indvar_flatten_reg_427 <= select_ln21_8_reg_2260;
    end else if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
        indvar_flatten_reg_427 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        w_0_reg_449 <= w_reg_2287;
    end else if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
        w_0_reg_449 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln19_6_reg_2109 <= add_ln19_6_fu_851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_fu_845_p2 == 1'd0))) begin
        add_ln21_reg_2217 <= add_ln21_fu_1254_p2;
        add_ln34_3_reg_2174 <= add_ln34_3_fu_1145_p2;
        add_ln49_1_reg_2168 <= add_ln49_1_fu_1139_p2;
        and_ln19_1_reg_2153 <= and_ln19_1_fu_1075_p2;
        bias_V_addr340_reg_2211 <= sext_ln25_fu_1244_p1;
        icmp_ln21_reg_2114 <= icmp_ln21_fu_857_p2;
        select_ln19_3_reg_2132 <= select_ln19_3_fu_963_p3;
        select_ln19_4_reg_2139 <= select_ln19_4_fu_995_p3;
        select_ln19_5_reg_2146 <= select_ln19_5_fu_1027_p3;
        select_ln21_2_reg_2180 <= select_ln21_2_fu_1157_p3;
        select_ln21_4_reg_2186[10 : 2] <= select_ln21_4_fu_1171_p3[10 : 2];
        select_ln21_5_reg_2193 <= select_ln21_5_fu_1185_p3;
        select_ln21_6_reg_2199[10 : 2] <= select_ln21_6_fu_1223_p3[10 : 2];
        select_ln21_reg_2159 <= select_ln21_fu_1123_p3;
        sub_ln49_2_reg_2126[8 : 2] <= sub_ln49_2_fu_925_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln37_2_reg_2303 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        add_ln38_5_reg_2355 <= add_ln38_5_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln37_2_fu_1623_p2) & (icmp_ln19_reg_2105 == 1'd0))) begin
        add_ln38_6_reg_2364 <= add_ln38_6_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (select_ln21_5_reg_2193 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        add_ln38_7_reg_2369 <= add_ln38_7_fu_1631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == and_ln37_3_fu_1635_p2) & (icmp_ln19_reg_2105 == 1'd0))) begin
        add_ln38_8_reg_2378 <= add_ln38_8_fu_1639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        add_ln703_186_reg_2503 <= add_ln703_186_fu_1898_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln19_reg_2105 == 1'd0))) begin
        and_ln37_1_reg_2308 <= and_ln37_1_fu_1521_p2;
        icmp_ln37_2_reg_2303 <= icmp_ln37_2_fu_1515_p2;
        zext_ln35_reg_2292[4 : 0] <= zext_ln35_fu_1511_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln19_reg_2105 == 1'd0))) begin
        and_ln37_2_reg_2360 <= and_ln37_2_fu_1623_p2;
        and_ln37_3_reg_2374 <= and_ln37_3_fu_1635_p2;
        bias_V_addr_77_reg_2349 <= sext_ln1117_261_fu_1609_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln37_2_reg_2360_pp0_iter1_reg <= and_ln37_2_reg_2360;
        and_ln37_3_reg_2374_pp0_iter1_reg <= and_ln37_3_reg_2374;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        and_ln37_reg_2239 <= and_ln37_fu_1386_p2;
        bias_V_addr_82_reg_2254 <= sext_ln203_2_fu_1436_p1;
        icmp_ln37_1_reg_2234 <= icmp_ln37_1_fu_1381_p2;
        select_ln21_3_reg_2222[10 : 2] <= select_ln21_3_fu_1358_p3[10 : 2];
        sext_ln35_reg_2228 <= sext_ln35_fu_1377_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op374_read_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_V_addr_74_read_reg_2463 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln21_2_reg_2180 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        bias_V_addr_74_reg_2281 <= sext_ln1117_258_fu_1483_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op391_read_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bias_V_addr_75_read_reg_2478 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == and_ln37_1_fu_1521_p2) & (icmp_ln19_reg_2105 == 1'd0))) begin
        bias_V_addr_75_reg_2317 <= sext_ln1117_259_fu_1541_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op406_read_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        bias_V_addr_76_read_reg_2488 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln37_1_reg_2234 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        bias_V_addr_76_reg_2333 <= sext_ln1117_260_fu_1572_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        bias_V_addr_77_read_reg_2498 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op432_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        bias_V_addr_78_read_reg_2509 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln37_2_reg_2303 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        bias_V_addr_78_reg_2393 <= sext_ln1117_262_fu_1665_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op442_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        bias_V_addr_79_read_reg_2519 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln37_2_reg_2360) & (icmp_ln19_reg_2105 == 1'd0))) begin
        bias_V_addr_79_reg_2409 <= sext_ln1117_263_fu_1717_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op453_read_state26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        bias_V_addr_80_read_reg_2529 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (select_ln21_5_reg_2193 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        bias_V_addr_80_reg_2415 <= sext_ln1117_264_fu_1732_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op463_read_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        bias_V_addr_81_read_reg_2539 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'd1 == and_ln37_3_reg_2374) & (icmp_ln19_reg_2105 == 1'd0))) begin
        bias_V_addr_81_reg_2421 <= sext_ln1117_265_fu_1747_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bias_V_addr_82_reg_2254_pp0_iter1_reg <= bias_V_addr_82_reg_2254;
        icmp_ln37_1_reg_2234_pp0_iter1_reg <= icmp_ln37_1_reg_2234;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op356_read_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        bias_V_addr_read_reg_2443 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln37_fu_1386_p2) & (icmp_ln19_reg_2105 == 1'd0))) begin
        bias_V_addr_reg_2248 <= sext_ln1117_257_fu_1407_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8))) begin
        i_reg_2062 <= i_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln19_reg_2105 <= icmp_ln19_fu_845_p2;
        icmp_ln19_reg_2105_pp0_iter1_reg <= icmp_ln19_reg_2105;
        icmp_ln19_reg_2105_pp0_iter2_reg <= icmp_ln19_reg_2105_pp0_iter1_reg;
        select_ln21_2_reg_2180_pp0_iter1_reg <= select_ln21_2_reg_2180;
        select_ln21_5_reg_2193_pp0_iter1_reg <= select_ln21_5_reg_2193;
        sub_ln38_reg_2100[10 : 2] <= sub_ln38_fu_767_p2[10 : 2];
        sub_ln49_1_reg_2095[13 : 2] <= sub_ln49_1_fu_729_p2[13 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln37_2_reg_2303_pp0_iter1_reg <= icmp_ln37_2_reg_2303;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd0))) begin
        input_V_addr_read_reg_2067 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_fu_845_p2 == 1'd0))) begin
        select_ln19_1_reg_2121 <= select_ln19_1_fu_881_p3;
        select_ln21_7_reg_2206 <= select_ln21_7_fu_1231_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        select_ln21_8_reg_2260 <= select_ln21_8_fu_1446_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        select_ln50_reg_2549 <= select_ln50_fu_2025_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
        sext_ln1117_256_reg_2072 <= sext_ln1117_256_fu_567_p1;
        sext_ln19_9_reg_2090 <= sext_ln19_9_fu_573_p1;
        sext_ln203_reg_2077 <= sext_ln203_fu_570_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln19_reg_2105 == 1'd0))) begin
        sum_V_reg_2427 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln21_2_reg_2180 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_72_reg_2298 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln37_1_reg_2308) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_73_reg_2323 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln37_1_reg_2234 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_74_reg_2339 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_75_reg_2383 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln37_2_reg_2303 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_76_reg_2399 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln37_2_reg_2360) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_77_reg_2433 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (select_ln21_5_reg_2193 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_78_reg_2448 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln37_3_reg_2374) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_79_reg_2468 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln37_reg_2239) & (icmp_ln19_reg_2105 == 1'd0))) begin
        temp_V_load_reg_2271 <= temp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        w_reg_2287 <= w_fu_1506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln19_reg_2105 == 1'd0))) begin
        zext_ln23_1_reg_2265[4 : 0] <= zext_ln23_1_fu_1465_p1[4 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln19_fu_845_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        ap_phi_mux_co_0_phi_fu_420_p4 = select_ln19_1_reg_2121;
    end else begin
        ap_phi_mux_co_0_phi_fu_420_p4 = co_0_reg_416;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        ap_phi_mux_h_0_phi_fu_442_p4 = select_ln21_7_reg_2206;
    end else begin
        ap_phi_mux_h_0_phi_fu_442_p4 = h_0_reg_438;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        ap_phi_mux_indvar_flatten94_phi_fu_409_p4 = add_ln19_6_reg_2109;
    end else begin
        ap_phi_mux_indvar_flatten94_phi_fu_409_p4 = indvar_flatten94_reg_405;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_431_p4 = select_ln21_8_reg_2260;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_431_p4 = indvar_flatten_reg_427;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln19_reg_2105 == 1'd0))) begin
        ap_phi_mux_w_0_phi_fu_453_p4 = w_reg_2287;
    end else begin
        ap_phi_mux_w_0_phi_fu_453_p4 = w_0_reg_449;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln37_3_reg_2374) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln37_2_reg_2360) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln37_2_reg_2303 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln37_1_reg_2234 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'd1 == and_ln37_1_reg_2308) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (select_ln21_2_reg_2180 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (select_ln21_5_reg_2193 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == and_ln37_reg_2239) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln19_reg_2105 == 1'd0)))) begin
        input_V_blk_n_AR = m_axi_input_V_ARREADY;
    end else begin
        input_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        input_V_blk_n_AW = m_axi_input_V_AWREADY;
    end else begin
        input_V_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln19_reg_2105_pp0_iter2_reg == 1'd0))) begin
        input_V_blk_n_B = m_axi_input_V_BVALID;
    end else begin
        input_V_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln37_3_reg_2374_pp0_iter1_reg) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (select_ln21_5_reg_2193_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln37_2_reg_2360) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'd1 == and_ln37_1_reg_2308) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln37_2_reg_2303_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (select_ln21_2_reg_2180 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'd1 == and_ln37_reg_2239) & (icmp_ln19_reg_2105 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_1_reg_2234_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd0)))) begin
        input_V_blk_n_R = m_axi_input_V_RVALID;
    end else begin
        input_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        input_V_blk_n_W = m_axi_input_V_WREADY;
    end else begin
        input_V_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op382_readreq_state20 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_input_V_ARADDR = bias_V_addr_81_reg_2421;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op364_readreq_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        m_axi_input_V_ARADDR = bias_V_addr_80_reg_2415;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op348_readreq_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        m_axi_input_V_ARADDR = bias_V_addr_79_reg_2409;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op327_readreq_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        m_axi_input_V_ARADDR = bias_V_addr_78_reg_2393;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        m_axi_input_V_ARADDR = bias_V_addr_77_reg_2349;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op282_readreq_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        m_axi_input_V_ARADDR = bias_V_addr_76_reg_2333;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op266_readreq_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        m_axi_input_V_ARADDR = bias_V_addr_75_reg_2317;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op250_readreq_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        m_axi_input_V_ARADDR = bias_V_addr_74_reg_2281;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op234_readreq_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m_axi_input_V_ARADDR = bias_V_addr_reg_2248;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0))) begin
        m_axi_input_V_ARADDR = bias_V_addr340_reg_2211;
    end else if ((~((m_axi_input_V_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_input_V_ARADDR = sext_ln5_fu_544_p1;
    end else begin
        m_axi_input_V_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op382_readreq_state20 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op348_readreq_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op327_readreq_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op282_readreq_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op266_readreq_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op250_readreq_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op364_readreq_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op234_readreq_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_input_V_ARLEN = 32'd1;
    end else if ((~((m_axi_input_V_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_input_V_ARLEN = 32'd784;
    end else begin
        m_axi_input_V_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((~((m_axi_input_V_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op382_readreq_state20 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op348_readreq_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op327_readreq_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op282_readreq_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op266_readreq_state14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op250_readreq_state13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op364_readreq_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op234_readreq_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_input_V_ARVALID = 1'b1;
    end else begin
        m_axi_input_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        m_axi_input_V_AWVALID = 1'b1;
    end else begin
        m_axi_input_V_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln19_reg_2105_pp0_iter2_reg == 1'd0))) begin
        m_axi_input_V_BREADY = 1'b1;
    end else begin
        m_axi_input_V_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op463_read_state27 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op453_read_state26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op442_read_state25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op391_read_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op432_read_state24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op374_read_state20 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op356_read_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln19_reg_2105 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op406_read_state22 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd0)))) begin
        m_axi_input_V_RREADY = 1'b1;
    end else begin
        m_axi_input_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0))) begin
        m_axi_input_V_WVALID = 1'b1;
    end else begin
        m_axi_input_V_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9))) begin
        temp_V_address0 = sext_ln43_8_fu_1761_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        temp_V_address0 = sext_ln43_7_fu_1757_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        temp_V_address0 = sext_ln43_6_fu_1708_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        temp_V_address0 = sext_ln43_5_fu_1656_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        temp_V_address0 = sext_ln43_4_fu_1599_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4))) begin
        temp_V_address0 = sext_ln43_3_fu_1562_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3))) begin
        temp_V_address0 = sext_ln43_2_fu_1531_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        temp_V_address0 = sext_ln43_1_fu_1473_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        temp_V_address0 = sext_ln43_fu_1397_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp_V_address0 = zext_ln12_fu_576_p1;
    end else begin
        temp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        temp_V_ce0 = 1'b1;
    end else begin
        temp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        temp_V_we0 = 1'b1;
    end else begin
        temp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_input_V_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln11_fu_555_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln19_fu_845_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln19_fu_845_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((~((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage5_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1117_72_fu_1478_p2 = ($signed(zext_ln19_3_fu_1461_p1) + $signed(sext_ln203_reg_2077));

assign add_ln1117_73_fu_1536_p2 = ($signed(zext_ln42_fu_1502_p1) + $signed(sext_ln203_reg_2077));

assign add_ln1117_74_fu_1567_p2 = ($signed(zext_ln19_4_fu_1554_p1) + $signed(sext_ln203_reg_2077));

assign add_ln1117_75_fu_1604_p2 = ($signed(zext_ln19_5_fu_1591_p1) + $signed(sext_ln203_reg_2077));

assign add_ln1117_76_fu_1660_p2 = ($signed(zext_ln42_1_fu_1652_p1) + $signed(sext_ln203_reg_2077));

assign add_ln1117_77_fu_1712_p2 = ($signed(zext_ln19_6_fu_1678_p1) + $signed(sext_ln203_reg_2077));

assign add_ln1117_78_fu_1727_p2 = ($signed(zext_ln19_7_fu_1691_p1) + $signed(sext_ln203_reg_2077));

assign add_ln1117_79_fu_1742_p2 = ($signed(zext_ln49_7_fu_1704_p1) + $signed(sext_ln203_reg_2077));

assign add_ln1117_fu_1402_p2 = ($signed(zext_ln19_2_fu_1263_p1) + $signed(sext_ln203_reg_2077));

assign add_ln19_1_fu_1493_p2 = ($signed(8'd2) + $signed(select_ln19_3_reg_2132));

assign add_ln19_2_fu_1582_p2 = ($signed(8'd1) + $signed(select_ln19_4_reg_2139));

assign add_ln19_3_fu_1643_p2 = ($signed(8'd2) + $signed(select_ln19_4_reg_2139));

assign add_ln19_4_fu_1682_p2 = ($signed(8'd1) + $signed(select_ln19_5_reg_2146));

assign add_ln19_5_fu_1695_p2 = ($signed(8'd2) + $signed(select_ln19_5_reg_2146));

assign add_ln19_6_fu_851_p2 = (13'd1 + ap_phi_mux_indvar_flatten94_phi_fu_409_p4);

assign add_ln19_7_fu_871_p2 = (4'd1 + ap_phi_mux_co_0_phi_fu_420_p4);

assign add_ln19_fu_1452_p2 = ($signed(8'd1) + $signed(select_ln19_3_reg_2132));

assign add_ln203_fu_1431_p2 = ($signed(sext_ln19_9_reg_2090) + $signed(zext_ln1494_fu_1427_p1));

assign add_ln21_fu_1254_p2 = (10'd1 + ap_phi_mux_indvar_flatten_phi_fu_431_p4);

assign add_ln25_fu_1239_p2 = ($signed(sext_ln1117_256_reg_2072) + $signed(zext_ln49_6_fu_889_p1));

assign add_ln34_2_fu_1081_p2 = (5'd1 + select_ln19_fu_863_p3);

assign add_ln34_3_fu_1145_p2 = ($signed(6'd63) + $signed(zext_ln21_3_fu_1135_p1));

assign add_ln34_4_fu_1165_p2 = (5'd2 + select_ln19_fu_863_p3);

assign add_ln34_fu_735_p2 = ($signed(6'd63) + $signed(zext_ln21_1_fu_699_p1));

assign add_ln35_fu_1371_p2 = ($signed(6'd63) + $signed(zext_ln23_2_fu_1368_p1));

assign add_ln38_1_fu_1468_p2 = (select_ln21_3_reg_2222 + zext_ln23_1_fu_1465_p1);

assign add_ln38_2_fu_1526_p2 = (select_ln21_3_reg_2222 + zext_ln35_fu_1511_p1);

assign add_ln38_3_fu_1558_p2 = ($signed(select_ln21_4_reg_2186) + $signed(sext_ln35_reg_2228));

assign add_ln38_4_fu_1595_p2 = (select_ln21_4_reg_2186 + zext_ln23_1_reg_2265);

assign add_ln38_5_fu_1619_p2 = (select_ln21_4_reg_2186 + zext_ln35_reg_2292);

assign add_ln38_6_fu_1627_p2 = ($signed(select_ln21_6_reg_2199) + $signed(sext_ln35_reg_2228));

assign add_ln38_7_fu_1631_p2 = (select_ln21_6_reg_2199 + zext_ln23_1_reg_2265);

assign add_ln38_8_fu_1639_p2 = (select_ln21_6_reg_2199 + zext_ln35_reg_2292);

assign add_ln38_fu_1391_p2 = ($signed(select_ln21_3_fu_1358_p3) + $signed(sext_ln35_fu_1377_p1));

assign add_ln42_1_fu_671_p2 = ($signed(6'd2) + $signed(sub_ln42_fu_623_p2));

assign add_ln42_2_fu_971_p2 = ($signed(6'd1) + $signed(sub_ln42_4_fu_939_p2));

assign add_ln42_3_fu_1003_p2 = ($signed(6'd2) + $signed(sub_ln42_4_fu_939_p2));

assign add_ln42_fu_647_p2 = ($signed(6'd1) + $signed(sub_ln42_fu_623_p2));

assign add_ln49_1_fu_1139_p2 = (zext_ln21_2_fu_1131_p1 + select_ln19_2_fu_931_p3);

assign add_ln49_fu_703_p2 = (sub_ln49_fu_617_p2 + zext_ln21_fu_695_p1);

assign add_ln703_183_fu_1814_p2 = (ap_phi_reg_pp0_iter1_sum_3_0_0_0_reg_460 + trunc_ln708_s_fu_1804_p4);

assign add_ln703_184_fu_1842_p2 = (ap_phi_reg_pp0_iter1_sum_3_0_0_1_reg_470 + trunc_ln708_181_fu_1832_p4);

assign add_ln703_185_fu_1870_p2 = (ap_phi_reg_pp0_iter1_sum_3_0_0_2_reg_481 + trunc_ln708_182_fu_1860_p4);

assign add_ln703_186_fu_1898_p2 = (ap_phi_reg_pp0_iter1_sum_3_0_1_0_reg_492 + trunc_ln708_183_fu_1888_p4);

assign add_ln703_187_fu_1926_p2 = (add_ln703_186_reg_2503 + trunc_ln708_184_fu_1916_p4);

assign add_ln703_188_fu_1953_p2 = (ap_phi_reg_pp0_iter1_sum_3_0_1_2_reg_502 + trunc_ln708_185_fu_1943_p4);

assign add_ln703_189_fu_1981_p2 = (ap_phi_reg_pp0_iter1_sum_3_0_2_0_reg_512 + trunc_ln708_186_fu_1971_p4);

assign add_ln703_190_fu_2009_p2 = (ap_phi_reg_pp0_iter1_sum_3_0_2_1_reg_523 + trunc_ln708_187_fu_1999_p4);

assign add_ln703_fu_1787_p2 = (sum_V_reg_2427 + trunc_ln_fu_1777_p4);

assign and_ln19_1_fu_1075_p2 = (xor_ln19_fu_1035_p2 & icmp_ln23_fu_1069_p2);

assign and_ln19_fu_1041_p2 = (xor_ln19_fu_1035_p2 & icmp_ln37_fu_741_p2);

assign and_ln37_1_fu_1521_p2 = (select_ln21_2_reg_2180 & icmp_ln37_2_fu_1515_p2);

assign and_ln37_2_fu_1623_p2 = (select_ln21_5_reg_2193 & icmp_ln37_1_reg_2234);

assign and_ln37_3_fu_1635_p2 = (select_ln21_5_reg_2193 & icmp_ln37_2_reg_2303);

assign and_ln37_fu_1386_p2 = (select_ln21_2_reg_2180 & icmp_ln37_1_fu_1381_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op374_read_state20 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state30_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op374_read_state20 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state30_io) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op374_read_state20 == 1'b1)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op391_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state11_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op391_read_state21 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state11_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op406_read_state22 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op406_read_state22 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((m_axi_input_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state13_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((m_axi_input_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0)) | ((1'b1 == ap_block_state13_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op432_read_state24 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state14_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op432_read_state24 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state14_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((m_axi_input_V_BVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln19_reg_2105_pp0_iter2_reg == 1'd0)) | ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op442_read_state25 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state15_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((m_axi_input_V_BVALID == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln19_reg_2105_pp0_iter2_reg == 1'd0)) | ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op442_read_state25 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state15_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op453_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op453_read_state26 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op463_read_state27 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state17_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op463_read_state27 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_block_state17_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((m_axi_input_V_RVALID == 1'b0) & (icmp_ln19_reg_2105 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((m_axi_input_V_RVALID == 1'b0) & (icmp_ln19_reg_2105 == 1'd0))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = (((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op356_read_state19 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op356_read_state19 == 1'b1)))));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_io = ((m_axi_input_V_ARREADY == 1'b0) & (icmp_ln19_reg_2105 == 1'd0));
end

assign ap_block_state11_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((m_axi_input_V_ARREADY == 1'b0) & (ap_predicate_op234_readreq_state12 == 1'b1));
end

assign ap_block_state12_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_io = ((m_axi_input_V_ARREADY == 1'b0) & (ap_predicate_op250_readreq_state13 == 1'b1));
end

assign ap_block_state13_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_io = ((m_axi_input_V_ARREADY == 1'b0) & (ap_predicate_op266_readreq_state14 == 1'b1));
end

assign ap_block_state14_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_io = ((m_axi_input_V_ARREADY == 1'b0) & (ap_predicate_op282_readreq_state15 == 1'b1));
end

assign ap_block_state15_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_io = ((m_axi_input_V_ARREADY == 1'b0) & (icmp_ln19_reg_2105 == 1'd0));
end

assign ap_block_state16_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_io = ((m_axi_input_V_ARREADY == 1'b0) & (ap_predicate_op327_readreq_state17 == 1'b1));
end

assign ap_block_state17_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_io = ((m_axi_input_V_ARREADY == 1'b0) & (ap_predicate_op348_readreq_state18 == 1'b1));
end

always @ (*) begin
    ap_block_state18_pp0_stage8_iter0 = ((m_axi_input_V_RVALID == 1'b0) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_block_state19_io = ((m_axi_input_V_ARREADY == 1'b0) & (ap_predicate_op364_readreq_state19 == 1'b1));
end

always @ (*) begin
    ap_block_state19_pp0_stage9_iter0 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op356_read_state19 == 1'b1));
end

always @ (*) begin
    ap_block_state20_io = ((m_axi_input_V_ARREADY == 1'b0) & (ap_predicate_op382_readreq_state20 == 1'b1));
end

always @ (*) begin
    ap_block_state20_pp0_stage0_iter1 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op374_read_state20 == 1'b1));
end

always @ (*) begin
    ap_block_state21_pp0_stage1_iter1 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op391_read_state21 == 1'b1));
end

always @ (*) begin
    ap_block_state22_pp0_stage2_iter1 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op406_read_state22 == 1'b1));
end

always @ (*) begin
    ap_block_state23_pp0_stage3_iter1 = ((m_axi_input_V_RVALID == 1'b0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state24_pp0_stage4_iter1 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op432_read_state24 == 1'b1));
end

always @ (*) begin
    ap_block_state25_pp0_stage5_iter1 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op442_read_state25 == 1'b1));
end

always @ (*) begin
    ap_block_state26_pp0_stage6_iter1 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op453_read_state26 == 1'b1));
end

always @ (*) begin
    ap_block_state27_pp0_stage7_iter1 = ((m_axi_input_V_RVALID == 1'b0) & (ap_predicate_op463_read_state27 == 1'b1));
end

assign ap_block_state28_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_io = ((m_axi_input_V_AWREADY == 1'b0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

assign ap_block_state29_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_io = ((m_axi_input_V_WREADY == 1'b0) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

assign ap_block_state30_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state35_pp0_stage5_iter2 = ((m_axi_input_V_BVALID == 1'b0) & (icmp_ln19_reg_2105_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_block_state8 = ((m_axi_input_V_RVALID == 1'b0) & (icmp_ln11_fu_555_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_sum_3_0_0_0_reg_460 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_3_0_0_1_reg_470 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_3_0_0_2_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_3_0_1_0_reg_492 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_3_0_1_2_reg_502 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_3_0_2_0_reg_512 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_3_0_2_1_reg_523 = 'bx;

assign ap_phi_reg_pp0_iter0_sum_3_0_2_2_reg_534 = 'bx;

always @ (*) begin
    ap_predicate_op234_readreq_state12 = ((1'd1 == and_ln37_reg_2239) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op250_readreq_state13 = ((select_ln21_2_reg_2180 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op266_readreq_state14 = ((1'd1 == and_ln37_1_reg_2308) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op282_readreq_state15 = ((icmp_ln37_1_reg_2234 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op327_readreq_state17 = ((icmp_ln37_2_reg_2303 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op348_readreq_state18 = ((1'd1 == and_ln37_2_reg_2360) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op356_read_state19 = ((1'd1 == and_ln37_reg_2239) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op364_readreq_state19 = ((select_ln21_5_reg_2193 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op374_read_state20 = ((select_ln21_2_reg_2180 == 1'd1) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op382_readreq_state20 = ((1'd1 == and_ln37_3_reg_2374) & (icmp_ln19_reg_2105 == 1'd0));
end

always @ (*) begin
    ap_predicate_op391_read_state21 = ((1'd1 == and_ln37_1_reg_2308) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op406_read_state22 = ((icmp_ln37_1_reg_2234_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op432_read_state24 = ((icmp_ln37_2_reg_2303_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op442_read_state25 = ((1'd1 == and_ln37_2_reg_2360) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op453_read_state26 = ((select_ln21_5_reg_2193_pp0_iter1_reg == 1'd1) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op463_read_state27 = ((1'd1 == and_ln37_3_reg_2374_pp0_iter1_reg) & (icmp_ln19_reg_2105_pp0_iter1_reg == 1'd0));
end

assign h_fu_773_p2 = (5'd1 + ap_phi_mux_h_0_phi_fu_442_p4);

assign i_fu_561_p2 = (i_0_reg_393 + 10'd1);

assign icmp_ln11_fu_555_p2 = ((i_0_reg_393 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_2019_p2 = (($signed(ap_phi_reg_pp0_iter1_sum_3_0_2_2_reg_534) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln19_fu_845_p2 = ((ap_phi_mux_indvar_flatten94_phi_fu_409_p4 == 13'd6272) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_857_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_431_p4 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_1069_p2 = ((ap_phi_mux_w_0_phi_fu_453_p4 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln37_1_fu_1381_p2 = ((select_ln21_reg_2159 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_2_fu_1515_p2 = ((w_fu_1506_p2 < 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln37_3_fu_809_p2 = ((h_fu_773_p2 < 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln37_4_fu_1151_p2 = ((add_ln34_2_fu_1081_p2 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_5_fu_1179_p2 = ((add_ln34_4_fu_1165_p2 < 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_741_p2 = ((ap_phi_mux_h_0_phi_fu_442_p4 != 5'd0) ? 1'b1 : 1'b0);

assign m_axi_input_V_ARBURST = 2'd0;

assign m_axi_input_V_ARCACHE = 4'd0;

assign m_axi_input_V_ARID = 1'd0;

assign m_axi_input_V_ARLOCK = 2'd0;

assign m_axi_input_V_ARPROT = 3'd0;

assign m_axi_input_V_ARQOS = 4'd0;

assign m_axi_input_V_ARREGION = 4'd0;

assign m_axi_input_V_ARSIZE = 3'd0;

assign m_axi_input_V_ARUSER = 1'd0;

assign m_axi_input_V_AWADDR = bias_V_addr_82_reg_2254_pp0_iter1_reg;

assign m_axi_input_V_AWBURST = 2'd0;

assign m_axi_input_V_AWCACHE = 4'd0;

assign m_axi_input_V_AWID = 1'd0;

assign m_axi_input_V_AWLEN = 32'd1;

assign m_axi_input_V_AWLOCK = 2'd0;

assign m_axi_input_V_AWPROT = 3'd0;

assign m_axi_input_V_AWQOS = 4'd0;

assign m_axi_input_V_AWREGION = 4'd0;

assign m_axi_input_V_AWSIZE = 3'd0;

assign m_axi_input_V_AWUSER = 1'd0;

assign m_axi_input_V_WDATA = select_ln50_reg_2549;

assign m_axi_input_V_WID = 1'd0;

assign m_axi_input_V_WLAST = 1'b0;

assign m_axi_input_V_WSTRB = 1'd1;

assign m_axi_input_V_WUSER = 1'd0;

assign mul_ln1118_183_fu_1798_p0 = temp_V_load_72_reg_2298;

assign mul_ln1118_183_fu_1798_p1 = bias_V_addr_74_read_reg_2463;

assign mul_ln1118_183_fu_1798_p2 = ($signed(mul_ln1118_183_fu_1798_p0) * $signed(mul_ln1118_183_fu_1798_p1));

assign mul_ln1118_184_fu_1826_p0 = temp_V_load_73_reg_2323;

assign mul_ln1118_184_fu_1826_p1 = bias_V_addr_75_read_reg_2478;

assign mul_ln1118_184_fu_1826_p2 = ($signed(mul_ln1118_184_fu_1826_p0) * $signed(mul_ln1118_184_fu_1826_p1));

assign mul_ln1118_185_fu_1854_p0 = temp_V_load_74_reg_2339;

assign mul_ln1118_185_fu_1854_p1 = bias_V_addr_76_read_reg_2488;

assign mul_ln1118_185_fu_1854_p2 = ($signed(mul_ln1118_185_fu_1854_p0) * $signed(mul_ln1118_185_fu_1854_p1));

assign mul_ln1118_186_fu_1882_p0 = temp_V_load_75_reg_2383;

assign mul_ln1118_186_fu_1882_p1 = bias_V_addr_77_read_reg_2498;

assign mul_ln1118_186_fu_1882_p2 = ($signed(mul_ln1118_186_fu_1882_p0) * $signed(mul_ln1118_186_fu_1882_p1));

assign mul_ln1118_187_fu_1910_p0 = temp_V_load_76_reg_2399;

assign mul_ln1118_187_fu_1910_p1 = bias_V_addr_78_read_reg_2509;

assign mul_ln1118_187_fu_1910_p2 = ($signed(mul_ln1118_187_fu_1910_p0) * $signed(mul_ln1118_187_fu_1910_p1));

assign mul_ln1118_188_fu_1937_p0 = temp_V_load_77_reg_2433;

assign mul_ln1118_188_fu_1937_p1 = bias_V_addr_79_read_reg_2519;

assign mul_ln1118_188_fu_1937_p2 = ($signed(mul_ln1118_188_fu_1937_p0) * $signed(mul_ln1118_188_fu_1937_p1));

assign mul_ln1118_189_fu_1965_p0 = temp_V_load_78_reg_2448;

assign mul_ln1118_189_fu_1965_p1 = bias_V_addr_80_read_reg_2529;

assign mul_ln1118_189_fu_1965_p2 = ($signed(mul_ln1118_189_fu_1965_p0) * $signed(mul_ln1118_189_fu_1965_p1));

assign mul_ln1118_190_fu_1993_p0 = temp_V_load_79_reg_2468;

assign mul_ln1118_190_fu_1993_p1 = bias_V_addr_81_read_reg_2539;

assign mul_ln1118_190_fu_1993_p2 = ($signed(mul_ln1118_190_fu_1993_p0) * $signed(mul_ln1118_190_fu_1993_p1));

assign mul_ln1118_fu_1771_p0 = temp_V_load_reg_2271;

assign mul_ln1118_fu_1771_p1 = bias_V_addr_read_reg_2443;

assign mul_ln1118_fu_1771_p2 = ($signed(mul_ln1118_fu_1771_p0) * $signed(mul_ln1118_fu_1771_p1));

assign or_ln19_fu_1055_p2 = (icmp_ln37_3_fu_809_p2 | icmp_ln21_fu_857_p2);

assign or_ln21_fu_1117_p2 = (icmp_ln21_fu_857_p2 | and_ln19_1_fu_1075_p2);

assign outIdx_fu_1417_p2 = (zext_ln23_fu_1365_p1 + select_ln21_1_fu_1327_p3);

assign select_ln19_1_fu_881_p3 = ((icmp_ln21_fu_857_p2[0:0] === 1'b1) ? add_ln19_7_fu_871_p2 : ap_phi_mux_co_0_phi_fu_420_p4);

assign select_ln19_2_fu_931_p3 = ((icmp_ln21_fu_857_p2[0:0] === 1'b1) ? sub_ln49_2_fu_925_p2 : sub_ln49_fu_617_p2);

assign select_ln19_3_fu_963_p3 = ((icmp_ln21_fu_857_p2[0:0] === 1'b1) ? sub_ln42_5_fu_957_p2 : sub_ln42_1_fu_641_p2);

assign select_ln19_4_fu_995_p3 = ((icmp_ln21_fu_857_p2[0:0] === 1'b1) ? sub_ln42_6_fu_989_p2 : sub_ln42_2_fu_665_p2);

assign select_ln19_5_fu_1027_p3 = ((icmp_ln21_fu_857_p2[0:0] === 1'b1) ? sub_ln42_7_fu_1021_p2 : sub_ln42_3_fu_689_p2);

assign select_ln19_6_fu_1291_p3 = ((icmp_ln21_reg_2114[0:0] === 1'b1) ? sub_ln49_3_fu_1285_p2 : sub_ln49_1_reg_2095);

assign select_ln19_7_fu_1297_p3 = ((icmp_ln21_reg_2114[0:0] === 1'b1) ? 11'd2020 : sub_ln38_reg_2100);

assign select_ln19_8_fu_1047_p3 = ((icmp_ln21_fu_857_p2[0:0] === 1'b1) ? 11'd0 : sub_ln38_1_fu_803_p2);

assign select_ln19_9_fu_1061_p3 = ((icmp_ln21_fu_857_p2[0:0] === 1'b1) ? 11'd28 : sub_ln38_2_fu_839_p2);

assign select_ln19_fu_863_p3 = ((icmp_ln21_fu_857_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_h_0_phi_fu_442_p4);

assign select_ln21_1_fu_1327_p3 = ((and_ln19_1_reg_2153[0:0] === 1'b1) ? sub_ln49_4_fu_1321_p2 : select_ln19_6_fu_1291_p3);

assign select_ln21_2_fu_1157_p3 = ((and_ln19_1_fu_1075_p2[0:0] === 1'b1) ? icmp_ln37_4_fu_1151_p2 : and_ln19_fu_1041_p2);

assign select_ln21_3_fu_1358_p3 = ((and_ln19_1_reg_2153[0:0] === 1'b1) ? sub_ln38_4_fu_1352_p2 : select_ln19_7_fu_1297_p3);

assign select_ln21_4_fu_1171_p3 = ((and_ln19_1_fu_1075_p2[0:0] === 1'b1) ? sub_ln38_3_fu_1111_p2 : select_ln19_8_fu_1047_p3);

assign select_ln21_5_fu_1185_p3 = ((and_ln19_1_fu_1075_p2[0:0] === 1'b1) ? icmp_ln37_5_fu_1179_p2 : or_ln19_fu_1055_p2);

assign select_ln21_6_fu_1223_p3 = ((and_ln19_1_fu_1075_p2[0:0] === 1'b1) ? sub_ln38_5_fu_1217_p2 : select_ln19_9_fu_1061_p3);

assign select_ln21_7_fu_1231_p3 = ((and_ln19_1_fu_1075_p2[0:0] === 1'b1) ? add_ln34_2_fu_1081_p2 : select_ln19_fu_863_p3);

assign select_ln21_8_fu_1446_p3 = ((icmp_ln21_reg_2114[0:0] === 1'b1) ? 10'd1 : add_ln21_reg_2217);

assign select_ln21_fu_1123_p3 = ((or_ln21_fu_1117_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_w_0_phi_fu_453_p4);

assign select_ln50_fu_2025_p3 = ((icmp_ln1494_fu_2019_p2[0:0] === 1'b1) ? trunc_ln49_2_fu_2015_p1 : 7'd0);

assign sext_ln1117_256_fu_567_p1 = $signed(bias_V_offset);

assign sext_ln1117_257_fu_1407_p1 = $signed(add_ln1117_fu_1402_p2);

assign sext_ln1117_258_fu_1483_p1 = $signed(add_ln1117_72_fu_1478_p2);

assign sext_ln1117_259_fu_1541_p1 = $signed(add_ln1117_73_fu_1536_p2);

assign sext_ln1117_260_fu_1572_p1 = $signed(add_ln1117_74_fu_1567_p2);

assign sext_ln1117_261_fu_1609_p1 = $signed(add_ln1117_75_fu_1604_p2);

assign sext_ln1117_262_fu_1665_p1 = $signed(add_ln1117_76_fu_1660_p2);

assign sext_ln1117_263_fu_1717_p1 = $signed(add_ln1117_77_fu_1712_p2);

assign sext_ln1117_264_fu_1732_p1 = $signed(add_ln1117_78_fu_1727_p2);

assign sext_ln1117_265_fu_1747_p1 = $signed(add_ln1117_79_fu_1742_p2);

assign sext_ln19_1_fu_1457_p1 = $signed(add_ln19_fu_1452_p2);

assign sext_ln19_2_fu_1498_p1 = $signed(add_ln19_1_fu_1493_p2);

assign sext_ln19_3_fu_1551_p1 = select_ln19_4_reg_2139;

assign sext_ln19_4_fu_1587_p1 = $signed(add_ln19_2_fu_1582_p2);

assign sext_ln19_5_fu_1648_p1 = $signed(add_ln19_3_fu_1643_p2);

assign sext_ln19_6_fu_1675_p1 = select_ln19_5_reg_2146;

assign sext_ln19_7_fu_1687_p1 = $signed(add_ln19_4_fu_1682_p2);

assign sext_ln19_8_fu_1700_p1 = $signed(add_ln19_5_fu_1695_p2);

assign sext_ln19_9_fu_573_p1 = $signed(outputConv_V_offset);

assign sext_ln19_fu_1260_p1 = select_ln19_3_reg_2132;

assign sext_ln203_2_fu_1436_p1 = $signed(add_ln203_fu_1431_p2);

assign sext_ln203_fu_570_p1 = $signed(weight_V_offset);

assign sext_ln25_fu_1244_p1 = $signed(add_ln25_fu_1239_p2);

assign sext_ln35_fu_1377_p1 = $signed(add_ln35_fu_1371_p2);

assign sext_ln38_1_fu_1348_p1 = $signed(shl_ln38_1_mid1_fu_1341_p3);

assign sext_ln38_fu_763_p1 = $signed(shl_ln38_1_fu_755_p3);

assign sext_ln42_1_fu_653_p1 = add_ln42_fu_647_p2;

assign sext_ln42_2_fu_677_p1 = add_ln42_1_fu_671_p2;

assign sext_ln42_3_fu_945_p1 = sub_ln42_4_fu_939_p2;

assign sext_ln42_4_fu_977_p1 = add_ln42_2_fu_971_p2;

assign sext_ln42_5_fu_1009_p1 = add_ln42_3_fu_1003_p2;

assign sext_ln42_fu_629_p1 = sub_ln42_fu_623_p2;

assign sext_ln43_1_fu_1473_p1 = $signed(add_ln38_1_fu_1468_p2);

assign sext_ln43_2_fu_1531_p1 = $signed(add_ln38_2_fu_1526_p2);

assign sext_ln43_3_fu_1562_p1 = $signed(add_ln38_3_fu_1558_p2);

assign sext_ln43_4_fu_1599_p1 = $signed(add_ln38_4_fu_1595_p2);

assign sext_ln43_5_fu_1656_p1 = $signed(add_ln38_5_reg_2355);

assign sext_ln43_6_fu_1708_p1 = $signed(add_ln38_6_reg_2364);

assign sext_ln43_7_fu_1757_p1 = $signed(add_ln38_7_reg_2369);

assign sext_ln43_8_fu_1761_p1 = $signed(add_ln38_8_reg_2378);

assign sext_ln43_fu_1397_p1 = $signed(add_ln38_fu_1391_p2);

assign sext_ln49_1_fu_1281_p1 = $signed(shl_ln49_3_mid_fu_1274_p3);

assign sext_ln49_2_fu_1423_p1 = $signed(outIdx_fu_1417_p2);

assign sext_ln49_3_fu_1317_p1 = $signed(shl_ln49_3_mid1_fu_1310_p3);

assign sext_ln49_fu_725_p1 = $signed(shl_ln49_3_fu_717_p3);

assign sext_ln5_fu_544_p1 = $signed(input_V_offset);

assign shl_ln38_1_fu_755_p3 = {{add_ln34_fu_735_p2}, {2'd0}};

assign shl_ln38_1_mid1_fu_1341_p3 = {{add_ln34_3_reg_2174}, {2'd0}};

assign shl_ln38_2_fu_779_p3 = {{ap_phi_mux_h_0_phi_fu_442_p4}, {5'd0}};

assign shl_ln38_3_fu_791_p3 = {{ap_phi_mux_h_0_phi_fu_442_p4}, {2'd0}};

assign shl_ln38_4_dup_fu_1087_p3 = {{add_ln34_2_fu_1081_p2}, {5'd0}};

assign shl_ln38_4_fu_815_p3 = {{h_fu_773_p2}, {5'd0}};

assign shl_ln38_4_mid1_fu_1193_p3 = {{add_ln34_4_fu_1165_p2}, {5'd0}};

assign shl_ln38_5_dup_fu_1099_p3 = {{add_ln34_2_fu_1081_p2}, {2'd0}};

assign shl_ln38_5_fu_827_p3 = {{h_fu_773_p2}, {2'd0}};

assign shl_ln38_5_mid1_fu_1205_p3 = {{add_ln34_4_fu_1165_p2}, {2'd0}};

assign shl_ln38_mid1_fu_1334_p3 = {{add_ln34_3_reg_2174}, {5'd0}};

assign shl_ln3_fu_633_p3 = {{sub_ln42_fu_623_p2}, {2'd0}};

assign shl_ln42_1_fu_657_p3 = {{add_ln42_fu_647_p2}, {2'd0}};

assign shl_ln42_1_mid1_fu_981_p3 = {{add_ln42_2_fu_971_p2}, {2'd0}};

assign shl_ln42_2_fu_681_p3 = {{add_ln42_1_fu_671_p2}, {2'd0}};

assign shl_ln42_2_mid1_fu_1013_p3 = {{add_ln42_3_fu_1003_p2}, {2'd0}};

assign shl_ln42_mid1_fu_949_p3 = {{sub_ln42_4_fu_939_p2}, {2'd0}};

assign shl_ln49_1_fu_601_p3 = {{trunc_ln49_fu_585_p1}, {2'd0}};

assign shl_ln49_1_mid1_fu_909_p3 = {{trunc_ln49_1_fu_893_p1}, {2'd0}};

assign shl_ln49_2_fu_709_p3 = {{add_ln49_fu_703_p2}, {5'd0}};

assign shl_ln49_2_mid1_fu_1303_p3 = {{add_ln49_1_reg_2168}, {5'd0}};

assign shl_ln49_2_mid_fu_1267_p3 = {{sub_ln49_2_reg_2126}, {5'd0}};

assign shl_ln49_3_fu_717_p3 = {{add_ln49_fu_703_p2}, {2'd0}};

assign shl_ln49_3_mid1_fu_1310_p3 = {{add_ln49_1_reg_2168}, {2'd0}};

assign shl_ln49_3_mid_fu_1274_p3 = {{sub_ln49_2_reg_2126}, {2'd0}};

assign shl_ln49_mid1_fu_897_p3 = {{trunc_ln49_1_fu_893_p1}, {5'd0}};

assign shl_ln4_fu_747_p3 = {{add_ln34_fu_735_p2}, {5'd0}};

assign shl_ln_fu_589_p3 = {{trunc_ln49_fu_585_p1}, {5'd0}};

assign sub_ln38_1_fu_803_p2 = (zext_ln38_fu_787_p1 - zext_ln38_1_fu_799_p1);

assign sub_ln38_2_fu_839_p2 = (zext_ln38_2_fu_823_p1 - zext_ln38_3_fu_835_p1);

assign sub_ln38_3_fu_1111_p2 = (zext_ln38_4_fu_1095_p1 - zext_ln38_5_fu_1107_p1);

assign sub_ln38_4_fu_1352_p2 = ($signed(shl_ln38_mid1_fu_1334_p3) - $signed(sext_ln38_1_fu_1348_p1));

assign sub_ln38_5_fu_1217_p2 = (zext_ln38_6_fu_1201_p1 - zext_ln38_7_fu_1213_p1);

assign sub_ln38_fu_767_p2 = ($signed(shl_ln4_fu_747_p3) - $signed(sext_ln38_fu_763_p1));

assign sub_ln42_1_fu_641_p2 = ($signed(shl_ln3_fu_633_p3) - $signed(sext_ln42_fu_629_p1));

assign sub_ln42_2_fu_665_p2 = ($signed(shl_ln42_1_fu_657_p3) - $signed(sext_ln42_1_fu_653_p1));

assign sub_ln42_3_fu_689_p2 = ($signed(shl_ln42_2_fu_681_p3) - $signed(sext_ln42_2_fu_677_p1));

assign sub_ln42_4_fu_939_p2 = (zext_ln49_4_fu_917_p1 - zext_ln19_1_fu_877_p1);

assign sub_ln42_5_fu_957_p2 = ($signed(shl_ln42_mid1_fu_949_p3) - $signed(sext_ln42_3_fu_945_p1));

assign sub_ln42_6_fu_989_p2 = ($signed(shl_ln42_1_mid1_fu_981_p3) - $signed(sext_ln42_4_fu_977_p1));

assign sub_ln42_7_fu_1021_p2 = ($signed(shl_ln42_2_mid1_fu_1013_p3) - $signed(sext_ln42_5_fu_1009_p1));

assign sub_ln42_fu_623_p2 = (zext_ln49_1_fu_609_p1 - zext_ln19_fu_581_p1);

assign sub_ln49_1_fu_729_p2 = ($signed(shl_ln49_2_fu_709_p3) - $signed(sext_ln49_fu_725_p1));

assign sub_ln49_2_fu_925_p2 = (zext_ln49_3_fu_905_p1 - zext_ln49_5_fu_921_p1);

assign sub_ln49_3_fu_1285_p2 = ($signed(shl_ln49_2_mid_fu_1267_p3) - $signed(sext_ln49_1_fu_1281_p1));

assign sub_ln49_4_fu_1321_p2 = ($signed(shl_ln49_2_mid1_fu_1303_p3) - $signed(sext_ln49_3_fu_1317_p1));

assign sub_ln49_fu_617_p2 = (zext_ln49_fu_597_p1 - zext_ln49_2_fu_613_p1);

assign trunc_ln49_1_fu_893_p1 = add_ln19_7_fu_871_p2[2:0];

assign trunc_ln49_2_fu_2015_p1 = ap_phi_reg_pp0_iter1_sum_3_0_2_2_reg_534[6:0];

assign trunc_ln49_fu_585_p1 = ap_phi_mux_co_0_phi_fu_420_p4[2:0];

assign trunc_ln708_181_fu_1832_p4 = {{mul_ln1118_184_fu_1826_p2[10:3]}};

assign trunc_ln708_182_fu_1860_p4 = {{mul_ln1118_185_fu_1854_p2[10:3]}};

assign trunc_ln708_183_fu_1888_p4 = {{mul_ln1118_186_fu_1882_p2[10:3]}};

assign trunc_ln708_184_fu_1916_p4 = {{mul_ln1118_187_fu_1910_p2[10:3]}};

assign trunc_ln708_185_fu_1943_p4 = {{mul_ln1118_188_fu_1937_p2[10:3]}};

assign trunc_ln708_186_fu_1971_p4 = {{mul_ln1118_189_fu_1965_p2[10:3]}};

assign trunc_ln708_187_fu_1999_p4 = {{mul_ln1118_190_fu_1993_p2[10:3]}};

assign trunc_ln708_s_fu_1804_p4 = {{mul_ln1118_183_fu_1798_p2[10:3]}};

assign trunc_ln_fu_1777_p4 = {{mul_ln1118_fu_1771_p2[10:3]}};

assign w_fu_1506_p2 = (select_ln21_reg_2159 + 5'd1);

assign xor_ln19_fu_1035_p2 = (icmp_ln21_fu_857_p2 ^ 1'd1);

assign zext_ln12_fu_576_p1 = i_0_reg_393;

assign zext_ln1494_fu_1427_p1 = $unsigned(sext_ln49_2_fu_1423_p1);

assign zext_ln19_1_fu_877_p1 = add_ln19_7_fu_871_p2;

assign zext_ln19_2_fu_1263_p1 = $unsigned(sext_ln19_fu_1260_p1);

assign zext_ln19_3_fu_1461_p1 = $unsigned(sext_ln19_1_fu_1457_p1);

assign zext_ln19_4_fu_1554_p1 = $unsigned(sext_ln19_3_fu_1551_p1);

assign zext_ln19_5_fu_1591_p1 = $unsigned(sext_ln19_4_fu_1587_p1);

assign zext_ln19_6_fu_1678_p1 = $unsigned(sext_ln19_6_fu_1675_p1);

assign zext_ln19_7_fu_1691_p1 = $unsigned(sext_ln19_7_fu_1687_p1);

assign zext_ln19_fu_581_p1 = ap_phi_mux_co_0_phi_fu_420_p4;

assign zext_ln21_1_fu_699_p1 = ap_phi_mux_h_0_phi_fu_442_p4;

assign zext_ln21_2_fu_1131_p1 = add_ln34_2_fu_1081_p2;

assign zext_ln21_3_fu_1135_p1 = add_ln34_2_fu_1081_p2;

assign zext_ln21_fu_695_p1 = ap_phi_mux_h_0_phi_fu_442_p4;

assign zext_ln23_1_fu_1465_p1 = select_ln21_reg_2159;

assign zext_ln23_2_fu_1368_p1 = select_ln21_reg_2159;

assign zext_ln23_fu_1365_p1 = select_ln21_reg_2159;

assign zext_ln35_fu_1511_p1 = w_fu_1506_p2;

assign zext_ln38_1_fu_799_p1 = shl_ln38_3_fu_791_p3;

assign zext_ln38_2_fu_823_p1 = shl_ln38_4_fu_815_p3;

assign zext_ln38_3_fu_835_p1 = shl_ln38_5_fu_827_p3;

assign zext_ln38_4_fu_1095_p1 = shl_ln38_4_dup_fu_1087_p3;

assign zext_ln38_5_fu_1107_p1 = shl_ln38_5_dup_fu_1099_p3;

assign zext_ln38_6_fu_1201_p1 = shl_ln38_4_mid1_fu_1193_p3;

assign zext_ln38_7_fu_1213_p1 = shl_ln38_5_mid1_fu_1205_p3;

assign zext_ln38_fu_787_p1 = shl_ln38_2_fu_779_p3;

assign zext_ln42_1_fu_1652_p1 = $unsigned(sext_ln19_5_fu_1648_p1);

assign zext_ln42_fu_1502_p1 = $unsigned(sext_ln19_2_fu_1498_p1);

assign zext_ln49_1_fu_609_p1 = shl_ln49_1_fu_601_p3;

assign zext_ln49_2_fu_613_p1 = shl_ln49_1_fu_601_p3;

assign zext_ln49_3_fu_905_p1 = shl_ln49_mid1_fu_897_p3;

assign zext_ln49_4_fu_917_p1 = shl_ln49_1_mid1_fu_909_p3;

assign zext_ln49_5_fu_921_p1 = shl_ln49_1_mid1_fu_909_p3;

assign zext_ln49_6_fu_889_p1 = select_ln19_1_fu_881_p3;

assign zext_ln49_7_fu_1704_p1 = $unsigned(sext_ln19_8_fu_1700_p1);

assign zext_ln49_fu_597_p1 = shl_ln_fu_589_p3;

always @ (posedge ap_clk) begin
    sub_ln49_1_reg_2095[1:0] <= 2'b00;
    sub_ln38_reg_2100[1:0] <= 2'b00;
    sub_ln49_2_reg_2126[1:0] <= 2'b00;
    select_ln21_4_reg_2186[1:0] <= 2'b00;
    select_ln21_6_reg_2199[1:0] <= 2'b00;
    select_ln21_3_reg_2222[1:0] <= 2'b00;
    zext_ln23_1_reg_2265[10:5] <= 6'b000000;
    zext_ln35_reg_2292[10:5] <= 6'b000000;
end

endmodule //conv1
