

================================================================
== Vivado HLS Report for 'hard_tanh'
================================================================
* Date:           Mon Aug 30 22:36:25 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.468 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     416|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|        0|     416|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|        0|   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|        0|   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |icmp_ln1494_1_fu_134_p2     |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln1494_2_fu_176_p2     |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln1494_3_fu_218_p2     |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln1494_4_fu_260_p2     |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln1494_5_fu_302_p2     |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln1494_6_fu_344_p2     |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln1494_7_fu_386_p2     |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln1494_fu_92_p2        |   icmp   |      0|  0|  13|          16|          11|
    |icmp_ln1495_1_fu_140_p2     |   icmp   |      0|  0|  13|          16|          12|
    |icmp_ln1495_2_fu_182_p2     |   icmp   |      0|  0|  13|          16|          12|
    |icmp_ln1495_3_fu_224_p2     |   icmp   |      0|  0|  13|          16|          12|
    |icmp_ln1495_4_fu_266_p2     |   icmp   |      0|  0|  13|          16|          12|
    |icmp_ln1495_5_fu_308_p2     |   icmp   |      0|  0|  13|          16|          12|
    |icmp_ln1495_6_fu_350_p2     |   icmp   |      0|  0|  13|          16|          12|
    |icmp_ln1495_7_fu_392_p2     |   icmp   |      0|  0|  13|          16|          12|
    |icmp_ln1495_fu_98_p2        |   icmp   |      0|  0|  13|          16|          12|
    |or_ln1494_1_fu_158_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln1494_2_fu_200_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln1494_3_fu_242_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln1494_4_fu_284_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln1494_5_fu_326_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln1494_6_fu_368_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln1494_7_fu_410_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln1494_fu_116_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln1494_10_fu_318_p3  |  select  |      0|  0|  12|           1|          11|
    |select_ln1494_12_fu_360_p3  |  select  |      0|  0|  12|           1|          11|
    |select_ln1494_14_fu_402_p3  |  select  |      0|  0|  12|           1|          11|
    |select_ln1494_2_fu_150_p3   |  select  |      0|  0|  12|           1|          11|
    |select_ln1494_31_fu_122_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1494_32_fu_164_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1494_33_fu_206_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1494_34_fu_248_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1494_35_fu_290_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1494_36_fu_332_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1494_37_fu_374_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1494_38_fu_416_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1494_4_fu_192_p3   |  select  |      0|  0|  12|           1|          11|
    |select_ln1494_6_fu_234_p3   |  select  |      0|  0|  12|           1|          11|
    |select_ln1494_8_fu_276_p3   |  select  |      0|  0|  12|           1|          11|
    |select_ln1494_fu_108_p3     |  select  |      0|  0|  12|           1|          11|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 416|         280|         376|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs |   hard_tanh   | return value |
|ap_return_0    | out |   16| ap_ctrl_hs |   hard_tanh   | return value |
|ap_return_1    | out |   16| ap_ctrl_hs |   hard_tanh   | return value |
|ap_return_2    | out |   16| ap_ctrl_hs |   hard_tanh   | return value |
|ap_return_3    | out |   16| ap_ctrl_hs |   hard_tanh   | return value |
|ap_return_4    | out |   16| ap_ctrl_hs |   hard_tanh   | return value |
|ap_return_5    | out |   16| ap_ctrl_hs |   hard_tanh   | return value |
|ap_return_6    | out |   16| ap_ctrl_hs |   hard_tanh   | return value |
|ap_return_7    | out |   16| ap_ctrl_hs |   hard_tanh   | return value |
|data_0_V_read  |  in |   16|   ap_none  | data_0_V_read |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  | data_1_V_read |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  | data_2_V_read |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  | data_3_V_read |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  | data_4_V_read |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  | data_5_V_read |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  | data_6_V_read |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  | data_7_V_read |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 2 'read' 'data_7_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 3 'read' 'data_6_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 4 'read' 'data_5_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 5 'read' 'data_4_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 6 'read' 'data_3_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 7 'read' 'data_2_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 8 'read' 'data_1_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 9 'read' 'data_0_V_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [firmware/nnet_utils/nnet_activation.h:334]   --->   Operation 10 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:335]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp)" [firmware/nnet_utils/nnet_activation.h:336]   --->   Operation 12 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.09ns)   --->   "%icmp_ln1494 = icmp sgt i16 %data_0_V_read_7, 1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 13 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%icmp_ln1495 = icmp slt i16 %data_0_V_read_7, -1024" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 14 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_31)   --->   "%trunc_ln347 = trunc i16 %data_0_V_read_7 to i12" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 15 'trunc' 'trunc_ln347' <Predicate = (!or_ln1494)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_31)   --->   "%select_ln1494 = select i1 %icmp_ln1494, i12 1024, i12 -1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 16 'select' 'select_ln1494' <Predicate = (or_ln1494)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_31)   --->   "%or_ln1494 = or i1 %icmp_ln1494, %icmp_ln1495" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 17 'or' 'or_ln1494' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1494_31 = select i1 %or_ln1494, i12 %select_ln1494, i12 %trunc_ln347" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 18 'select' 'select_ln1494_31' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i12 %select_ln1494_31 to i16" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 19 'sext' 'sext_ln1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.09ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_7, 1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 20 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.09ns)   --->   "%icmp_ln1495_1 = icmp slt i16 %data_1_V_read_7, -1024" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 21 'icmp' 'icmp_ln1495_1' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_32)   --->   "%trunc_ln347_22 = trunc i16 %data_1_V_read_7 to i12" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 22 'trunc' 'trunc_ln347_22' <Predicate = (!or_ln1494_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_32)   --->   "%select_ln1494_2 = select i1 %icmp_ln1494_1, i12 1024, i12 -1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 23 'select' 'select_ln1494_2' <Predicate = (or_ln1494_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_32)   --->   "%or_ln1494_1 = or i1 %icmp_ln1494_1, %icmp_ln1495_1" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 24 'or' 'or_ln1494_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1494_32 = select i1 %or_ln1494_1, i12 %select_ln1494_2, i12 %trunc_ln347_22" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 25 'select' 'select_ln1494_32' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i12 %select_ln1494_32 to i16" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 26 'sext' 'sext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.09ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_5, 1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 27 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.09ns)   --->   "%icmp_ln1495_2 = icmp slt i16 %data_2_V_read_5, -1024" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 28 'icmp' 'icmp_ln1495_2' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_33)   --->   "%trunc_ln347_23 = trunc i16 %data_2_V_read_5 to i12" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 29 'trunc' 'trunc_ln347_23' <Predicate = (!or_ln1494_2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_33)   --->   "%select_ln1494_4 = select i1 %icmp_ln1494_2, i12 1024, i12 -1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 30 'select' 'select_ln1494_4' <Predicate = (or_ln1494_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_33)   --->   "%or_ln1494_2 = or i1 %icmp_ln1494_2, %icmp_ln1495_2" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 31 'or' 'or_ln1494_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1494_33 = select i1 %or_ln1494_2, i12 %select_ln1494_4, i12 %trunc_ln347_23" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 32 'select' 'select_ln1494_33' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i12 %select_ln1494_33 to i16" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 33 'sext' 'sext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.09ns)   --->   "%icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_6, 1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 34 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.09ns)   --->   "%icmp_ln1495_3 = icmp slt i16 %data_3_V_read_6, -1024" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 35 'icmp' 'icmp_ln1495_3' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_34)   --->   "%trunc_ln347_24 = trunc i16 %data_3_V_read_6 to i12" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 36 'trunc' 'trunc_ln347_24' <Predicate = (!or_ln1494_3)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_34)   --->   "%select_ln1494_6 = select i1 %icmp_ln1494_3, i12 1024, i12 -1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 37 'select' 'select_ln1494_6' <Predicate = (or_ln1494_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_34)   --->   "%or_ln1494_3 = or i1 %icmp_ln1494_3, %icmp_ln1495_3" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 38 'or' 'or_ln1494_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1494_34 = select i1 %or_ln1494_3, i12 %select_ln1494_6, i12 %trunc_ln347_24" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 39 'select' 'select_ln1494_34' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i12 %select_ln1494_34 to i16" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 40 'sext' 'sext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.09ns)   --->   "%icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_7, 1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 41 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.09ns)   --->   "%icmp_ln1495_4 = icmp slt i16 %data_4_V_read_7, -1024" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 42 'icmp' 'icmp_ln1495_4' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_35)   --->   "%trunc_ln347_25 = trunc i16 %data_4_V_read_7 to i12" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 43 'trunc' 'trunc_ln347_25' <Predicate = (!or_ln1494_4)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_35)   --->   "%select_ln1494_8 = select i1 %icmp_ln1494_4, i12 1024, i12 -1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 44 'select' 'select_ln1494_8' <Predicate = (or_ln1494_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_35)   --->   "%or_ln1494_4 = or i1 %icmp_ln1494_4, %icmp_ln1495_4" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 45 'or' 'or_ln1494_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1494_35 = select i1 %or_ln1494_4, i12 %select_ln1494_8, i12 %trunc_ln347_25" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 46 'select' 'select_ln1494_35' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i12 %select_ln1494_35 to i16" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 47 'sext' 'sext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.09ns)   --->   "%icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_7, 1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 48 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.09ns)   --->   "%icmp_ln1495_5 = icmp slt i16 %data_5_V_read_7, -1024" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 49 'icmp' 'icmp_ln1495_5' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_36)   --->   "%trunc_ln347_26 = trunc i16 %data_5_V_read_7 to i12" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 50 'trunc' 'trunc_ln347_26' <Predicate = (!or_ln1494_5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_36)   --->   "%select_ln1494_10 = select i1 %icmp_ln1494_5, i12 1024, i12 -1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 51 'select' 'select_ln1494_10' <Predicate = (or_ln1494_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_36)   --->   "%or_ln1494_5 = or i1 %icmp_ln1494_5, %icmp_ln1495_5" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 52 'or' 'or_ln1494_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1494_36 = select i1 %or_ln1494_5, i12 %select_ln1494_10, i12 %trunc_ln347_26" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 53 'select' 'select_ln1494_36' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i12 %select_ln1494_36 to i16" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 54 'sext' 'sext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.09ns)   --->   "%icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_7, 1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 55 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.09ns)   --->   "%icmp_ln1495_6 = icmp slt i16 %data_6_V_read_7, -1024" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 56 'icmp' 'icmp_ln1495_6' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_37)   --->   "%trunc_ln347_27 = trunc i16 %data_6_V_read_7 to i12" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 57 'trunc' 'trunc_ln347_27' <Predicate = (!or_ln1494_6)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_37)   --->   "%select_ln1494_12 = select i1 %icmp_ln1494_6, i12 1024, i12 -1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 58 'select' 'select_ln1494_12' <Predicate = (or_ln1494_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_37)   --->   "%or_ln1494_6 = or i1 %icmp_ln1494_6, %icmp_ln1495_6" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 59 'or' 'or_ln1494_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1494_37 = select i1 %or_ln1494_6, i12 %select_ln1494_12, i12 %trunc_ln347_27" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 60 'select' 'select_ln1494_37' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1494_6 = sext i12 %select_ln1494_37 to i16" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 61 'sext' 'sext_ln1494_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.09ns)   --->   "%icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_7, 1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 62 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.09ns)   --->   "%icmp_ln1495_7 = icmp slt i16 %data_7_V_read_7, -1024" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 63 'icmp' 'icmp_ln1495_7' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_38)   --->   "%trunc_ln347_28 = trunc i16 %data_7_V_read_7 to i12" [firmware/nnet_utils/nnet_activation.h:347]   --->   Operation 64 'trunc' 'trunc_ln347_28' <Predicate = (!or_ln1494_7)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_38)   --->   "%select_ln1494_14 = select i1 %icmp_ln1494_7, i12 1024, i12 -1024" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 65 'select' 'select_ln1494_14' <Predicate = (or_ln1494_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln1494_38)   --->   "%or_ln1494_7 = or i1 %icmp_ln1494_7, %icmp_ln1495_7" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 66 'or' 'or_ln1494_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln1494_38 = select i1 %or_ln1494_7, i12 %select_ln1494_14, i12 %trunc_ln347_28" [firmware/nnet_utils/nnet_activation.h:346]   --->   Operation 67 'select' 'select_ln1494_38' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i12 %select_ln1494_38 to i16" [firmware/nnet_utils/nnet_activation.h:331]   --->   Operation 68 'sext' 'sext_ln331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %sext_ln1494, 0" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 69 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %sext_ln1494_1, 1" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 70 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %sext_ln1494_2, 2" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 71 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %sext_ln1494_3, 3" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 72 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %sext_ln1494_4, 4" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 73 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %sext_ln1494_5, 5" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 74 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %sext_ln1494_6, 6" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 75 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %sext_ln331, 7" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 76 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7" [firmware/nnet_utils/nnet_activation.h:351]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_V_read_7    (read           ) [ 00]
data_6_V_read_7    (read           ) [ 00]
data_5_V_read_7    (read           ) [ 00]
data_4_V_read_7    (read           ) [ 00]
data_3_V_read_6    (read           ) [ 00]
data_2_V_read_5    (read           ) [ 00]
data_1_V_read_7    (read           ) [ 00]
data_0_V_read_7    (read           ) [ 00]
tmp                (specregionbegin) [ 00]
specpipeline_ln335 (specpipeline   ) [ 00]
empty              (specregionend  ) [ 00]
icmp_ln1494        (icmp           ) [ 00]
icmp_ln1495        (icmp           ) [ 00]
trunc_ln347        (trunc          ) [ 00]
select_ln1494      (select         ) [ 00]
or_ln1494          (or             ) [ 01]
select_ln1494_31   (select         ) [ 00]
sext_ln1494        (sext           ) [ 00]
icmp_ln1494_1      (icmp           ) [ 00]
icmp_ln1495_1      (icmp           ) [ 00]
trunc_ln347_22     (trunc          ) [ 00]
select_ln1494_2    (select         ) [ 00]
or_ln1494_1        (or             ) [ 01]
select_ln1494_32   (select         ) [ 00]
sext_ln1494_1      (sext           ) [ 00]
icmp_ln1494_2      (icmp           ) [ 00]
icmp_ln1495_2      (icmp           ) [ 00]
trunc_ln347_23     (trunc          ) [ 00]
select_ln1494_4    (select         ) [ 00]
or_ln1494_2        (or             ) [ 01]
select_ln1494_33   (select         ) [ 00]
sext_ln1494_2      (sext           ) [ 00]
icmp_ln1494_3      (icmp           ) [ 00]
icmp_ln1495_3      (icmp           ) [ 00]
trunc_ln347_24     (trunc          ) [ 00]
select_ln1494_6    (select         ) [ 00]
or_ln1494_3        (or             ) [ 01]
select_ln1494_34   (select         ) [ 00]
sext_ln1494_3      (sext           ) [ 00]
icmp_ln1494_4      (icmp           ) [ 00]
icmp_ln1495_4      (icmp           ) [ 00]
trunc_ln347_25     (trunc          ) [ 00]
select_ln1494_8    (select         ) [ 00]
or_ln1494_4        (or             ) [ 01]
select_ln1494_35   (select         ) [ 00]
sext_ln1494_4      (sext           ) [ 00]
icmp_ln1494_5      (icmp           ) [ 00]
icmp_ln1495_5      (icmp           ) [ 00]
trunc_ln347_26     (trunc          ) [ 00]
select_ln1494_10   (select         ) [ 00]
or_ln1494_5        (or             ) [ 01]
select_ln1494_36   (select         ) [ 00]
sext_ln1494_5      (sext           ) [ 00]
icmp_ln1494_6      (icmp           ) [ 00]
icmp_ln1495_6      (icmp           ) [ 00]
trunc_ln347_27     (trunc          ) [ 00]
select_ln1494_12   (select         ) [ 00]
or_ln1494_6        (or             ) [ 01]
select_ln1494_37   (select         ) [ 00]
sext_ln1494_6      (sext           ) [ 00]
icmp_ln1494_7      (icmp           ) [ 00]
icmp_ln1495_7      (icmp           ) [ 00]
trunc_ln347_28     (trunc          ) [ 00]
select_ln1494_14   (select         ) [ 00]
or_ln1494_7        (or             ) [ 01]
select_ln1494_38   (select         ) [ 00]
sext_ln331         (sext           ) [ 00]
mrv                (insertvalue    ) [ 00]
mrv_1              (insertvalue    ) [ 00]
mrv_2              (insertvalue    ) [ 00]
mrv_3              (insertvalue    ) [ 00]
mrv_4              (insertvalue    ) [ 00]
mrv_5              (insertvalue    ) [ 00]
mrv_6              (insertvalue    ) [ 00]
mrv_7              (insertvalue    ) [ 00]
ret_ln351          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="data_7_V_read_7_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_7/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="data_6_V_read_7_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_7/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="data_5_V_read_7_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_7/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_4_V_read_7_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_7/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data_3_V_read_6_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_6/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_2_V_read_5_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data_1_V_read_7_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_7/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_0_V_read_7_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln1494_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln1495_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln347_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="select_ln1494_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="or_ln1494_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln1494_31_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_31/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln1494_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln1494_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln1495_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln347_22_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347_22/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="select_ln1494_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="12" slack="0"/>
<pin id="153" dir="0" index="2" bw="12" slack="0"/>
<pin id="154" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln1494_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln1494_32_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_32/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln1494_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln1494_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln1495_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln347_23_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347_23/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln1494_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln1494_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln1494_33_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="0" index="2" bw="12" slack="0"/>
<pin id="210" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_33/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln1494_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln1494_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln1495_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495_3/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln347_24_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347_24/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln1494_6_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_6/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln1494_3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494_3/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln1494_34_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="0" index="2" bw="12" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_34/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln1494_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_3/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln1494_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln1495_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495_4/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln347_25_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347_25/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln1494_8_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="12" slack="0"/>
<pin id="279" dir="0" index="2" bw="12" slack="0"/>
<pin id="280" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_8/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln1494_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494_4/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln1494_35_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="12" slack="0"/>
<pin id="293" dir="0" index="2" bw="12" slack="0"/>
<pin id="294" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_35/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln1494_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_4/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln1494_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln1495_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495_5/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln347_26_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347_26/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln1494_10_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="12" slack="0"/>
<pin id="321" dir="0" index="2" bw="12" slack="0"/>
<pin id="322" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_10/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln1494_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494_5/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln1494_36_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="12" slack="0"/>
<pin id="335" dir="0" index="2" bw="12" slack="0"/>
<pin id="336" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_36/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln1494_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_5/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln1494_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln1495_6_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495_6/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln347_27_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347_27/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln1494_12_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="12" slack="0"/>
<pin id="363" dir="0" index="2" bw="12" slack="0"/>
<pin id="364" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_12/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln1494_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494_6/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln1494_37_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="12" slack="0"/>
<pin id="377" dir="0" index="2" bw="12" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_37/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln1494_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_6/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln1494_7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_7/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln1495_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495_7/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln347_28_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347_28/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln1494_14_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="12" slack="0"/>
<pin id="405" dir="0" index="2" bw="12" slack="0"/>
<pin id="406" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_14/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln1494_7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494_7/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln1494_38_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="12" slack="0"/>
<pin id="419" dir="0" index="2" bw="12" slack="0"/>
<pin id="420" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_38/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln331_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln331/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mrv_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="0" index="1" bw="12" slack="0"/>
<pin id="431" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mrv_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="128" slack="0"/>
<pin id="436" dir="0" index="1" bw="12" slack="0"/>
<pin id="437" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mrv_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="128" slack="0"/>
<pin id="442" dir="0" index="1" bw="12" slack="0"/>
<pin id="443" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mrv_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="128" slack="0"/>
<pin id="448" dir="0" index="1" bw="12" slack="0"/>
<pin id="449" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="mrv_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="128" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mrv_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="128" slack="0"/>
<pin id="460" dir="0" index="1" bw="12" slack="0"/>
<pin id="461" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mrv_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="128" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="mrv_7_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="128" slack="0"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="86" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="92" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="92" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="98" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="108" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="104" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="80" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="80" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="80" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="134" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="134" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="140" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="150" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="146" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="74" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="74" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="74" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="176" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="176" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="182" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="192" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="188" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="68" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="68" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="68" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="218" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="218" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="224" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="234" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="230" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="62" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="62" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="62" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="260" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="260" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="266" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="276" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="272" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="56" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="56" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="56" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="302" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="302" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="308" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="318" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="314" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="50" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="50" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="50" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="344" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="344" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="350" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="360" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="356" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="44" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="44" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="44" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="386" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="38" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="386" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="392" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="402" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="398" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="130" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="172" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="214" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="256" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="298" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="340" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="382" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="424" pin="1"/><net_sink comp="470" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: hard_tanh : data_0_V_read | {1 }
	Port: hard_tanh : data_1_V_read | {1 }
	Port: hard_tanh : data_2_V_read | {1 }
	Port: hard_tanh : data_3_V_read | {1 }
	Port: hard_tanh : data_4_V_read | {1 }
	Port: hard_tanh : data_5_V_read | {1 }
	Port: hard_tanh : data_6_V_read | {1 }
	Port: hard_tanh : data_7_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		select_ln1494 : 1
		or_ln1494 : 1
		select_ln1494_31 : 1
		sext_ln1494 : 2
		select_ln1494_2 : 1
		or_ln1494_1 : 1
		select_ln1494_32 : 1
		sext_ln1494_1 : 2
		select_ln1494_4 : 1
		or_ln1494_2 : 1
		select_ln1494_33 : 1
		sext_ln1494_2 : 2
		select_ln1494_6 : 1
		or_ln1494_3 : 1
		select_ln1494_34 : 1
		sext_ln1494_3 : 2
		select_ln1494_8 : 1
		or_ln1494_4 : 1
		select_ln1494_35 : 1
		sext_ln1494_4 : 2
		select_ln1494_10 : 1
		or_ln1494_5 : 1
		select_ln1494_36 : 1
		sext_ln1494_5 : 2
		select_ln1494_12 : 1
		or_ln1494_6 : 1
		select_ln1494_37 : 1
		sext_ln1494_6 : 2
		select_ln1494_14 : 1
		or_ln1494_7 : 1
		select_ln1494_38 : 1
		sext_ln331 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		ret_ln351 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln1494_fu_92     |    0    |    13   |
|          |      icmp_ln1495_fu_98     |    0    |    13   |
|          |    icmp_ln1494_1_fu_134    |    0    |    13   |
|          |    icmp_ln1495_1_fu_140    |    0    |    13   |
|          |    icmp_ln1494_2_fu_176    |    0    |    13   |
|          |    icmp_ln1495_2_fu_182    |    0    |    13   |
|          |    icmp_ln1494_3_fu_218    |    0    |    13   |
|   icmp   |    icmp_ln1495_3_fu_224    |    0    |    13   |
|          |    icmp_ln1494_4_fu_260    |    0    |    13   |
|          |    icmp_ln1495_4_fu_266    |    0    |    13   |
|          |    icmp_ln1494_5_fu_302    |    0    |    13   |
|          |    icmp_ln1495_5_fu_308    |    0    |    13   |
|          |    icmp_ln1494_6_fu_344    |    0    |    13   |
|          |    icmp_ln1495_6_fu_350    |    0    |    13   |
|          |    icmp_ln1494_7_fu_386    |    0    |    13   |
|          |    icmp_ln1495_7_fu_392    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |    select_ln1494_fu_108    |    0    |    12   |
|          |   select_ln1494_31_fu_122  |    0    |    12   |
|          |   select_ln1494_2_fu_150   |    0    |    12   |
|          |   select_ln1494_32_fu_164  |    0    |    12   |
|          |   select_ln1494_4_fu_192   |    0    |    12   |
|          |   select_ln1494_33_fu_206  |    0    |    12   |
|          |   select_ln1494_6_fu_234   |    0    |    12   |
|  select  |   select_ln1494_34_fu_248  |    0    |    12   |
|          |   select_ln1494_8_fu_276   |    0    |    12   |
|          |   select_ln1494_35_fu_290  |    0    |    12   |
|          |   select_ln1494_10_fu_318  |    0    |    12   |
|          |   select_ln1494_36_fu_332  |    0    |    12   |
|          |   select_ln1494_12_fu_360  |    0    |    12   |
|          |   select_ln1494_37_fu_374  |    0    |    12   |
|          |   select_ln1494_14_fu_402  |    0    |    12   |
|          |   select_ln1494_38_fu_416  |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |      or_ln1494_fu_116      |    0    |    2    |
|          |     or_ln1494_1_fu_158     |    0    |    2    |
|          |     or_ln1494_2_fu_200     |    0    |    2    |
|    or    |     or_ln1494_3_fu_242     |    0    |    2    |
|          |     or_ln1494_4_fu_284     |    0    |    2    |
|          |     or_ln1494_5_fu_326     |    0    |    2    |
|          |     or_ln1494_6_fu_368     |    0    |    2    |
|          |     or_ln1494_7_fu_410     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | data_7_V_read_7_read_fu_44 |    0    |    0    |
|          | data_6_V_read_7_read_fu_50 |    0    |    0    |
|          | data_5_V_read_7_read_fu_56 |    0    |    0    |
|   read   | data_4_V_read_7_read_fu_62 |    0    |    0    |
|          | data_3_V_read_6_read_fu_68 |    0    |    0    |
|          | data_2_V_read_5_read_fu_74 |    0    |    0    |
|          | data_1_V_read_7_read_fu_80 |    0    |    0    |
|          | data_0_V_read_7_read_fu_86 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln347_fu_104     |    0    |    0    |
|          |    trunc_ln347_22_fu_146   |    0    |    0    |
|          |    trunc_ln347_23_fu_188   |    0    |    0    |
|   trunc  |    trunc_ln347_24_fu_230   |    0    |    0    |
|          |    trunc_ln347_25_fu_272   |    0    |    0    |
|          |    trunc_ln347_26_fu_314   |    0    |    0    |
|          |    trunc_ln347_27_fu_356   |    0    |    0    |
|          |    trunc_ln347_28_fu_398   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     sext_ln1494_fu_130     |    0    |    0    |
|          |    sext_ln1494_1_fu_172    |    0    |    0    |
|          |    sext_ln1494_2_fu_214    |    0    |    0    |
|   sext   |    sext_ln1494_3_fu_256    |    0    |    0    |
|          |    sext_ln1494_4_fu_298    |    0    |    0    |
|          |    sext_ln1494_5_fu_340    |    0    |    0    |
|          |    sext_ln1494_6_fu_382    |    0    |    0    |
|          |      sext_ln331_fu_424     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mrv_fu_428         |    0    |    0    |
|          |        mrv_1_fu_434        |    0    |    0    |
|          |        mrv_2_fu_440        |    0    |    0    |
|insertvalue|        mrv_3_fu_446        |    0    |    0    |
|          |        mrv_4_fu_452        |    0    |    0    |
|          |        mrv_5_fu_458        |    0    |    0    |
|          |        mrv_6_fu_464        |    0    |    0    |
|          |        mrv_7_fu_470        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   416   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   416  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   416  |
+-----------+--------+--------+
