{
  "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "designs/1342/top.sv:1.1-26.10"
      },
      "ports": {
        "input_data": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "output_data": {
          "direction": "output",
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
        }
      },
      "cells": {
        "$auto$opt_expr.cc:276:group_cell_inputs$45": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 26, 27, 28, 29, 30 ],
            "B": [ 2, 3, 4, 5, 6 ],
            "Y": [ 31, 32, 33, 34, 35 ]
          }
        },
        "$sub$designs/1342/top.sv:17$6": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000010001"
          },
          "attributes": {
            "src": "designs/1342/top.sv:17.23-17.94"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 2, 3, 4, 5, 6 ],
            "Y": [ 26, 27, 28, 29, 30, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ]
          }
        },
        "$sub$designs/1342/top.sv:24$37": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "designs/1342/top.sv:24.27-24.114"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 31, 32, 33, 34, 35, 36, 37, 38, 39 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ]
          }
        }
      },
      "netnames": {
        "$sub$designs/1342/top.sv:17$6_Y": {
          "hide_name": 1,
          "bits": [ 26, 27, 28, 29, 30, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "designs/1342/top.sv:17.23-17.94",
            "unused_bits": "9 10 11 12 13 14 15 16"
          }
        },
        "input_data": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "designs/1342/top.sv:2.17-2.27"
          }
        },
        "output_data": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25 ],
          "attributes": {
            "src": "designs/1342/top.sv:3.19-3.30"
          }
        },
        "temp_1": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
          "attributes": {
            "src": "designs/1342/top.sv:7.18-7.24",
            "unused_bits": "9 10 11 12 13 14 15 16"
          }
        }
      }
    }
  }
}
