// Seed: 306924910
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output tri0 id_3,
    output id_4,
    output id_5,
    output id_6,
    output id_7,
    input id_8,
    input logic id_9,
    output id_10
);
  assign id_3[1'd0==1] = 1;
  logic id_11;
  logic id_12;
  logic id_13;
  assign id_5 = !id_2;
endmodule
