// Seed: 576245690
module module_0 (
    output wand id_0,
    output supply0 id_1
);
  wire id_3;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd76,
    parameter id_1 = 32'd54
) (
    input supply1 _id_0,
    input wor _id_1,
    input supply0 id_2,
    output wor id_3,
    output uwire id_4,
    output wor id_5
);
  wire  id_7;
  logic id_8;
  ;
  wire [-1 : id_0  <  -1  -  id_1] id_9;
  wire [1 : id_0] id_10;
  logic [-1 : 1] id_11;
  nor primCall (id_3, id_2, id_7, id_10, id_8);
  assign id_5  = ~id_9;
  assign id_10 = id_8;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
