module stencil_stencil_Pipeline_stencil_label2 (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,sol_1_address0,sol_1_ce0,sol_1_we0,sol_1_d0,sol_1_address1,sol_1_ce1,sol_1_we1,sol_1_d1,sol_0_address0,sol_0_ce0,sol_0_we0,sol_0_d0,sol_0_address1,sol_0_ce1,sol_0_we1,sol_0_d1,r,orig_0_address0,orig_0_ce0,orig_0_q0,orig_0_address1,orig_0_ce1,orig_0_q1,orig_1_address0,orig_1_ce0,orig_1_q0,orig_1_address1,orig_1_ce1,orig_1_q1,indvars_iv_next173,tmp_4,filter_load_2,filter_load_5,filter_load_1,filter_load_8,filter_load,filter_load_6,filter_load_4,filter_load_3,filter_load_7,tmp); 
parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] sol_1_address0;
output   sol_1_ce0;
output   sol_1_we0;
output  [31:0] sol_1_d0;
output  [11:0] sol_1_address1;
output   sol_1_ce1;
output   sol_1_we1;
output  [31:0] sol_1_d1;
output  [11:0] sol_0_address0;
output   sol_0_ce0;
output   sol_0_we0;
output  [31:0] sol_0_d0;
output  [11:0] sol_0_address1;
output   sol_0_ce1;
output   sol_0_we1;
output  [31:0] sol_0_d1;
input  [6:0] r;
output  [11:0] orig_0_address0;
output   orig_0_ce0;
input  [31:0] orig_0_q0;
output  [11:0] orig_0_address1;
output   orig_0_ce1;
input  [31:0] orig_0_q1;
output  [11:0] orig_1_address0;
output   orig_1_ce0;
input  [31:0] orig_1_q0;
output  [11:0] orig_1_address1;
output   orig_1_ce1;
input  [31:0] orig_1_q1;
input  [6:0] indvars_iv_next173;
input  [6:0] tmp_4;
input  [31:0] filter_load_2;
input  [31:0] filter_load_5;
input  [31:0] filter_load_1;
input  [31:0] filter_load_8;
input  [31:0] filter_load;
input  [31:0] filter_load_6;
input  [31:0] filter_load_4;
input  [31:0] filter_load_3;
input  [31:0] filter_load_7;
input  [11:0] tmp;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln8_reg_1743;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [31:0] reg_566;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg  signed [31:0] reg_574;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_pp0_stage7_11001;
reg  signed [31:0] reg_587;
reg  signed [31:0] reg_595;
reg  signed [31:0] reg_602;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
reg  signed [31:0] reg_611;
reg  signed [31:0] reg_620;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage0_11001;
reg  signed [31:0] reg_630;
wire   [31:0] grp_fu_530_p2;
reg   [31:0] reg_640;
wire   [31:0] grp_fu_534_p2;
reg   [31:0] reg_644;
wire   [31:0] grp_fu_538_p2;
reg   [31:0] reg_648;
wire   [31:0] grp_fu_542_p2;
reg   [31:0] reg_652;
wire   [31:0] grp_fu_546_p2;
reg   [31:0] reg_656;
wire   [31:0] grp_fu_550_p2;
reg   [31:0] reg_660;
wire   [31:0] grp_fu_554_p2;
reg   [31:0] reg_664;
wire   [31:0] grp_fu_558_p2;
reg   [31:0] reg_668;
wire   [31:0] grp_fu_562_p2;
reg   [31:0] reg_672;
reg   [31:0] reg_676;
reg   [31:0] reg_680;
reg   [31:0] reg_684;
reg   [31:0] reg_688;
reg  signed [31:0] reg_692;
reg   [31:0] reg_701;
reg   [31:0] reg_705;
reg   [31:0] reg_709;
reg   [31:0] reg_713;
reg  signed [31:0] reg_717;
reg   [31:0] reg_725;
reg   [31:0] reg_729;
reg   [31:0] reg_733;
reg   [31:0] reg_737;
reg   [31:0] reg_741;
wire   [31:0] grp_fu_745_p2;
reg   [31:0] reg_751;
reg   [5:0] c_1_reg_1515;
wire   [4:0] lshr_ln_fu_763_p4;
reg   [4:0] lshr_ln_reg_1520;
wire   [3:0] tmp_1_fu_773_p4;
reg   [3:0] tmp_1_reg_1526;
wire   [63:0] zext_ln12_1_fu_793_p1;
reg   [63:0] zext_ln12_1_reg_1532;
reg   [63:0] zext_ln12_1_reg_1532_pp0_iter1_reg;
wire   [63:0] zext_ln12_5_fu_822_p1;
reg   [63:0] zext_ln12_5_reg_1549;
reg   [2:0] tmp_9_reg_1564;
reg   [2:0] tmp_9_reg_1564_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_1573;
reg   [0:0] tmp_2_reg_1573_pp0_iter1_reg;
wire   [4:0] or_ln12_3_fu_859_p3;
reg   [4:0] or_ln12_3_reg_1593;
wire   [11:0] zext_ln12_7_fu_866_p1;
reg   [11:0] zext_ln12_7_reg_1598;
wire   [63:0] zext_ln12_8_fu_883_p1;
reg   [63:0] zext_ln12_8_reg_1603;
wire   [63:0] zext_ln12_2_fu_894_p1;
reg   [63:0] zext_ln12_2_reg_1613;
wire   [63:0] zext_ln12_9_fu_911_p1;
reg   [63:0] zext_ln12_9_reg_1623;
wire   [11:0] or_ln12_7_fu_916_p4;
reg   [11:0] or_ln12_7_reg_1638;
wire   [63:0] zext_ln12_12_fu_924_p1;
reg   [63:0] zext_ln12_12_reg_1643;
reg   [63:0] zext_ln12_12_reg_1643_pp0_iter1_reg;
wire   [11:0] add_ln12_3_fu_942_p2;
reg   [11:0] add_ln12_3_reg_1655;
wire   [11:0] or_ln12_8_fu_947_p4;
reg   [11:0] or_ln12_8_reg_1665;
wire   [63:0] zext_ln12_13_fu_955_p1;
reg   [63:0] zext_ln12_13_reg_1670;
wire   [11:0] or_ln12_9_fu_960_p4;
reg   [11:0] or_ln12_9_reg_1680;
wire   [63:0] zext_ln12_14_fu_968_p1;
reg   [63:0] zext_ln12_14_reg_1685;
wire   [31:0] add_ln13_5_fu_979_p2;
reg   [31:0] add_ln13_5_reg_1700;
wire   [63:0] zext_ln12_11_fu_985_p1;
reg   [63:0] zext_ln12_11_reg_1705;
wire   [31:0] add_ln13_17_fu_989_p2;
reg   [31:0] add_ln13_17_reg_1715;
reg  signed [31:0] orig_1_load_7_reg_1720;
reg  signed [31:0] orig_1_load_9_reg_1727;
wire   [0:0] icmp_ln8_fu_1002_p2;
reg   [0:0] icmp_ln8_reg_1743_pp0_iter1_reg;
wire   [63:0] zext_ln12_17_fu_1013_p1;
reg   [63:0] zext_ln12_17_reg_1747;
wire   [63:0] zext_ln12_fu_1024_p1;
reg   [63:0] zext_ln12_reg_1757;
wire   [31:0] add_ln13_13_fu_1035_p2;
reg   [31:0] add_ln13_13_reg_1774;
reg  signed [31:0] orig_0_load_8_reg_1779;
reg   [31:0] mul_ln13_33_reg_1786;
reg   [31:0] mul_ln13_38_reg_1791;
wire   [63:0] zext_ln12_15_fu_1046_p1;
reg   [63:0] zext_ln12_15_reg_1796;
wire   [63:0] zext_ln12_16_fu_1056_p1;
reg   [63:0] zext_ln12_16_reg_1801;
wire   [31:0] add_ln13_6_fu_1067_p2;
reg   [31:0] add_ln13_6_reg_1821;
wire   [31:0] add_ln13_9_fu_1072_p2;
reg   [31:0] add_ln13_9_reg_1826;
wire   [31:0] add_ln13_14_fu_1084_p2;
reg   [31:0] add_ln13_14_reg_1831;
wire   [31:0] add_ln13_24_fu_1089_p2;
reg   [31:0] add_ln13_24_reg_1841;
wire   [31:0] add_ln13_25_fu_1095_p2;
reg   [31:0] add_ln13_25_reg_1846;
reg  signed [31:0] orig_1_load_13_reg_1856;
reg  signed [31:0] orig_1_load_8_reg_1871;
wire   [31:0] add_ln13_37_fu_1107_p2;
reg   [31:0] add_ln13_37_reg_1878;
reg  signed [31:0] orig_0_load_13_reg_1888;
reg   [31:0] mul_ln13_60_reg_1894;
reg   [31:0] mul_ln13_4_reg_1899;
wire   [31:0] add_ln13_21_fu_1129_p2;
reg   [31:0] add_ln13_21_reg_1904;
wire   [31:0] add_ln13_45_fu_1141_p2;
reg   [31:0] add_ln13_45_reg_1909;
wire   [31:0] add_ln13_53_fu_1153_p2;
reg   [31:0] add_ln13_53_reg_1914;
reg   [31:0] mul_ln13_63_reg_1919;
reg   [31:0] mul_ln13_7_reg_1924;
wire   [31:0] add_ln13_16_fu_1159_p2;
reg   [31:0] add_ln13_16_reg_1929;
wire   [31:0] add_ln13_22_fu_1171_p2;
reg   [31:0] add_ln13_22_reg_1934;
wire   [31:0] add_ln13_32_fu_1176_p2;
reg   [31:0] add_ln13_32_reg_1939;
wire   [31:0] add_ln13_46_fu_1188_p2;
reg   [31:0] add_ln13_46_reg_1944;
reg   [31:0] mul_ln13_66_reg_1949;
wire   [31:0] add_ln13_1_fu_1193_p2;
reg   [31:0] add_ln13_1_reg_1954;
wire   [31:0] temp_2_fu_1202_p2;
reg   [31:0] temp_2_reg_1959;
wire   [31:0] add_ln13_29_fu_1213_p2;
reg   [31:0] add_ln13_29_reg_1964;
wire   [31:0] add_ln13_38_fu_1225_p2;
reg   [31:0] add_ln13_38_reg_1969;
wire   [31:0] add_ln13_40_fu_1230_p2;
reg   [31:0] add_ln13_40_reg_1974;
wire   [31:0] add_ln13_54_fu_1241_p2;
reg   [31:0] add_ln13_54_reg_1979;
wire   [31:0] add_ln13_61_fu_1251_p2;
reg   [31:0] add_ln13_61_reg_1984;
wire   [31:0] temp_fu_1266_p2;
reg   [31:0] temp_reg_1989;
wire   [31:0] temp_1_fu_1282_p2;
reg   [31:0] temp_1_reg_1994;
wire   [31:0] add_ln13_30_fu_1292_p2;
reg   [31:0] add_ln13_30_reg_1999;
wire   [31:0] temp_4_fu_1307_p2;
reg   [31:0] temp_4_reg_2004;
wire   [31:0] temp_5_fu_1323_p2;
reg   [31:0] temp_5_reg_2009;
wire   [31:0] temp_6_fu_1340_p2;
reg   [31:0] temp_6_reg_2014;
wire   [31:0] add_ln13_57_fu_1345_p2;
reg   [31:0] add_ln13_57_reg_2019;
wire   [31:0] add_ln13_62_fu_1357_p2;
reg   [31:0] add_ln13_62_reg_2024;
wire   [31:0] temp_3_fu_1366_p2;
reg   [31:0] temp_3_reg_2029;
wire   [31:0] temp_7_fu_1376_p2;
reg   [31:0] temp_7_reg_2034;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage5_subdone;
reg    ap_condition_exit_pp0_iter1_stage5;
wire    ap_block_pp0_stage6_subdone;
wire   [63:0] zext_ln12_4_fu_806_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln12_3_fu_853_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln16_fu_1390_p1;
reg   [5:0] c_fu_108;
wire   [5:0] add_ln8_fu_1113_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_c_1;
reg    orig_0_ce1_local;
reg   [11:0] orig_0_address1_local;
reg    orig_0_ce0_local;
reg   [11:0] orig_0_address0_local;
reg    orig_1_ce1_local;
reg   [11:0] orig_1_address1_local;
reg    orig_1_ce0_local;
reg   [11:0] orig_1_address0_local;
reg    sol_0_we0_local;
reg   [31:0] sol_0_d0_local;
reg    sol_0_ce0_local;
reg   [11:0] sol_0_address0_local;
reg    sol_0_we1_local;
reg   [31:0] sol_0_d1_local;
reg    sol_0_ce1_local;
reg   [11:0] sol_0_address1_local;
reg    sol_1_we0_local;
reg   [31:0] sol_1_d0_local;
reg    sol_1_ce0_local;
reg   [11:0] sol_1_address0_local;
reg    sol_1_we1_local;
reg   [31:0] sol_1_d1_local;
reg    sol_1_ce1_local;
reg   [11:0] sol_1_address1_local;
reg  signed [31:0] grp_fu_530_p0;
reg  signed [31:0] grp_fu_530_p1;
reg  signed [31:0] grp_fu_534_p0;
reg  signed [31:0] grp_fu_534_p1;
reg  signed [31:0] grp_fu_538_p0;
reg  signed [31:0] grp_fu_538_p1;
reg  signed [31:0] grp_fu_542_p0;
reg  signed [31:0] grp_fu_542_p1;
reg  signed [31:0] grp_fu_546_p0;
reg  signed [31:0] grp_fu_546_p1;
reg  signed [31:0] grp_fu_550_p0;
reg  signed [31:0] grp_fu_550_p1;
reg  signed [31:0] grp_fu_554_p0;
reg  signed [31:0] grp_fu_554_p1;
reg  signed [31:0] grp_fu_558_p0;
reg  signed [31:0] grp_fu_558_p1;
reg  signed [31:0] grp_fu_562_p0;
reg  signed [31:0] grp_fu_562_p1;
wire   [11:0] or_ln_fu_783_p4;
wire   [11:0] add_ln5_1_fu_798_p3;
wire   [11:0] or_ln12_2_fu_812_p4;
wire   [11:0] or_ln12_1_fu_845_p4;
wire   [11:0] or_ln12_4_fu_870_p3;
wire   [11:0] add_ln12_fu_877_p2;
wire   [11:0] add_ln5_fu_888_p3;
wire   [11:0] or_ln12_5_fu_899_p3;
wire   [11:0] add_ln12_1_fu_906_p2;
wire   [6:0] zext_ln12_6_fu_929_p1;
wire   [6:0] add_ln12_2_fu_932_p2;
wire   [11:0] zext_ln12_10_fu_938_p1;
wire   [31:0] add_ln13_4_fu_973_p2;
wire   [5:0] or_ln8_fu_995_p3;
wire   [11:0] add_ln12_7_fu_1008_p2;
wire   [11:0] add_ln_fu_1018_p3;
wire   [31:0] add_ln13_12_fu_1029_p2;
wire   [11:0] add_ln12_4_fu_1041_p2;
wire   [11:0] add_ln12_6_fu_1051_p2;
wire   [31:0] add_ln13_3_fu_1061_p2;
wire   [31:0] add_ln13_11_fu_1078_p2;
wire   [31:0] add_ln13_36_fu_1101_p2;
wire   [31:0] add_ln13_20_fu_1123_p2;
wire   [31:0] add_ln13_44_fu_1135_p2;
wire   [31:0] add_ln13_52_fu_1147_p2;
wire   [31:0] add_ln13_19_fu_1165_p2;
wire   [31:0] add_ln13_43_fu_1182_p2;
wire   [31:0] add_ln13_18_fu_1198_p2;
wire   [31:0] add_ln13_28_fu_1207_p2;
wire   [31:0] add_ln13_35_fu_1219_p2;
wire   [31:0] add_ln13_51_fu_1236_p2;
wire   [31:0] add_ln13_60_fu_1246_p2;
wire   [31:0] add_ln13_fu_1256_p2;
wire   [31:0] add_ln13_2_fu_1261_p2;
wire   [31:0] add_ln13_8_fu_1271_p2;
wire   [31:0] add_ln13_10_fu_1277_p2;
wire   [31:0] add_ln13_27_fu_1287_p2;
wire   [31:0] add_ln13_33_fu_1297_p2;
wire   [31:0] add_ln13_34_fu_1302_p2;
wire   [31:0] add_ln13_41_fu_1312_p2;
wire   [31:0] add_ln13_42_fu_1318_p2;
wire   [31:0] add_ln13_49_fu_1328_p2;
wire   [31:0] add_ln13_50_fu_1334_p2;
wire   [31:0] add_ln13_59_fu_1351_p2;
wire   [31:0] add_ln13_26_fu_1362_p2;
wire   [31:0] add_ln13_58_fu_1371_p2;
wire   [11:0] add_ln12_5_fu_1381_p5;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to0;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 c_fu_108 = 6'd0;
#0 ap_done_reg = 1'b0;
end
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U1(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_530_p0),.din1(grp_fu_530_p1),.ce(1'b1),.dout(grp_fu_530_p2));
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U2(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_534_p0),.din1(grp_fu_534_p1),.ce(1'b1),.dout(grp_fu_534_p2));
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U3(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_538_p0),.din1(grp_fu_538_p1),.ce(1'b1),.dout(grp_fu_538_p2));
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U4(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_542_p0),.din1(grp_fu_542_p1),.ce(1'b1),.dout(grp_fu_542_p2));
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U5(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_546_p0),.din1(grp_fu_546_p1),.ce(1'b1),.dout(grp_fu_546_p2));
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U6(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_550_p0),.din1(grp_fu_550_p1),.ce(1'b1),.dout(grp_fu_550_p2));
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U7(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_554_p0),.din1(grp_fu_554_p1),.ce(1'b1),.dout(grp_fu_554_p2));
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U8(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_558_p0),.din1(grp_fu_558_p1),.ce(1'b1),.dout(grp_fu_558_p2));
stencil_mul_32s_32s_32_2_1 #(.ID( 1 ),.NUM_STAGE( 2 ),.din0_WIDTH( 32 ),.din1_WIDTH( 32 ),.dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U9(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_562_p0),.din1(grp_fu_562_p1),.ce(1'b1),.dout(grp_fu_562_p2));
stencil_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter1_stage5) | ((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_condition_exit_pp0_iter1_stage5) & (ap_idle_pp0_0to0 == 1'b1)) | ((ap_loop_exit_ready == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end
always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_fu_108 <= 6'd0;
    end else if (((icmp_ln8_reg_1743 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        c_fu_108 <= add_ln8_fu_1113_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_574 <= orig_1_q0;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_574 <= orig_1_q1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        reg_620 <= orig_1_q1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_620 <= orig_1_q0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        reg_630 <= orig_0_q1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_630 <= orig_0_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_717 <= orig_0_q1;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_717 <= orig_0_q0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln12_3_reg_1655 <= add_ln12_3_fu_942_p2;
        add_ln13_30_reg_1999 <= add_ln13_30_fu_1292_p2;
        add_ln13_57_reg_2019 <= add_ln13_57_fu_1345_p2;
        add_ln13_62_reg_2024 <= add_ln13_62_fu_1357_p2;
        or_ln12_8_reg_1665[11 : 2] <= or_ln12_8_fu_947_p4[11 : 2];
        or_ln12_9_reg_1680[11 : 2] <= or_ln12_9_fu_960_p4[11 : 2];
        temp_1_reg_1994 <= temp_1_fu_1282_p2;
        temp_4_reg_2004 <= temp_4_fu_1307_p2;
        temp_5_reg_2009 <= temp_5_fu_1323_p2;
        temp_6_reg_2014 <= temp_6_fu_1340_p2;
        temp_reg_1989 <= temp_fu_1266_p2;
        zext_ln12_13_reg_1670[11 : 2] <= zext_ln12_13_fu_955_p1[11 : 2];
        zext_ln12_14_reg_1685[11 : 2] <= zext_ln12_14_fu_968_p1[11 : 2];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln13_13_reg_1774 <= add_ln13_13_fu_1035_p2;
        zext_ln12_15_reg_1796[11 : 2] <= zext_ln12_15_fu_1046_p1[11 : 2];
        zext_ln12_16_reg_1801[11 : 2] <= zext_ln12_16_fu_1056_p1[11 : 2];
        zext_ln12_reg_1757[11 : 0] <= zext_ln12_fu_1024_p1[11 : 0];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln13_14_reg_1831 <= add_ln13_14_fu_1084_p2;
        add_ln13_24_reg_1841 <= add_ln13_24_fu_1089_p2;
        add_ln13_25_reg_1846 <= add_ln13_25_fu_1095_p2;
        add_ln13_6_reg_1821 <= add_ln13_6_fu_1067_p2;
        add_ln13_9_reg_1826 <= add_ln13_9_fu_1072_p2;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln13_16_reg_1929 <= add_ln13_16_fu_1159_p2;
        add_ln13_22_reg_1934 <= add_ln13_22_fu_1171_p2;
        add_ln13_32_reg_1939 <= add_ln13_32_fu_1176_p2;
        add_ln13_46_reg_1944 <= add_ln13_46_fu_1188_p2;
        or_ln12_3_reg_1593[4 : 1] <= or_ln12_3_fu_859_p3[4 : 1];
        zext_ln12_7_reg_1598[4 : 1] <= zext_ln12_7_fu_866_p1[4 : 1];
        zext_ln12_8_reg_1603[11 : 1] <= zext_ln12_8_fu_883_p1[11 : 1];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln13_17_reg_1715 <= add_ln13_17_fu_989_p2;
        add_ln13_5_reg_1700 <= add_ln13_5_fu_979_p2;
        icmp_ln8_reg_1743 <= icmp_ln8_fu_1002_p2;
        icmp_ln8_reg_1743_pp0_iter1_reg <= icmp_ln8_reg_1743;
        temp_3_reg_2029 <= temp_3_fu_1366_p2;
        temp_7_reg_2034 <= temp_7_fu_1376_p2;
        zext_ln12_11_reg_1705[11 : 0] <= zext_ln12_11_fu_985_p1[11 : 0];
        zext_ln12_17_reg_1747[11 : 2] <= zext_ln12_17_fu_1013_p1[11 : 2];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln13_1_reg_1954 <= add_ln13_1_fu_1193_p2;
        add_ln13_29_reg_1964 <= add_ln13_29_fu_1213_p2;
        add_ln13_38_reg_1969 <= add_ln13_38_fu_1225_p2;
        add_ln13_40_reg_1974 <= add_ln13_40_fu_1230_p2;
        add_ln13_54_reg_1979 <= add_ln13_54_fu_1241_p2;
        add_ln13_61_reg_1984 <= add_ln13_61_fu_1251_p2;
        or_ln12_7_reg_1638[11 : 2] <= or_ln12_7_fu_916_p4[11 : 2];
        temp_2_reg_1959 <= temp_2_fu_1202_p2;
        zext_ln12_12_reg_1643[11 : 2] <= zext_ln12_12_fu_924_p1[11 : 2];
        zext_ln12_12_reg_1643_pp0_iter1_reg[11 : 2] <= zext_ln12_12_reg_1643[11 : 2];
        zext_ln12_2_reg_1613[11 : 0] <= zext_ln12_2_fu_894_p1[11 : 0];
        zext_ln12_9_reg_1623[11 : 1] <= zext_ln12_9_fu_911_p1[11 : 1];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln13_21_reg_1904 <= add_ln13_21_fu_1129_p2;
        add_ln13_45_reg_1909 <= add_ln13_45_fu_1141_p2;
        add_ln13_53_reg_1914 <= add_ln13_53_fu_1153_p2;
        c_1_reg_1515 <= ap_sig_allocacmp_c_1;
        lshr_ln_reg_1520 <= {{ap_sig_allocacmp_c_1[5:1]}};
        tmp_1_reg_1526 <= {{ap_sig_allocacmp_c_1[5:2]}};
        tmp_2_reg_1573 <= ap_sig_allocacmp_c_1[32'd1];
        tmp_2_reg_1573_pp0_iter1_reg <= tmp_2_reg_1573;
        tmp_9_reg_1564 <= {{ap_sig_allocacmp_c_1[5:3]}};
        tmp_9_reg_1564_pp0_iter1_reg <= tmp_9_reg_1564;
        zext_ln12_1_reg_1532[11 : 1] <= zext_ln12_1_fu_793_p1[11 : 1];
        zext_ln12_1_reg_1532_pp0_iter1_reg[11 : 1] <= zext_ln12_1_reg_1532[11 : 1];
        zext_ln12_5_reg_1549[11 : 1] <= zext_ln12_5_fu_822_p1[11 : 1];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln13_37_reg_1878 <= add_ln13_37_fu_1107_p2;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln13_33_reg_1786 <= grp_fu_550_p2;
        mul_ln13_38_reg_1791 <= grp_fu_562_p2;
        orig_0_load_8_reg_1779 <= orig_0_q1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln13_4_reg_1899 <= grp_fu_534_p2;
        mul_ln13_63_reg_1919 <= grp_fu_558_p2;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln13_60_reg_1894 <= grp_fu_550_p2;
        orig_0_load_13_reg_1888 <= orig_0_q0;
        orig_1_load_8_reg_1871 <= orig_1_q1;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln13_66_reg_1949 <= grp_fu_562_p2;
        mul_ln13_7_reg_1924 <= grp_fu_530_p2;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        orig_1_load_13_reg_1856 <= orig_1_q0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        orig_1_load_7_reg_1720 <= orig_1_q1;
        orig_1_load_9_reg_1727 <= orig_1_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_566 <= orig_0_q1;
        reg_587 <= orig_0_q0;
        reg_595 <= orig_1_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_602 <= orig_0_q1;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_611 <= orig_1_q1;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_640 <= grp_fu_530_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_644 <= grp_fu_534_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_648 <= grp_fu_538_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_652 <= grp_fu_542_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_656 <= grp_fu_546_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_660 <= grp_fu_550_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_664 <= grp_fu_554_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_668 <= grp_fu_558_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_672 <= grp_fu_562_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_676 <= grp_fu_542_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_680 <= grp_fu_546_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_684 <= grp_fu_550_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_688 <= grp_fu_562_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_692 <= orig_0_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_701 <= grp_fu_530_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_705 <= grp_fu_546_p2;
        reg_713 <= grp_fu_558_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_709 <= grp_fu_554_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_725 <= grp_fu_538_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_729 <= grp_fu_558_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_733 <= grp_fu_542_p2;
        reg_737 <= grp_fu_554_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_741 <= grp_fu_534_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_751 <= grp_fu_745_p2;
    end
end
always @ (*) begin
    if (((icmp_ln8_reg_1743 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (icmp_ln8_reg_1743_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter1_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage5 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_c_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_c_1 = c_fu_108;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_530_p0 = reg_620;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p0 = reg_717;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_530_p0 = reg_692;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_530_p0 = orig_0_load_8_reg_1779;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_530_p0 = orig_1_load_7_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_530_p0 = reg_574;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_530_p0 = reg_602;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_530_p0 = reg_587;
    end else begin
        grp_fu_530_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_530_p1 = filter_load_1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_530_p1 = filter_load_3;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_530_p1 = filter_load_2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_530_p1 = filter_load_4;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_530_p1 = filter_load_5;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_530_p1 = filter_load_8;
    end else begin
        grp_fu_530_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_534_p0 = reg_620;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p0 = orig_1_load_8_reg_1871;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_534_p0 = reg_630;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_534_p0 = orig_0_load_8_reg_1779;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_534_p0 = reg_602;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_534_p0 = reg_574;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p0 = reg_611;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p0 = reg_566;
    end else begin
        grp_fu_534_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p1 = filter_load_8;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_534_p1 = filter_load;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_534_p1 = filter_load_7;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_534_p1 = filter_load_3;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_534_p1 = filter_load_5;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p1 = filter_load_6;
    end else begin
        grp_fu_534_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_538_p0 = orig_0_load_8_reg_1779;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_538_p0 = orig_1_load_8_reg_1871;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_538_p0 = reg_611;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_538_p0 = reg_692;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_538_p0 = reg_566;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_538_p0 = reg_620;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_538_p0 = reg_574;
    end else begin
        grp_fu_538_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_538_p1 = filter_load_6;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_538_p1 = filter_load_1;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_538_p1 = filter_load_5;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_538_p1 = filter_load_8;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_538_p1 = filter_load_7;
    end else begin
        grp_fu_538_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_542_p0 = orig_1_load_8_reg_1871;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_542_p0 = orig_1_load_7_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_542_p0 = reg_692;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_542_p0 = reg_574;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_542_p0 = reg_630;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_542_p0 = reg_602;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_542_p0 = reg_595;
    end else begin
        grp_fu_542_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_542_p1 = filter_load_6;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_542_p1 = filter_load_3;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_542_p1 = filter_load_8;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_542_p1 = filter_load;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_542_p1 = filter_load_4;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_542_p1 = filter_load_2;
    end else begin
        grp_fu_542_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_546_p0 = orig_0_load_13_reg_1888;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_546_p0 = reg_566;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_546_p0 = reg_717;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_546_p0 = orig_1_load_7_reg_1720;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_546_p0 = reg_620;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_546_p0 = reg_630;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_546_p0 = reg_574;
    end else begin
        grp_fu_546_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_546_p1 = filter_load_5;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_546_p1 = filter_load_3;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_546_p1 = filter_load_8;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_546_p1 = filter_load_4;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_546_p1 = filter_load_2;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_546_p1 = filter_load_6;
    end else begin
        grp_fu_546_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_550_p0 = reg_630;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_550_p0 = orig_1_load_9_reg_1727;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_550_p0 = reg_566;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_550_p0 = reg_611;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_550_p0 = reg_587;
    end else begin
        grp_fu_550_p0 = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_550_p1 = filter_load_1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_550_p1 = filter_load_2;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_550_p1 = filter_load_4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_550_p1 = filter_load_7;
    end else begin
        grp_fu_550_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_554_p0 = orig_1_load_9_reg_1727;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_554_p0 = reg_587;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_554_p0 = reg_574;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_554_p0 = reg_611;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_554_p0 = reg_602;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_554_p0 = reg_595;
    end else begin
        grp_fu_554_p0 = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_554_p1 = filter_load;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_554_p1 = filter_load_7;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_554_p1 = filter_load_4;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_554_p1 = filter_load_3;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_554_p1 = filter_load_1;
    end else begin
        grp_fu_554_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_558_p0 = orig_0_load_13_reg_1888;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_558_p0 = reg_602;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_558_p0 = reg_574;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_558_p0 = reg_692;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_558_p0 = reg_620;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_558_p0 = reg_587;
    end else begin
        grp_fu_558_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_558_p1 = filter_load_4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_558_p1 = filter_load_3;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_558_p1 = filter_load_2;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_558_p1 = filter_load_7;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_558_p1 = filter_load_6;
    end else begin
        grp_fu_558_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_562_p0 = reg_611;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_562_p0 = reg_574;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_562_p0 = orig_1_load_13_reg_1856;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_562_p0 = reg_717;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_562_p0 = reg_692;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_562_p0 = reg_630;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_562_p0 = reg_595;
    end else begin
        grp_fu_562_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_562_p1 = filter_load_3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_562_p1 = filter_load_8;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_562_p1 = filter_load_5;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_562_p1 = filter_load_7;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_562_p1 = filter_load_6;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_562_p1 = filter_load_1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_562_p1 = filter_load;
    end else begin
        grp_fu_562_p1 = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            orig_0_address0_local = zext_ln12_15_reg_1796;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            orig_0_address0_local = zext_ln12_16_reg_1801;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            orig_0_address0_local = zext_ln12_1_reg_1532;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            orig_0_address0_local = zext_ln12_17_fu_1013_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            orig_0_address0_local = zext_ln12_14_fu_968_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            orig_0_address0_local = zext_ln12_12_fu_924_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            orig_0_address0_local = zext_ln12_8_fu_883_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            orig_0_address0_local = zext_ln12_5_fu_822_p1;
        end else begin
            orig_0_address0_local = 'bx;
        end
    end else begin
        orig_0_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            orig_0_address1_local = zext_ln12_2_reg_1613;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            orig_0_address1_local = zext_ln12_fu_1024_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            orig_0_address1_local = zext_ln12_11_fu_985_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            orig_0_address1_local = zext_ln12_13_fu_955_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            orig_0_address1_local = zext_ln12_9_fu_911_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            orig_0_address1_local = zext_ln12_3_fu_853_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            orig_0_address1_local = zext_ln12_4_fu_806_p1;
        end else begin
            orig_0_address1_local = 'bx;
        end
    end else begin
        orig_0_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        orig_0_ce0_local = 1'b1;
    end else begin
        orig_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        orig_0_ce1_local = 1'b1;
    end else begin
        orig_0_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            orig_1_address0_local = zext_ln12_reg_1757;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            orig_1_address0_local = zext_ln12_17_reg_1747;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            orig_1_address0_local = zext_ln12_16_fu_1056_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            orig_1_address0_local = zext_ln12_14_reg_1685;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            orig_1_address0_local = zext_ln12_12_reg_1643;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            orig_1_address0_local = zext_ln12_8_reg_1603;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            orig_1_address0_local = zext_ln12_5_reg_1549;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            orig_1_address0_local = zext_ln12_1_fu_793_p1;
        end else begin
            orig_1_address0_local = 'bx;
        end
    end else begin
        orig_1_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            orig_1_address1_local = zext_ln12_11_reg_1705;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            orig_1_address1_local = zext_ln12_15_fu_1046_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            orig_1_address1_local = zext_ln12_13_reg_1670;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            orig_1_address1_local = zext_ln12_9_reg_1623;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            orig_1_address1_local = zext_ln12_2_fu_894_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            orig_1_address1_local = zext_ln12_3_fu_853_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            orig_1_address1_local = zext_ln12_4_fu_806_p1;
        end else begin
            orig_1_address1_local = 'bx;
        end
    end else begin
        orig_1_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        orig_1_ce0_local = 1'b1;
    end else begin
        orig_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        orig_1_ce1_local = 1'b1;
    end else begin
        orig_1_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sol_0_address0_local = zext_ln16_fu_1390_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            sol_0_address0_local = zext_ln12_reg_1757;
        end else begin
            sol_0_address0_local = 'bx;
        end
    end else begin
        sol_0_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            sol_0_address1_local = zext_ln12_12_reg_1643_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sol_0_address1_local = zext_ln12_1_reg_1532_pp0_iter1_reg;
        end else begin
            sol_0_address1_local = 'bx;
        end
    end else begin
        sol_0_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        sol_0_ce0_local = 1'b1;
    end else begin
        sol_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        sol_0_ce1_local = 1'b1;
    end else begin
        sol_0_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sol_0_d0_local = temp_4_reg_2004;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            sol_0_d0_local = temp_reg_1989;
        end else begin
            sol_0_d0_local = 'bx;
        end
    end else begin
        sol_0_d0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            sol_0_d1_local = temp_6_reg_2014;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sol_0_d1_local = temp_2_reg_1959;
        end else begin
            sol_0_d1_local = 'bx;
        end
    end else begin
        sol_0_d1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        sol_0_we0_local = 1'b1;
    end else begin
        sol_0_we0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln8_reg_1743_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        sol_0_we1_local = 1'b1;
    end else begin
        sol_0_we1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sol_1_address0_local = zext_ln16_fu_1390_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            sol_1_address0_local = zext_ln12_reg_1757;
        end else begin
            sol_1_address0_local = 'bx;
        end
    end else begin
        sol_1_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            sol_1_address1_local = zext_ln12_12_reg_1643_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sol_1_address1_local = zext_ln12_1_reg_1532_pp0_iter1_reg;
        end else begin
            sol_1_address1_local = 'bx;
        end
    end else begin
        sol_1_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        sol_1_ce0_local = 1'b1;
    end else begin
        sol_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        sol_1_ce1_local = 1'b1;
    end else begin
        sol_1_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sol_1_d0_local = temp_5_reg_2009;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            sol_1_d0_local = temp_1_reg_1994;
        end else begin
            sol_1_d0_local = 'bx;
        end
    end else begin
        sol_1_d0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            sol_1_d1_local = temp_7_reg_2034;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            sol_1_d1_local = temp_3_reg_2029;
        end else begin
            sol_1_d1_local = 'bx;
        end
    end else begin
        sol_1_d1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        sol_1_we0_local = 1'b1;
    end else begin
        sol_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln8_reg_1743_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        sol_1_we1_local = 1'b1;
    end else begin
        sol_1_we1_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage5) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln12_1_fu_906_p2 = (zext_ln12_7_reg_1598 + or_ln12_5_fu_899_p3);
assign add_ln12_2_fu_932_p2 = ($signed(zext_ln12_6_fu_929_p1) + $signed(7'd65));
assign add_ln12_3_fu_942_p2 = (zext_ln12_10_fu_938_p1 + tmp);
assign add_ln12_4_fu_1041_p2 = (or_ln12_7_reg_1638 + 12'd1);
assign add_ln12_5_fu_1381_p5 = {{{{r}, {tmp_9_reg_1564_pp0_iter1_reg}}, {1'd1}}, {tmp_2_reg_1573_pp0_iter1_reg}};
assign add_ln12_6_fu_1051_p2 = (or_ln12_8_reg_1665 + 12'd1);
assign add_ln12_7_fu_1008_p2 = (or_ln12_9_reg_1680 + 12'd1);
assign add_ln12_fu_877_p2 = (zext_ln12_7_fu_866_p1 + or_ln12_4_fu_870_p3);
assign add_ln13_10_fu_1277_p2 = (add_ln13_9_reg_1826 + add_ln13_8_fu_1271_p2);
assign add_ln13_11_fu_1078_p2 = (reg_656 + reg_660);
assign add_ln13_12_fu_1029_p2 = (reg_644 + reg_648);
assign add_ln13_13_fu_1035_p2 = (add_ln13_12_fu_1029_p2 + reg_652);
assign add_ln13_14_fu_1084_p2 = (add_ln13_13_reg_1774 + add_ln13_11_fu_1078_p2);
assign add_ln13_16_fu_1159_p2 = (reg_664 + reg_733);
assign add_ln13_17_fu_989_p2 = (reg_668 + reg_664);
assign add_ln13_18_fu_1198_p2 = (add_ln13_17_reg_1715 + add_ln13_16_reg_1929);
assign add_ln13_19_fu_1165_p2 = (reg_684 + reg_668);
assign add_ln13_1_fu_1193_p2 = (reg_701 + mul_ln13_7_reg_1924);
assign add_ln13_20_fu_1123_p2 = (reg_648 + reg_701);
assign add_ln13_21_fu_1129_p2 = (add_ln13_20_fu_1123_p2 + reg_680);
assign add_ln13_22_fu_1171_p2 = (add_ln13_21_reg_1904 + add_ln13_19_fu_1165_p2);
assign add_ln13_24_fu_1089_p2 = (reg_709 + reg_672);
assign add_ln13_25_fu_1095_p2 = (reg_705 + reg_688);
assign add_ln13_26_fu_1362_p2 = (add_ln13_25_reg_1846 + add_ln13_24_reg_1841);
assign add_ln13_27_fu_1287_p2 = (mul_ln13_33_reg_1786 + reg_644);
assign add_ln13_28_fu_1207_p2 = (reg_640 + reg_741);
assign add_ln13_29_fu_1213_p2 = (add_ln13_28_fu_1207_p2 + reg_652);
assign add_ln13_2_fu_1261_p2 = (add_ln13_1_reg_1954 + add_ln13_fu_1256_p2);
assign add_ln13_30_fu_1292_p2 = (add_ln13_29_reg_1964 + add_ln13_27_fu_1287_p2);
assign add_ln13_32_fu_1176_p2 = (reg_680 + reg_676);
assign add_ln13_33_fu_1297_p2 = (reg_725 + mul_ln13_38_reg_1791);
assign add_ln13_34_fu_1302_p2 = (add_ln13_33_fu_1297_p2 + add_ln13_32_reg_1939);
assign add_ln13_35_fu_1219_p2 = (reg_656 + reg_725);
assign add_ln13_36_fu_1101_p2 = (reg_644 + reg_725);
assign add_ln13_37_fu_1107_p2 = (add_ln13_36_fu_1101_p2 + reg_713);
assign add_ln13_38_fu_1225_p2 = (add_ln13_37_reg_1878 + add_ln13_35_fu_1219_p2);
assign add_ln13_3_fu_1061_p2 = (reg_701 + reg_640);
assign add_ln13_40_fu_1230_p2 = (reg_676 + reg_737);
assign add_ln13_41_fu_1312_p2 = (reg_652 + reg_660);
assign add_ln13_42_fu_1318_p2 = (add_ln13_41_fu_1312_p2 + add_ln13_40_reg_1974);
assign add_ln13_43_fu_1182_p2 = (reg_709 + reg_729);
assign add_ln13_44_fu_1135_p2 = (reg_725 + reg_733);
assign add_ln13_45_fu_1141_p2 = (add_ln13_44_fu_1135_p2 + reg_660);
assign add_ln13_46_fu_1188_p2 = (add_ln13_45_reg_1909 + add_ln13_43_fu_1182_p2);
assign add_ln13_49_fu_1328_p2 = (reg_656 + reg_668);
assign add_ln13_4_fu_973_p2 = (reg_648 + reg_640);
assign add_ln13_50_fu_1334_p2 = (add_ln13_49_fu_1328_p2 + reg_751);
assign add_ln13_51_fu_1236_p2 = (mul_ln13_60_reg_1894 + reg_680);
assign add_ln13_52_fu_1147_p2 = (reg_737 + reg_705);
assign add_ln13_53_fu_1153_p2 = (add_ln13_52_fu_1147_p2 + reg_672);
assign add_ln13_54_fu_1241_p2 = (add_ln13_53_reg_1914 + add_ln13_51_fu_1236_p2);
assign add_ln13_57_fu_1345_p2 = (reg_672 + reg_729);
assign add_ln13_58_fu_1371_p2 = (add_ln13_57_reg_2019 + reg_751);
assign add_ln13_59_fu_1351_p2 = (reg_713 + reg_688);
assign add_ln13_5_fu_979_p2 = (add_ln13_4_fu_973_p2 + reg_644);
assign add_ln13_60_fu_1246_p2 = (reg_672 + mul_ln13_66_reg_1949);
assign add_ln13_61_fu_1251_p2 = (add_ln13_60_fu_1246_p2 + mul_ln13_63_reg_1919);
assign add_ln13_62_fu_1357_p2 = (add_ln13_61_reg_1984 + add_ln13_59_fu_1351_p2);
assign add_ln13_6_fu_1067_p2 = (add_ln13_5_reg_1700 + add_ln13_3_fu_1061_p2);
assign add_ln13_8_fu_1271_p2 = (reg_648 + reg_741);
assign add_ln13_9_fu_1072_p2 = (reg_644 + reg_676);
assign add_ln13_fu_1256_p2 = (reg_640 + mul_ln13_4_reg_1899);
assign add_ln5_1_fu_798_p3 = {{tmp_4}, {lshr_ln_fu_763_p4}};
assign add_ln5_fu_888_p3 = {{indvars_iv_next173}, {lshr_ln_reg_1520}};
assign add_ln8_fu_1113_p2 = (c_1_reg_1515 + 6'd8);
assign add_ln_fu_1018_p3 = {{r}, {lshr_ln_reg_1520}};
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];
assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];
assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];
assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];
assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];
assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];
assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;
assign ap_ready = ap_ready_sig;
assign grp_fu_745_p2 = (reg_684 + reg_664);
assign icmp_ln8_fu_1002_p2 = ((or_ln8_fu_995_p3 == 6'd62) ? 1'b1 : 1'b0);
assign lshr_ln_fu_763_p4 = {{ap_sig_allocacmp_c_1[5:1]}};
assign or_ln12_1_fu_845_p4 = {{{indvars_iv_next173}, {tmp_1_reg_1526}}, {1'd1}};
assign or_ln12_2_fu_812_p4 = {{{tmp_4}, {tmp_1_fu_773_p4}}, {1'd1}};
assign or_ln12_3_fu_859_p3 = {{tmp_1_reg_1526}, {1'd1}};
assign or_ln12_4_fu_870_p3 = {{r}, {5'd1}};
assign or_ln12_5_fu_899_p3 = {{indvars_iv_next173}, {5'd1}};
assign or_ln12_7_fu_916_p4 = {{{r}, {tmp_9_reg_1564}}, {2'd3}};
assign or_ln12_8_fu_947_p4 = {{{indvars_iv_next173}, {tmp_9_reg_1564}}, {2'd3}};
assign or_ln12_9_fu_960_p4 = {{{tmp_4}, {tmp_9_reg_1564}}, {2'd3}};
assign or_ln8_fu_995_p3 = {{tmp_9_reg_1564}, {3'd6}};
assign or_ln_fu_783_p4 = {{{r}, {tmp_1_fu_773_p4}}, {1'd1}};
assign orig_0_address0 = orig_0_address0_local;
assign orig_0_address1 = orig_0_address1_local;
assign orig_0_ce0 = orig_0_ce0_local;
assign orig_0_ce1 = orig_0_ce1_local;
assign orig_1_address0 = orig_1_address0_local;
assign orig_1_address1 = orig_1_address1_local;
assign orig_1_ce0 = orig_1_ce0_local;
assign orig_1_ce1 = orig_1_ce1_local;
assign sol_0_address0 = sol_0_address0_local;
assign sol_0_address1 = sol_0_address1_local;
assign sol_0_ce0 = sol_0_ce0_local;
assign sol_0_ce1 = sol_0_ce1_local;
assign sol_0_d0 = sol_0_d0_local;
assign sol_0_d1 = sol_0_d1_local;
assign sol_0_we0 = sol_0_we0_local;
assign sol_0_we1 = sol_0_we1_local;
assign sol_1_address0 = sol_1_address0_local;
assign sol_1_address1 = sol_1_address1_local;
assign sol_1_ce0 = sol_1_ce0_local;
assign sol_1_ce1 = sol_1_ce1_local;
assign sol_1_d0 = sol_1_d0_local;
assign sol_1_d1 = sol_1_d1_local;
assign sol_1_we0 = sol_1_we0_local;
assign sol_1_we1 = sol_1_we1_local;
assign temp_1_fu_1282_p2 = (add_ln13_14_reg_1831 + add_ln13_10_fu_1277_p2);
assign temp_2_fu_1202_p2 = (add_ln13_22_reg_1934 + add_ln13_18_fu_1198_p2);
assign temp_3_fu_1366_p2 = (add_ln13_30_reg_1999 + add_ln13_26_fu_1362_p2);
assign temp_4_fu_1307_p2 = (add_ln13_38_reg_1969 + add_ln13_34_fu_1302_p2);
assign temp_5_fu_1323_p2 = (add_ln13_46_reg_1944 + add_ln13_42_fu_1318_p2);
assign temp_6_fu_1340_p2 = (add_ln13_54_reg_1979 + add_ln13_50_fu_1334_p2);
assign temp_7_fu_1376_p2 = (add_ln13_62_reg_2024 + add_ln13_58_fu_1371_p2);
assign temp_fu_1266_p2 = (add_ln13_6_reg_1821 + add_ln13_2_fu_1261_p2);
assign tmp_1_fu_773_p4 = {{ap_sig_allocacmp_c_1[5:2]}};
assign zext_ln12_10_fu_938_p1 = add_ln12_2_fu_932_p2;
assign zext_ln12_11_fu_985_p1 = add_ln12_3_reg_1655;
assign zext_ln12_12_fu_924_p1 = or_ln12_7_fu_916_p4;
assign zext_ln12_13_fu_955_p1 = or_ln12_8_fu_947_p4;
assign zext_ln12_14_fu_968_p1 = or_ln12_9_fu_960_p4;
assign zext_ln12_15_fu_1046_p1 = add_ln12_4_fu_1041_p2;
assign zext_ln12_16_fu_1056_p1 = add_ln12_6_fu_1051_p2;
assign zext_ln12_17_fu_1013_p1 = add_ln12_7_fu_1008_p2;
assign zext_ln12_1_fu_793_p1 = or_ln_fu_783_p4;
assign zext_ln12_2_fu_894_p1 = add_ln5_fu_888_p3;
assign zext_ln12_3_fu_853_p1 = or_ln12_1_fu_845_p4;
assign zext_ln12_4_fu_806_p1 = add_ln5_1_fu_798_p3;
assign zext_ln12_5_fu_822_p1 = or_ln12_2_fu_812_p4;
assign zext_ln12_6_fu_929_p1 = or_ln12_3_reg_1593;
assign zext_ln12_7_fu_866_p1 = or_ln12_3_fu_859_p3;
assign zext_ln12_8_fu_883_p1 = add_ln12_fu_877_p2;
assign zext_ln12_9_fu_911_p1 = add_ln12_1_fu_906_p2;
assign zext_ln12_fu_1024_p1 = add_ln_fu_1018_p3;
assign zext_ln16_fu_1390_p1 = add_ln12_5_fu_1381_p5;
always @ (posedge ap_clk) begin
    zext_ln12_1_reg_1532[0] <= 1'b1;
    zext_ln12_1_reg_1532[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_1_reg_1532_pp0_iter1_reg[0] <= 1'b1;
    zext_ln12_1_reg_1532_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_5_reg_1549[0] <= 1'b1;
    zext_ln12_5_reg_1549[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    or_ln12_3_reg_1593[0] <= 1'b1;
    zext_ln12_7_reg_1598[0] <= 1'b1;
    zext_ln12_7_reg_1598[11:5] <= 7'b0000000;
    zext_ln12_8_reg_1603[0] <= 1'b0;
    zext_ln12_8_reg_1603[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_2_reg_1613[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_9_reg_1623[0] <= 1'b0;
    zext_ln12_9_reg_1623[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    or_ln12_7_reg_1638[1:0] <= 2'b11;
    zext_ln12_12_reg_1643[1:0] <= 2'b11;
    zext_ln12_12_reg_1643[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_12_reg_1643_pp0_iter1_reg[1:0] <= 2'b11;
    zext_ln12_12_reg_1643_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    or_ln12_8_reg_1665[1:0] <= 2'b11;
    zext_ln12_13_reg_1670[1:0] <= 2'b11;
    zext_ln12_13_reg_1670[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    or_ln12_9_reg_1680[1:0] <= 2'b11;
    zext_ln12_14_reg_1685[1:0] <= 2'b11;
    zext_ln12_14_reg_1685[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_11_reg_1705[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_17_reg_1747[1:0] <= 2'b00;
    zext_ln12_17_reg_1747[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_reg_1757[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_15_reg_1796[1:0] <= 2'b00;
    zext_ln12_15_reg_1796[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln12_16_reg_1801[1:0] <= 2'b00;
    zext_ln12_16_reg_1801[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end
endmodule 