vlib work
vlog -reportprogress 300 -work work /home/ecad/git/ECAD/exercise3/clarvi/bram.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:18 on Nov 18,2017
# vlog -reportprogress 300 -work work /home/ecad/git/ECAD/exercise3/clarvi/bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 02:03:18 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:18 on Nov 18,2017
# vlog -reportprogress 300 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi.sv 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 02:03:18 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_avalon.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:18 on Nov 18,2017
# vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 02:03:18 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_debug.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:18 on Nov 18,2017
# vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_debug.sv 
# ** Error: (vlog-13069) /home/ecad/git/ECAD/exercise3/clarvi/clarvi_debug.sv(27): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'", expecting class.
# End time: 02:03:18 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_sim.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:18 on Nov 18,2017
# vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 02:03:18 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/riscv.svh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:03:18 on Nov 18,2017
# vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/riscv.svh 
# 
# Top level modules:
# 	--none--
# End time: 02:03:18 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do clarvi/clarvi_test.do example-asm/build/mem.txt TRACE
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:35 on Nov 18,2017
# vlog -reportprogress 300 clarvi.sv "+define+TRACE" 
# ** Error: (vlog-7) Failed to open design unit file "clarvi.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 02:06:35 on Nov 18,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/altera_lite/16.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./clarvi/clarvi_test.do line 32
# /opt/altera_lite/16.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog clarvi.sv +define+$2"
#     invoked from within
# "if {$argc == 2} {
#     vlog clarvi.sv +define+$2
# } else {
#     vlog clarvi.sv
# }"
