
*** Running vivado
    with args -log riscv_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: link_design -top riscv_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubospica/develop/cpu/Hummingbird/riscv/src/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/ubospica/develop/cpu/Hummingbird/riscv/src/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 313 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 33 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 200 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 80 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1496.816 ; gain = 336.809 ; free physical = 1681 ; free virtual = 6704
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.848 ; gain = 81.031 ; free physical = 1685 ; free virtual = 6708

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 227e86492

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2036.348 ; gain = 458.500 ; free physical = 1295 ; free virtual = 6322

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e8e13243

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2036.348 ; gain = 0.000 ; free physical = 1312 ; free virtual = 6339
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20d129bc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2036.348 ; gain = 0.000 ; free physical = 1312 ; free virtual = 6339
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fe7470e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2036.348 ; gain = 0.000 ; free physical = 1309 ; free virtual = 6336
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fe7470e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2036.348 ; gain = 0.000 ; free physical = 1309 ; free virtual = 6336
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 129b079ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2036.348 ; gain = 0.000 ; free physical = 1309 ; free virtual = 6336
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 129b079ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2036.348 ; gain = 0.000 ; free physical = 1309 ; free virtual = 6336
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2036.348 ; gain = 0.000 ; free physical = 1309 ; free virtual = 6336
Ending Logic Optimization Task | Checksum: 129b079ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2036.348 ; gain = 0.000 ; free physical = 1309 ; free virtual = 6336

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.377 | TNS=-8287.034 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 64
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1e8f08902

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1269 ; free virtual = 6300
Ending Power Optimization Task | Checksum: 1e8f08902

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.875 ; gain = 460.527 ; free physical = 1286 ; free virtual = 6317

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23921576a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1292 ; free virtual = 6323
Ending Final Cleanup Task | Checksum: 23921576a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1292 ; free virtual = 6323
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2496.875 ; gain = 1000.059 ; free physical = 1292 ; free virtual = 6323
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1291 ; free virtual = 6323
INFO: [Common 17-1381] The checkpoint '/home/ubospica/develop/cpu/Hummingbird/vivado/project_1/project_1.runs/impl_1/riscv_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
Command: report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ubospica/develop/cpu/Hummingbird/vivado/project_1/project_1.runs/impl_1/riscv_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1255 ; free virtual = 6289
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c2efe265

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1255 ; free virtual = 6289
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1266 ; free virtual = 6301

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111ac2ded

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1242 ; free virtual = 6279

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e470a16e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1192 ; free virtual = 6230

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e470a16e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1192 ; free virtual = 6230
Phase 1 Placer Initialization | Checksum: 1e470a16e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2496.875 ; gain = 0.000 ; free physical = 1192 ; free virtual = 6230

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1702eebc8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2504.906 ; gain = 8.031 ; free physical = 1162 ; free virtual = 6201

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1145 ; free virtual = 6185

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 160d855b9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1146 ; free virtual = 6186
Phase 2 Global Placement | Checksum: 14d2447b1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1154 ; free virtual = 6195

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d2447b1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1154 ; free virtual = 6195

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 131aa84bb

Time (s): cpu = 00:01:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1149 ; free virtual = 6190

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: aa5d1c01

Time (s): cpu = 00:01:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1149 ; free virtual = 6190

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18c5e1f4d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1149 ; free virtual = 6190

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18c5e1f4d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1149 ; free virtual = 6190

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: a8ce902c

Time (s): cpu = 00:01:34 ; elapsed = 00:00:47 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1141 ; free virtual = 6181

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1897e18e3

Time (s): cpu = 00:01:51 ; elapsed = 00:01:13 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1130 ; free virtual = 6172

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d6d6da46

Time (s): cpu = 00:01:52 ; elapsed = 00:01:14 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1131 ; free virtual = 6173

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d6d6da46

Time (s): cpu = 00:01:52 ; elapsed = 00:01:14 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1131 ; free virtual = 6173

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1d6d6da46

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1120 ; free virtual = 6161
Phase 3 Detail Placement | Checksum: 1d6d6da46

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1120 ; free virtual = 6161

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e22d17e5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net hci0/value_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e22d17e5

Time (s): cpu = 00:02:09 ; elapsed = 00:01:21 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1143 ; free virtual = 6185
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.547. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1500e3841

Time (s): cpu = 00:02:31 ; elapsed = 00:01:49 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1139 ; free virtual = 6181
Phase 4.1 Post Commit Optimization | Checksum: 1500e3841

Time (s): cpu = 00:02:32 ; elapsed = 00:01:49 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1139 ; free virtual = 6181

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1500e3841

Time (s): cpu = 00:02:32 ; elapsed = 00:01:49 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1140 ; free virtual = 6182

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1500e3841

Time (s): cpu = 00:02:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1140 ; free virtual = 6182

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c9f7e62d

Time (s): cpu = 00:02:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1140 ; free virtual = 6182
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c9f7e62d

Time (s): cpu = 00:02:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1140 ; free virtual = 6182
Ending Placer Task | Checksum: c6656822

Time (s): cpu = 00:02:32 ; elapsed = 00:01:50 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1160 ; free virtual = 6202
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:34 ; elapsed = 00:01:51 . Memory (MB): peak = 2512.910 ; gain = 16.035 ; free physical = 1160 ; free virtual = 6202
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1128 ; free virtual = 6195
INFO: [Common 17-1381] The checkpoint '/home/ubospica/develop/cpu/Hummingbird/vivado/project_1/project_1.runs/impl_1/riscv_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file riscv_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1145 ; free virtual = 6193
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_placed.rpt -pb riscv_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1148 ; free virtual = 6196
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1148 ; free virtual = 6196
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ab2d01a3 ConstDB: 0 ShapeSum: 1b38667f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 123147623

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6087
Post Restoration Checksum: NetGraph: ae8d1e60 NumContArr: 748757c3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 123147623

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6087

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 123147623

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1007 ; free virtual = 6056

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 123147623

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1007 ; free virtual = 6056
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f301284d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 988 ; free virtual = 6038
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.685 | TNS=-7513.114| WHS=-0.205 | THS=-267.756|

Phase 2 Router Initialization | Checksum: 1db8b06f2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 986 ; free virtual = 6036

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b1449ce0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 970 ; free virtual = 6020

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7695
 Number of Nodes with overlaps = 1644
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.068 | TNS=-15609.429| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d488c0c7

Time (s): cpu = 00:03:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 968 ; free virtual = 6018

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 760
 Number of Nodes with overlaps = 434
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.332 | TNS=-14072.645| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cc78137d

Time (s): cpu = 00:03:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 967 ; free virtual = 6017

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 398
 Number of Nodes with overlaps = 438
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.033 | TNS=-13487.470| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 22f5b7981

Time (s): cpu = 00:05:16 ; elapsed = 00:01:17 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 965 ; free virtual = 6015

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1597
 Number of Nodes with overlaps = 499
 Number of Nodes with overlaps = 170
Phase 4.4 Global Iteration 3 | Checksum: 1020f3819

Time (s): cpu = 00:06:00 ; elapsed = 00:01:26 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 969 ; free virtual = 6018
Phase 4 Rip-up And Reroute | Checksum: 1020f3819

Time (s): cpu = 00:06:00 ; elapsed = 00:01:26 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 969 ; free virtual = 6018

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17016cf8c

Time (s): cpu = 00:06:02 ; elapsed = 00:01:27 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 970 ; free virtual = 6020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.016 | TNS=-13287.391| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e0736731

Time (s): cpu = 00:06:03 ; elapsed = 00:01:27 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 960 ; free virtual = 6010

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e0736731

Time (s): cpu = 00:06:04 ; elapsed = 00:01:27 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 960 ; free virtual = 6010
Phase 5 Delay and Skew Optimization | Checksum: 1e0736731

Time (s): cpu = 00:06:04 ; elapsed = 00:01:27 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 960 ; free virtual = 6010

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b5a31e9

Time (s): cpu = 00:06:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 960 ; free virtual = 6009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.928 | TNS=-13168.414| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20068bbca

Time (s): cpu = 00:06:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 959 ; free virtual = 6009
Phase 6 Post Hold Fix | Checksum: 20068bbca

Time (s): cpu = 00:06:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 959 ; free virtual = 6009

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.4176 %
  Global Horizontal Routing Utilization  = 16.8338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X15Y130 -> INT_R_X15Y130
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y137 -> INT_L_X28Y137
   INT_L_X26Y126 -> INT_L_X26Y126
   INT_R_X13Y124 -> INT_R_X13Y124
   INT_R_X21Y124 -> INT_R_X21Y124
   INT_L_X20Y122 -> INT_L_X20Y122
East Dir 2x2 Area, Max Cong = 87.1323%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y132 -> INT_R_X25Y133
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y133 -> INT_R_X17Y133
   INT_L_X20Y133 -> INT_L_X20Y133
   INT_L_X18Y129 -> INT_L_X18Y129
   INT_R_X19Y129 -> INT_R_X19Y129
   INT_R_X21Y129 -> INT_R_X21Y129

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.25 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.75

Phase 7 Route finalize | Checksum: 19fd2e784

Time (s): cpu = 00:06:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 958 ; free virtual = 6008

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19fd2e784

Time (s): cpu = 00:06:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 958 ; free virtual = 6007

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10bf0bee3

Time (s): cpu = 00:06:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 957 ; free virtual = 6007

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.928 | TNS=-13168.414| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 10bf0bee3

Time (s): cpu = 00:06:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 957 ; free virtual = 6007
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1007 ; free virtual = 6057

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:10 ; elapsed = 00:01:30 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 1007 ; free virtual = 6057
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2512.910 ; gain = 0.000 ; free physical = 975 ; free virtual = 6057
INFO: [Common 17-1381] The checkpoint '/home/ubospica/develop/cpu/Hummingbird/vivado/project_1/project_1.runs/impl_1/riscv_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
Command: report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ubospica/develop/cpu/Hummingbird/vivado/project_1/project_1.runs/impl_1/riscv_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
Command: report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ubospica/develop/cpu/Hummingbird/vivado/project_1/project_1.runs/impl_1/riscv_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
Command: report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file riscv_top_route_status.rpt -pb riscv_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_top_bus_skew_routed.rpt -pb riscv_top_bus_skew_routed.pb -rpx riscv_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force riscv_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./riscv_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2788.551 ; gain = 264.590 ; free physical = 839 ; free virtual = 5914
INFO: [Common 17-206] Exiting Vivado at Sat Jan 15 14:51:53 2022...
