###############################################################
#  Generated by:      Cadence Encounter 11.12-s119_1
#  OS:                Linux x86_64(Host ID mirah.fransg.eit.lth.se)
#  Generated on:      Thu May 15 15:24:24 2014
#  Design:            mini_mips_p
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix mini_mips_p_preCTS -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][18]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][18]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][18]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][18]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][19]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][19]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][19]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][19]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][20]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][20]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][20]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][20]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][21]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][21]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][21]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][21]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][23]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][23]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][23]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][23]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][24]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][24]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][24]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I10                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][24]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][25]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][25]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][25]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][25]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][26]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][26]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][26]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][26]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][27]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][27]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][27]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][27]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][28]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][28]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][29]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][29]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][29]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][29]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][30]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][30]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][30]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][30]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[30][31]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[30][31]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[30][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[30][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][6]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][6]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][6]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][7]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][7]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][7]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][7]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][9]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][9]/RN (^) 
checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                           (^) 
triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][9]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][9]                                         |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][10]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][10]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][10]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][10]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][12]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][12]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][12]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][12]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][13]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][13]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][13]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][13]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][14]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][14]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][14]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][14]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][15]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][15]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I12                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][15]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][16]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][16]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][16]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][16]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][17]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][17]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][17]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][17]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][18]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][18]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][18]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I15                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][18]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][19]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][19]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][19]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][19]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][20]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][20]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][20]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][20]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][21]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][21]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][21]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][21]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][22]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][22]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][22]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][23]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][23]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][23]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I8                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][23]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][24]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][24]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][24]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I10                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][24]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][25]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][25]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][25]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][25]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][26]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][26]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][26]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I11                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][26]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][27]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][27]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][27]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][27]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][28]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][28]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][28]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][29]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][29]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][29]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I13                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][29]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][30]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][30]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][30]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][30]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin mini_mips_inst/id_top_inst/regfile_inst/
registers_reg[31][31]/CP 
Endpoint:   mini_mips_inst/id_top_inst/regfile_inst/registers_reg[31][31]/RN 
(^) checked with  leading edge of 'myclk'
Beginpoint: rst_n                                                            
(^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                       | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     | reg[31][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                    |              |                        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                    | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                         | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                       | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I4                                       | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/id_top_inst/regfile_inst/registers_ | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     | reg[31][31]                                        |              |                        |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[0]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[0]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[0] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[0] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[1]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[1]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[1] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[1] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[2]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[2]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[2] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[2] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[3]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[3]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[3] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[3] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[4]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[4]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[4] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[4] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[5]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[5]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[5] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[5] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[6]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[6]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[6] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__I0                                      | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[6] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[7]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[7]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[7] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I20                                  | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[7] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[8]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[8]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[8] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I20                                  | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[8] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[9]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[9]/RN (^) checked with  
leading edge of 'myclk'
Beginpoint: rst_n                                             (^) triggered by  
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                   | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[9] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                |              |                        |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                     | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                   | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I20                                  | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[9] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[10]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[10]/RN (^) checked with 
leading edge of 'myclk'
Beginpoint: rst_n                                              (^) triggered by 
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[10] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                    | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I20                                   | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[10] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin mini_mips_inst/if_top_inst/pc_inst/pc_o_
reg[11]/CP 
Endpoint:   mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[11]/RN (^) checked with 
leading edge of 'myclk'
Beginpoint: rst_n                                              (^) triggered by 
leading edge of '@'
Path Groups: {in2reg}
Analysis View: BC
Other End Arrival Time          0.000
+ Removal                       0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.004
  Arrival Time                  1.441
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | rst_n ^      |                        |       |   0.000 |   -0.437 | 
     | rst_n_pad_in                                    | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.441 |   0.441 |    0.004 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[11] | RN ^         | HS65_LH_DFPRQX9        | 1.000 |   1.441 |    1.004 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |          Cell          | Delay | Arrival | Required | 
     |                                                 |              |                        |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+------------------------+-------+---------+----------| 
     |                                                 | clk ^        |                        |       |   0.000 |    0.437 | 
     | clk_pad_in                                      | IO ^ -> ZI ^ | BD2SCARUDQP_1V8_SF_LIN | 0.000 |   0.000 |    0.437 | 
     | clk_i__L1_I0                                    | A ^ -> Z ^   | HS65_LH_BFX213         | 0.000 |   0.000 |    0.437 | 
     | clk_i__L2_I20                                   | A ^ -> Z ^   | HS65_LH_BFX53          | 0.000 |   0.000 |    0.437 | 
     | mini_mips_inst/if_top_inst/pc_inst/pc_o_reg[11] | CP ^         | HS65_LH_DFPRQX9        | 0.000 |   0.000 |    0.437 | 
     +----------------------------------------------------------------------------------------------------------------------+ 

