# CMOS-NOR-Gate-Design-using-Cadence-Virtuoso
2-input CMOS NOR Gate Design and Analysis with Layout using Cadence Virtuoso
