{"Marius Evers": [0, ["Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches", ["Marius Evers", "Po-Yung Chang", "Yale N. Patt"], "https://doi.org/10.1145/232973.232975", "isca", 1996]], "Nicholas C. Gloy": [0, ["An Analysis of Dynamic Branch Prediction Schemes on System Workloads", ["Nicholas C. Gloy", "Cliff Young", "J. Bradley Chen", "Michael D. Smith"], "https://doi.org/10.1145/232973.232977", "isca", 1996]], "Stuart Sechrest": [0, ["Correlation and Aliasing in Dynamic Branch Predictors", ["Stuart Sechrest", "Chih-Chieh Lee", "Trevor N. Mudge"], "https://doi.org/10.1145/232973.232978", "isca", 1996]], "Steven K. Reinhardt": [0, ["Decoupled Hardware Support for Distributed Shared Memory", ["Steven K. Reinhardt", "Robert W. Pfile", "David A. Wood"], "https://doi.org/10.1145/232973.232979", "isca", 1996]], "Donald Yeung": [0, ["MGS: A Multigrain Shared Memory System", ["Donald Yeung", "John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/232973.232980", "isca", 1996]], "Christine Morin": [0, ["COMA: An Opportunity for Building Fault-Tolerant Scalable Shared Memory Multiprocessors", ["Christine Morin", "Alain Gefflaut", "Michel Banatre", "Anne-Marie Kermarrec"], "https://doi.org/10.1145/232973.232981", "isca", 1996]], "Basem A. Nayfeh": [0, ["Evaluation of Design Alternatives for a Multiprocessor Microprocessor", ["Basem A. Nayfeh", "Lance Hammond", "Kunle Olukotun"], "https://doi.org/10.1145/232973.232982", "isca", 1996]], "Doug Burger": [0, ["Memory Bandwidth Limitations of Future Microprocessors", ["Doug Burger", "James R. Goodman", "Alain Kagi"], "https://doi.org/10.1145/232973.232983", "isca", 1996]], "Ashley Saulsbury": [0, ["Missing the Memory Wall: The Case for Processor/Memory Integration", ["Ashley Saulsbury", "Fong Pong", "Andreas Nowatzyk"], "https://doi.org/10.1145/232973.232984", "isca", 1996]], "Andre Seznec": [0, ["Don't Use the Page Number, But a Pointer To It", ["Andre Seznec"], "https://doi.org/10.1145/232973.232985", "isca", 1996]], "Toni Juan": [0, ["The Difference-bit Cache", ["Toni Juan", "Tomas Lang", "Juan J. Navarro"], "https://doi.org/10.1145/232973.232986", "isca", 1996]], "Liviu Iftode": [0, ["Understanding Application Performance on Shared Virtual Memory Systems", ["Liviu Iftode", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/232973.232987", "isca", 1996]], "Chris Holt": [0, ["Application and Architectural Bottlenecks in Large Scale Distributed Shared Memory Machines", ["Chris Holt", "Jaswinder Pal Singh", "John L. Hennessy"], "https://doi.org/10.1145/232973.232988", "isca", 1996]], "Kenneth M. Wilson": [0, ["Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors", ["Kenneth M. Wilson", "Kunle Olukotun", "Mendel Rosenblum"], "https://doi.org/10.1145/232973.232989", "isca", 1996]], "Todd M. Austin": [0, ["High-Bandwidth Address Translation for Multiple-Issue Processors", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1145/232973.232990", "isca", 1996]], "Yiming Hu": [0, ["DCD - Disk Caching Disk: A New Approach for Boosting I/O Performance", ["Yiming Hu", "Qing Yang"], "https://doi.org/10.1145/232973.232991", "isca", 1996]], "Olivier Maquelin": [0, ["Polling Watchdog: Combining Polling and Interrupts for Efficient Message Handling", ["Olivier Maquelin", "Guang R. Gao", "Herbert H. J. Hum", "Kevin B. Theobald", "Xinmin Tian"], "https://doi.org/10.1145/232973.232992", "isca", 1996]], "Dean M. Tullsen": [0, ["Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor", ["Dean M. Tullsen", "Susan J. Eggers", "Joel S. Emer", "Henry M. Levy", "Jack L. Lo", "Rebecca L. Stamm"], "https://doi.org/10.1145/232973.232993", "isca", 1996]], "Richard J. Eickemeyer": [0, ["Evaluation of Multithreaded Uniprocessors for Commercial Application Environments", ["Richard J. Eickemeyer", "Ross E. Johnson", "Steven R. Kunkel", "Mark S. Squillante", "Shiafun Liu"], "https://doi.org/10.1145/232973.232994", "isca", 1996]], "Tetsuya Hara": [0, ["Performance Comparison of ILP Machines with Cycle Time Evaluation", ["Tetsuya Hara", "Hideki Ando", "Chikako Nakanishi", "Masao Nakaya"], "https://doi.org/10.1145/232973.232995", "isca", 1996]], "Jae H. Kim": [0.6876401305198669, ["Rotating Combined Queueing (RCQ): Bandwidth and Latency Guarantees in Low-Cost, High-Performance Networks", ["Jae H. Kim", "Andrew A. Chien"], "https://doi.org/10.1145/232973.232996", "isca", 1996]], "Jennifer Rexford": [0, ["A Router Architecture for Real-Time Point-to-Point Networks", ["Jennifer Rexford", "John Hall", "Kang G. Shin"], "https://doi.org/10.1145/232973.232998", "isca", 1996]], "Shubhendu S. Mukherjee": [0, ["Coherent Network Interfaces for Fine-Grain Communication", ["Shubhendu S. Mukherjee", "Babak Falsafi", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1145/232973.232999", "isca", 1996]], "Mark Horowitz": [0, ["Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors", ["Mark Horowitz", "Margaret Martonosi", "Todd C. Mowry", "Michael D. Smith"], "https://doi.org/10.1145/232973.233000", "isca", 1996]], "Chun Xia": [0, ["Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses", ["Chun Xia", "Josep Torrellas"], "https://doi.org/10.1145/232973.233001", "isca", 1996]], "Lynn Choi": [3.022486261272661e-08, ["Compiler and Hardware Support for Cache Coherence in Large-Scale Multiprocessors: Design Considerations and Performance Study", ["Lynn Choi", "Pen-Chung Yew"], "https://doi.org/10.1145/232973.233002", "isca", 1996]], "Edward W. Felten": [0, ["Early Experience with Message-Passing on the SHRIMP Multicomputer", ["Edward W. Felten", "Richard Alpert", "Angelos Bilas", "Matthias A. Blumrich", "Douglas W. Clark", "Stefanos N. Damianakis", "Cezary Dubnicki", "Liviu Iftode", "Kai Li"], "https://doi.org/10.1145/232973.233004", "isca", 1996]], "Tom Lovett": [0, ["STiNG: A CC-NUMA Computer System for the Commercial Marketplace", ["Tom Lovett", "Russell M. Clapp"], "https://doi.org/10.1145/232973.233006", "isca", 1996]]}