

================================================================
== Vivado HLS Report for 'dut_backproj'
================================================================
* Date:           Mon Dec  5 02:26:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3136010|  3136010|  3136010|  3136010|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- LOOP_ROW_LOOP_COL_LOOP_DOT_PROD  |  3136008|  3136008|        13|          4|          1|  784000|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    167|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    186|
|Register         |        -|      -|     261|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      5|     609|   1066|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U2   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |A_U    |dut_backproj_A  |        2|  0|   0|   784|   32|     1|        25088|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                |        2|  0|   0|   784|   32|     1|        25088|
    +-------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next2_fu_183_p2  |     +    |      0|  0|  20|          20|           1|
    |indvar_flatten_op_fu_275_p2     |     +    |      0|  0|  17|          17|           1|
    |j_2_fu_233_p2                   |     +    |      0|  0|   7|           7|           1|
    |k_2_fu_307_p2                   |     +    |      0|  0|  10|          10|           1|
    |ap_sig_126                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_205                      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_98                       |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_227_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten2_fu_177_p2     |   icmp   |      0|  0|   7|          20|          20|
    |exitcond_flatten_fu_189_p2      |   icmp   |      0|  0|   6|          17|          17|
    |exitcond_fu_221_p2              |   icmp   |      0|  0|   4|          10|           9|
    |tmp31_fu_203_p2                 |   icmp   |      0|  0|   3|           7|           1|
    |tmp_1_fu_293_p2                 |   icmp   |      0|  0|   4|          10|           1|
    |tmp_4_fu_302_p2                 |   icmp   |      0|  0|   4|          10|           9|
    |tmp_mid1_fu_253_p2              |   icmp   |      0|  0|   3|           7|           1|
    |tmp_17_fu_239_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_mid_fu_209_p2               |    or    |      0|  0|   1|           1|           1|
    |grp_fu_168_p0                   |  select  |      0|  0|  32|           1|           1|
    |indvar_flatten_next_fu_281_p3   |  select  |      0|  0|  17|           1|           1|
    |j_mid2_fu_267_p3                |  select  |      0|  0|   7|           1|           7|
    |j_mid_fu_195_p3                 |  select  |      0|  0|   7|           1|           1|
    |k_mid2_fu_245_p3                |  select  |      0|  0|  10|           1|           1|
    |tmp_mid2_fu_259_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_215_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 167|         148|          82|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |A_address0                     |  10|          3|   10|         30|
    |ap_NS_fsm                      |   1|          7|    1|          7|
    |ap_reg_ppiten_pp0_it3          |   1|          2|    1|          2|
    |indvar_flatten2_phi_fu_116_p4  |  20|          2|   20|         40|
    |indvar_flatten2_reg_112        |  20|          2|   20|         40|
    |indvar_flatten_phi_fu_127_p4   |  17|          2|   17|         34|
    |indvar_flatten_reg_123         |  17|          2|   17|         34|
    |j_phi_fu_138_p4                |   7|          2|    7|         14|
    |j_reg_134                      |   7|          2|    7|         14|
    |k_phi_fu_161_p4                |  10|          2|   10|         20|
    |k_reg_157                      |  10|          2|   10|         20|
    |p_03_2_phi_fu_149_p4           |  32|          2|   32|         64|
    |p_03_2_reg_145                 |  32|          2|   32|         64|
    |strm_in_V_blk_n                |   1|          2|    1|          2|
    |strm_out_V_blk_n               |   1|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 186|         36|  186|        387|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_1_reg_352_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_flatten2_reg_320             |   1|   0|    1|          0|
    |indvar_flatten2_reg_112               |  20|   0|   20|          0|
    |indvar_flatten_next2_reg_324          |  20|   0|   20|          0|
    |indvar_flatten_next_reg_347           |  17|   0|   17|          0|
    |indvar_flatten_reg_123                |  17|   0|   17|          0|
    |j_mid2_reg_342                        |   7|   0|    7|          0|
    |j_reg_134                             |   7|   0|    7|          0|
    |k_2_reg_371                           |  10|   0|   10|          0|
    |k_mid2_reg_329                        |  10|   0|   10|          0|
    |k_reg_157                             |  10|   0|   10|          0|
    |p_03_2_reg_145                        |  32|   0|   32|          0|
    |result_reg_391                        |  32|   0|   32|          0|
    |tmp_1_reg_352                         |   1|   0|    1|          0|
    |tmp_3_reg_381                         |  32|   0|   32|          0|
    |tmp_4_reg_367                         |   1|   0|    1|          0|
    |tmp_74_reg_362                        |  32|   0|   32|          0|
    |tmp_mid2_reg_338                      |   1|   0|    1|          0|
    |exitcond_flatten2_reg_320             |   0|   1|    1|          0|
    |tmp_4_reg_367                         |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 261|   2|  263|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_backproj | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

