<img width="1280" height="384" alt="image" src="https://github.com/user-attachments/assets/373c94b3-9ff2-421e-885c-8d1dc61745fc" /><br>
                                **Hi there ðŸ‘‹**

______________________________________________________________________________________________  
## PCB Design | Verilog HDL | Python Programming | Aspiring RTL Design Engineer | AI Enthusiast
______________________________________________________________________________________________

  <img width="25" height="25" alt="image" src="https://github.com/user-attachments/assets/9a4a8961-bf20-4389-9010-c07ec1b78511" />  **About Me**

<br>


â€¢Pursiung Btech in ECE at 
**Vidya Jyothi Institute of Technology(VJIT).**
<br>


  â€¢Aspiring
**VLSI Design Engineer.**
<br>


â€¢Upskilling 
**PCB Design, Verilog HDL.**
<br>


â€¢Completed hands on projects in 
**PCB Design.**
<br>
______________________________________________________________________________________________
 **CERTIFICATIONS IN**

<br>

**â€¢	PCB  Design** â€“ Altium Education.
<br>


**â€¢	VLSI Design**â€“ Internshala Trainings,NSDC,Skill India.
<br>


 **â€¢	Python Essentials 2**â€“ Cisco Networking Academy.
<br>


**â€¢	Introduction to Iot and Digital Transformation**â€“ Cisco Networking Academy.
<br>

____________________________________________________________________________________________
 
## Tech Stack
    <br>
                                            
     
     <img width="116" height="128" alt="image" src="https://github.com/user-attachments/assets/8221c9da-79ab-4ffd-bf8c-5f0028df0a4f" />

## Contact 
  <br>
    
https://www.linkedin.com/in/rana-siddu-marka-b271141a4<br>
        <img width="30" height="30" alt="image" src="https://github.com/user-attachments/assets/2b73dc6e-5710-4d43-acaa-f45572a70676" />
markasiddu18@gmail.com
        
