module sign_det(
    input signed [15:0] a, 
    input signed [15:0] b,  
    output  sign_A,     
    output  sign_B,     
    output  [15:0] A,
    output  [15:0] B  
);
   assign sign_A=a[15];
   assign sign_B=b[15];
   assign A=sign_A?(~a+1):a;
   assign B=sign_B?(~b+1):b;
   
endmodule
