// Seed: 4030949565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wor id_1;
  always_latch @(id_5 or posedge id_4);
  wire id_9;
  logic id_10;
  integer id_11 = id_2;
  assign id_1 = id_10 ? -1 : 1;
  logic id_12;
  ;
  wire [1 : -1] id_13 = id_9;
  wire id_14 = id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_4 = 32'd82,
    parameter id_5 = 32'd24
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  output supply1 id_6;
  inout wire _id_5;
  output wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_6 = id_2;
  logic [7:0] id_7 = id_7[id_2 :-1];
  assign id_6 = 1;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_3,
      id_3,
      id_3,
      id_7,
      id_8,
      id_8
  );
  struct {
    logic [-1 : !  id_4] id_10;
    logic [id_5  -  -1 : id_5] id_11;
  } id_12;
  ;
endmodule
