#include "../../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

struct cmucal_qch cmucal_qch_list[] = {
        CLK_QCH(APBIF_GPIO_ALIVE_QCH,CMU_ALIVE_APBIF_GPIO_ALIVE_QCH__QCH_EN, CMU_ALIVE_APBIF_GPIO_ALIVE_QCH__CLK_REQ, CMU_ALIVE_APBIF_GPIO_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2AP_QCH,CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_QCH__QCH_EN, CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_QCH__CLK_REQ, CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2APM_QCH,CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_QCH__QCH_EN, CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_QCH__CLK_REQ, CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2APM_1_QCH,CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_1_QCH__QCH_EN, CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_1_QCH__CLK_REQ, CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2AP_1_QCH,CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_1_QCH__QCH_EN, CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_1_QCH__CLK_REQ, CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2PMU_QCH,CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_QCH__QCH_EN, CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_QCH__CLK_REQ, CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2PMU_1_QCH,CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_1_QCH__QCH_EN, CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_1_QCH__CLK_REQ, CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_PMU_ALIVE_QCH,CMU_ALIVE_APBIF_PMU_ALIVE_QCH__QCH_EN, CMU_ALIVE_APBIF_PMU_ALIVE_QCH__CLK_REQ, CMU_ALIVE_APBIF_PMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APM_DTA_QCH_APB,CMU_ALIVE_APM_DTA_QCH_APB__QCH_EN, CMU_ALIVE_APM_DTA_QCH_APB__CLK_REQ, CMU_ALIVE_APM_DTA_QCH_APB__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLKMON_QCH,CMU_ALIVE_CLKMON_QCH__QCH_EN, CMU_ALIVE_CLKMON_QCH__CLK_REQ, CMU_ALIVE_CLKMON_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_ALIVE_QCH,CMU_ALIVE_CMU_ALIVE_QCH__QCH_EN, CMU_ALIVE_CMU_ALIVE_QCH__CLK_REQ, CMU_ALIVE_CMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_ALIVE_QCH,CMU_ALIVE_D_TZPC_ALIVE_QCH__QCH_EN, CMU_ALIVE_D_TZPC_ALIVE_QCH__CLK_REQ, CMU_ALIVE_D_TZPC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_ALIVE_QCH,CMU_ALIVE_ECU_ALIVE_QCH__QCH_EN, CMU_ALIVE_ECU_ALIVE_QCH__CLK_REQ, CMU_ALIVE_ECU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION0_QCH_S_DBG,CMU_ALIVE_GREBEINTEGRATION0_QCH_S_DBG__QCH_EN, CMU_ALIVE_GREBEINTEGRATION0_QCH_S_DBG__CLK_REQ, CMU_ALIVE_GREBEINTEGRATION0_QCH_S_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION0_QCH_S_GREBE,CMU_ALIVE_GREBEINTEGRATION0_QCH_S_GREBE__QCH_EN, CMU_ALIVE_GREBEINTEGRATION0_QCH_S_GREBE__CLK_REQ, CMU_ALIVE_GREBEINTEGRATION0_QCH_S_GREBE__IGNORE_FORCE_PM_EN),
        CLK_QCH(HW_SCANDUMP_CLKSTOP_CTRL_QCH,CMU_ALIVE_HW_SCANDUMP_CLKSTOP_CTRL_QCH__QCH_EN, CMU_ALIVE_HW_SCANDUMP_CLKSTOP_CTRL_QCH__CLK_REQ, CMU_ALIVE_HW_SCANDUMP_CLKSTOP_CTRL_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH,CMU_ALIVE_LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH__QCH_EN, CMU_ALIVE_LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH__CLK_REQ, CMU_ALIVE_LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_ALIVE_QCH,CMU_ALIVE_LH_INT_COMB_ALIVE_QCH__QCH_EN, CMU_ALIVE_LH_INT_COMB_ALIVE_QCH__CLK_REQ, CMU_ALIVE_LH_INT_COMB_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCT_ALIVE_QCH,CMU_ALIVE_MCT_ALIVE_QCH__QCH_EN, CMU_ALIVE_MCT_ALIVE_QCH__CLK_REQ, CMU_ALIVE_MCT_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_QCH_PMU,CMU_ALIVE_PMU_QCH_PMU__QCH_EN, CMU_ALIVE_PMU_QCH_PMU__CLK_REQ, CMU_ALIVE_PMU_QCH_PMU__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,CMU_ALIVE_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__QCH_EN, CMU_ALIVE_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__CLK_REQ, CMU_ALIVE_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DTA_XIU_DP_APM_QCH,CMU_ALIVE_QCH_ADAPTER_DTA_XIU_DP_APM_QCH__QCH_EN, CMU_ALIVE_QCH_ADAPTER_DTA_XIU_DP_APM_QCH__CLK_REQ, CMU_ALIVE_QCH_ADAPTER_DTA_XIU_DP_APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_SCA_XIU_DP_APM_QCH,CMU_ALIVE_QCH_ADAPTER_SCA_XIU_DP_APM_QCH__QCH_EN, CMU_ALIVE_QCH_ADAPTER_SCA_XIU_DP_APM_QCH__CLK_REQ, CMU_ALIVE_QCH_ADAPTER_SCA_XIU_DP_APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_DP_APM_QCH,CMU_ALIVE_QCH_ADAPTER_XIU_DP_APM_QCH__QCH_EN, CMU_ALIVE_QCH_ADAPTER_XIU_DP_APM_QCH__CLK_REQ, CMU_ALIVE_QCH_ADAPTER_XIU_DP_APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_ALIVE_APM0_QCH,CMU_ALIVE_RSTNSYNC_CLK_ALIVE_APM0_QCH__QCH_EN, CMU_ALIVE_RSTNSYNC_CLK_ALIVE_APM0_QCH__CLK_REQ, CMU_ALIVE_RSTNSYNC_CLK_ALIVE_APM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_ALIVE_QCH,CMU_ALIVE_S2PC_ALIVE_QCH__QCH_EN, CMU_ALIVE_S2PC_ALIVE_QCH__CLK_REQ, CMU_ALIVE_S2PC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_ALIVE_QCH,CMU_ALIVE_SPC_ALIVE_QCH__QCH_EN, CMU_ALIVE_SPC_ALIVE_QCH__CLK_REQ, CMU_ALIVE_SPC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_ALIVE_QCH,CMU_ALIVE_SYSREG_ALIVE_QCH__QCH_EN, CMU_ALIVE_SYSREG_ALIVE_QCH__CLK_REQ, CMU_ALIVE_SYSREG_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER0_ALIVE_QCH,CMU_ALIVE_TIMER0_ALIVE_QCH__QCH_EN, CMU_ALIVE_TIMER0_ALIVE_QCH__CLK_REQ, CMU_ALIVE_TIMER0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_ALIVE_QCH,CMU_ALIVE_VGEN_LITE_ALIVE_QCH__QCH_EN, CMU_ALIVE_VGEN_LITE_ALIVE_QCH__CLK_REQ, CMU_ALIVE_VGEN_LITE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_APM0_QCH,CMU_ALIVE_WDT_APM0_QCH__QCH_EN, CMU_ALIVE_WDT_APM0_QCH__CLK_REQ, CMU_ALIVE_WDT_APM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH,CMU_ALIVE_LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH__QCH_EN, CMU_ALIVE_LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH__CLK_REQ, CMU_ALIVE_LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IPMU_ALIVE_QCH,CMU_ALIVE_LH_AXI_SI_IPMU_ALIVE_QCH__QCH_EN, CMU_ALIVE_LH_AXI_SI_IPMU_ALIVE_QCH__CLK_REQ, CMU_ALIVE_LH_AXI_SI_IPMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_AUD_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_AUD_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_AUD_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_CMGP_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CMGP_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CMGP_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_CSIS_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CSIS_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CSIS_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_HSI0_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_HSI0_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_HSI0_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_PSP_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_PSP_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_PSP_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_UFD_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UFD_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UFD_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_UNPU_QCH,CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UNPU_QCH__QCH_EN, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UNPU_QCH__CLK_REQ, CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_APM0_QCH,CMU_ALIVE_ASYNCAHB_MI_APM0_QCH__QCH_EN, CMU_ALIVE_ASYNCAHB_MI_APM0_QCH__CLK_REQ, CMU_ALIVE_ASYNCAHB_MI_APM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_0_QCH,CMU_ALIVE_RTC_0_QCH__QCH_EN, CMU_ALIVE_RTC_0_QCH__CLK_REQ, CMU_ALIVE_RTC_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_S_QCH,CMU_ALIVE_RTC_S_QCH__QCH_EN, CMU_ALIVE_RTC_S_QCH__CLK_REQ, CMU_ALIVE_RTC_S_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_P,CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_P_2,CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_2__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_2__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_2__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_P_3,CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_3__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_3__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_3__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_P_4,CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_4__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_4__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_4__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_P_5,CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_5__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_5__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_5__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_S,CMU_ALIVE_SPMI_MASTER_PMIC_QCH_S__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_S__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_1_QCH_P,CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_1_QCH_P_2,CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_2__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_2__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_2__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_1_QCH_P_3,CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_3__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_3__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_3__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_1_QCH_P_4,CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_4__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_4__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_4__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_1_QCH_P_5,CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_5__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_5__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_5__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_1_QCH_S,CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_S__QCH_EN, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_S__CLK_REQ, CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SCA_DBGCORE_UART_QCH,CMU_SCA_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_QCH__QCH_EN, CMU_SCA_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APM1_ISRAMC_QCH,CMU_SCA_APM1_ISRAMC_QCH__QCH_EN, CMU_SCA_APM1_ISRAMC_QCH__CLK_REQ, CMU_SCA_APM1_ISRAMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASM_ISRAMC_QCH,CMU_SCA_ASM_ISRAMC_QCH__QCH_EN, CMU_SCA_ASM_ISRAMC_QCH__CLK_REQ, CMU_SCA_ASM_ISRAMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_APM1_QCH,CMU_SCA_ASYNCAHB_MI_APM1_QCH__QCH_EN, CMU_SCA_ASYNCAHB_MI_APM1_QCH__CLK_REQ, CMU_SCA_ASYNCAHB_MI_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_ASM_QCH,CMU_SCA_ASYNCAHB_MI_ASM_QCH__QCH_EN, CMU_SCA_ASYNCAHB_MI_ASM_QCH__CLK_REQ, CMU_SCA_ASYNCAHB_MI_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(AsyncInterrupt_APM1_QCH_AsyncInterrupt_APM1,CMU_SCA_ASYNCINTERRUPT_APM1_QCH_ASYNCINTERRUPT_APM1__QCH_EN, CMU_SCA_ASYNCINTERRUPT_APM1_QCH_ASYNCINTERRUPT_APM1__CLK_REQ, CMU_SCA_ASYNCINTERRUPT_APM1_QCH_ASYNCINTERRUPT_APM1__IGNORE_FORCE_PM_EN),
        CLK_QCH(AsyncInterrupt_ASM_QCH_AsyncInterrupt_ASM,CMU_SCA_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__QCH_EN, CMU_SCA_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__CLK_REQ, CMU_SCA_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_APM1_QCH,CMU_SCA_BARAC_APM1_QCH__QCH_EN, CMU_SCA_BARAC_APM1_QCH__CLK_REQ, CMU_SCA_BARAC_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_ASM_QCH,CMU_SCA_BARAC_ASM_QCH__QCH_EN, CMU_SCA_BARAC_ASM_QCH__CLK_REQ, CMU_SCA_BARAC_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_UNPU_REMAPPER_QCH,CMU_SCA_BARAC_UNPU_REMAPPER_QCH__QCH_EN, CMU_SCA_BARAC_UNPU_REMAPPER_QCH__CLK_REQ, CMU_SCA_BARAC_UNPU_REMAPPER_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_SCA_QCH,CMU_SCA_CMU_SCA_QCH__QCH_EN, CMU_SCA_CMU_SCA_QCH__CLK_REQ, CMU_SCA_CMU_SCA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DBGCORE_UART_QCH,CMU_SCA_DBGCORE_UART_QCH__QCH_EN, CMU_SCA_DBGCORE_UART_QCH__CLK_REQ, CMU_SCA_DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_QCH,CMU_SCA_INTMEM_QCH__QCH_EN, CMU_SCA_INTMEM_QCH__CLK_REQ, CMU_SCA_INTMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,CMU_SCA_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__QCH_EN, CMU_SCA_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__CLK_REQ, CMU_SCA_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_UNPU_ALIVE_QCH,CMU_SCA_LH_AXI_MI_LD_UNPU_ALIVE_QCH__QCH_EN, CMU_SCA_LH_AXI_MI_LD_UNPU_ALIVE_QCH__CLK_REQ, CMU_SCA_LH_AXI_MI_LD_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ALIVE_QCH,CMU_SCA_LH_AXI_SI_IP_ALIVE_QCH__QCH_EN, CMU_SCA_LH_AXI_SI_IP_ALIVE_QCH__CLK_REQ, CMU_SCA_LH_AXI_SI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_AXI_D_NOCL2B_QCH,CMU_SCA_LLCAID_AXI_D_NOCL2B_QCH__QCH_EN, CMU_SCA_LLCAID_AXI_D_NOCL2B_QCH__CLK_REQ, CMU_SCA_LLCAID_AXI_D_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM0_APM1_QCH,CMU_SCA_MAILBOX_APM0_APM1_QCH__QCH_EN, CMU_SCA_MAILBOX_APM0_APM1_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM0_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM1_AP_QCH,CMU_SCA_MAILBOX_APM1_AP_QCH__QCH_EN, CMU_SCA_MAILBOX_APM1_AP_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM1_AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM1_ASM_QCH,CMU_SCA_MAILBOX_APM1_ASM_QCH__QCH_EN, CMU_SCA_MAILBOX_APM1_ASM_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM1_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM1_DNC_QCH,CMU_SCA_MAILBOX_APM1_DNC_QCH__QCH_EN, CMU_SCA_MAILBOX_APM1_DNC_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_AP_QCH,CMU_SCA_MAILBOX_APM_AP_QCH__QCH_EN, CMU_SCA_MAILBOX_APM_AP_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM_AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_ASM_QCH,CMU_SCA_MAILBOX_APM_ASM_QCH__QCH_EN, CMU_SCA_MAILBOX_APM_ASM_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_AUD_QCH,CMU_SCA_MAILBOX_APM_AUD_QCH__QCH_EN, CMU_SCA_MAILBOX_APM_AUD_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CHUB_QCH,CMU_SCA_MAILBOX_APM_CHUB_QCH__QCH_EN, CMU_SCA_MAILBOX_APM_CHUB_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CP_QCH,CMU_SCA_MAILBOX_APM_CP_QCH__QCH_EN, CMU_SCA_MAILBOX_APM_CP_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CP_1_QCH,CMU_SCA_MAILBOX_APM_CP_1_QCH__QCH_EN, CMU_SCA_MAILBOX_APM_CP_1_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM_CP_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_GNSS_QCH,CMU_SCA_MAILBOX_APM_GNSS_QCH__QCH_EN, CMU_SCA_MAILBOX_APM_GNSS_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_VTS_QCH,CMU_SCA_MAILBOX_APM_VTS_QCH__QCH_EN, CMU_SCA_MAILBOX_APM_VTS_QCH__CLK_REQ, CMU_SCA_MAILBOX_APM_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_ASM_QCH,CMU_SCA_MAILBOX_AP_ASM_QCH__QCH_EN, CMU_SCA_MAILBOX_AP_ASM_QCH__CLK_REQ, CMU_SCA_MAILBOX_AP_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CHUB_QCH,CMU_SCA_MAILBOX_AP_CHUB_QCH__QCH_EN, CMU_SCA_MAILBOX_AP_CHUB_QCH__CLK_REQ, CMU_SCA_MAILBOX_AP_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CP_QCH,CMU_SCA_MAILBOX_AP_CP_QCH__QCH_EN, CMU_SCA_MAILBOX_AP_CP_QCH__CLK_REQ, CMU_SCA_MAILBOX_AP_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CP_S_QCH,CMU_SCA_MAILBOX_AP_CP_S_QCH__QCH_EN, CMU_SCA_MAILBOX_AP_CP_S_QCH__CLK_REQ, CMU_SCA_MAILBOX_AP_CP_S_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_DBGCORE_QCH,CMU_SCA_MAILBOX_AP_DBGCORE_QCH__QCH_EN, CMU_SCA_MAILBOX_AP_DBGCORE_QCH__CLK_REQ, CMU_SCA_MAILBOX_AP_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_GNSS_QCH,CMU_SCA_MAILBOX_AP_GNSS_QCH__QCH_EN, CMU_SCA_MAILBOX_AP_GNSS_QCH__CLK_REQ, CMU_SCA_MAILBOX_AP_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_ASM_CP_QCH,CMU_SCA_MAILBOX_ASM_CP_QCH__QCH_EN, CMU_SCA_MAILBOX_ASM_CP_QCH__CLK_REQ, CMU_SCA_MAILBOX_ASM_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CP_CHUB_QCH,CMU_SCA_MAILBOX_CP_CHUB_QCH__QCH_EN, CMU_SCA_MAILBOX_CP_CHUB_QCH__CLK_REQ, CMU_SCA_MAILBOX_CP_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CP_GNSS_QCH,CMU_SCA_MAILBOX_CP_GNSS_QCH__QCH_EN, CMU_SCA_MAILBOX_CP_GNSS_QCH__CLK_REQ, CMU_SCA_MAILBOX_CP_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_GNSS_CHUB_QCH,CMU_SCA_MAILBOX_GNSS_CHUB_QCH__QCH_EN, CMU_SCA_MAILBOX_GNSS_CHUB_QCH__CLK_REQ, CMU_SCA_MAILBOX_GNSS_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_SHARED_SRAM_QCH,CMU_SCA_MAILBOX_SHARED_SRAM_QCH__QCH_EN, CMU_SCA_MAILBOX_SHARED_SRAM_QCH__CLK_REQ, CMU_SCA_MAILBOX_SHARED_SRAM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH,CMU_SCA_QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH__QCH_EN, CMU_SCA_QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH__CLK_REQ, CMU_SCA_QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH,CMU_SCA_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH__QCH_EN, CMU_SCA_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH__CLK_REQ, CMU_SCA_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SCA_AON_QCH,CMU_SCA_RSTNSYNC_CLK_SCA_AON_QCH__QCH_EN, CMU_SCA_RSTNSYNC_CLK_SCA_AON_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_CLK_SCA_AON_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SCA_APM1_QCH,CMU_SCA_RSTNSYNC_CLK_SCA_APM1_QCH__QCH_EN, CMU_SCA_RSTNSYNC_CLK_SCA_APM1_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_CLK_SCA_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SCA_ASM_QCH,CMU_SCA_RSTNSYNC_CLK_SCA_ASM_QCH__QCH_EN, CMU_SCA_RSTNSYNC_CLK_SCA_ASM_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_CLK_SCA_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SCA_NOC_QCH,CMU_SCA_RSTNSYNC_CLK_SCA_NOC_QCH__QCH_EN, CMU_SCA_RSTNSYNC_CLK_SCA_NOC_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_CLK_SCA_NOC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SCA_NOC_QCH,CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_QCH__QCH_EN, CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_ALIVE_QCH_S0,CMU_SCA_S2MPU_S0_ALIVE_QCH_S0__QCH_EN, CMU_SCA_S2MPU_S0_ALIVE_QCH_S0__CLK_REQ, CMU_SCA_S2MPU_S0_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_ALIVE_QCH_S0,CMU_SCA_S2MPU_S0_PMMU0_ALIVE_QCH_S0__QCH_EN, CMU_SCA_S2MPU_S0_PMMU0_ALIVE_QCH_S0__CLK_REQ, CMU_SCA_S2MPU_S0_PMMU0_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU1_ALIVE_QCH_S0,CMU_SCA_S2MPU_S0_PMMU1_ALIVE_QCH_S0__QCH_EN, CMU_SCA_S2MPU_S0_PMMU1_ALIVE_QCH_S0__CLK_REQ, CMU_SCA_S2MPU_S0_PMMU1_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,CMU_SCA_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__QCH_EN, CMU_SCA_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ, CMU_SCA_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_GNSS_ALIVE_QCH,CMU_SCA_SLH_AXI_MI_LD_GNSS_ALIVE_QCH__QCH_EN, CMU_SCA_SLH_AXI_MI_LD_GNSS_ALIVE_QCH__CLK_REQ, CMU_SCA_SLH_AXI_MI_LD_GNSS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_MODEM_ALIVE_QCH,CMU_SCA_SLH_AXI_MI_LP_MODEM_ALIVE_QCH__QCH_EN, CMU_SCA_SLH_AXI_MI_LP_MODEM_ALIVE_QCH__CLK_REQ, CMU_SCA_SLH_AXI_MI_LP_MODEM_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,CMU_SCA_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__QCH_EN, CMU_SCA_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ, CMU_SCA_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_ALIVE_CMGP_QCH,CMU_SCA_SLH_AXI_SI_LP_ALIVE_CMGP_QCH__QCH_EN, CMU_SCA_SLH_AXI_SI_LP_ALIVE_CMGP_QCH__CLK_REQ, CMU_SCA_SLH_AXI_SI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_ALIVE_UNPU_QCH,CMU_SCA_SLH_AXI_SI_LP_ALIVE_UNPU_QCH__QCH_EN, CMU_SCA_SLH_AXI_SI_LP_ALIVE_UNPU_QCH__CLK_REQ, CMU_SCA_SLH_AXI_SI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_APM1_QCH,CMU_SCA_TIMER_APM1_QCH__QCH_EN, CMU_SCA_TIMER_APM1_QCH__CLK_REQ, CMU_SCA_TIMER_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_ASM_QCH,CMU_SCA_TIMER_ASM_QCH__QCH_EN, CMU_SCA_TIMER_ASM_QCH__CLK_REQ, CMU_SCA_TIMER_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_APM1_QCH,CMU_SCA_WDT_APM1_QCH__QCH_EN, CMU_SCA_WDT_APM1_QCH__CLK_REQ, CMU_SCA_WDT_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_ASM_QCH,CMU_SCA_WDT_ASM_QCH__QCH_EN, CMU_SCA_WDT_ASM_QCH__CLK_REQ, CMU_SCA_WDT_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_APM1_QCH_CLKIN,CMU_SCA_YAMIN_MCU_APM1_QCH_CLKIN__QCH_EN, CMU_SCA_YAMIN_MCU_APM1_QCH_CLKIN__CLK_REQ, CMU_SCA_YAMIN_MCU_APM1_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_APM1_QCH_DBGCLK,CMU_SCA_YAMIN_MCU_APM1_QCH_DBGCLK__QCH_EN, CMU_SCA_YAMIN_MCU_APM1_QCH_DBGCLK__CLK_REQ, CMU_SCA_YAMIN_MCU_APM1_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_ASM_QCH_CLKIN,CMU_SCA_YAMIN_MCU_ASM_QCH_CLKIN__QCH_EN, CMU_SCA_YAMIN_MCU_ASM_QCH_CLKIN__CLK_REQ, CMU_SCA_YAMIN_MCU_ASM_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_ASM_QCH_DBGCLK,CMU_SCA_YAMIN_MCU_ASM_QCH_DBGCLK__QCH_EN, CMU_SCA_YAMIN_MCU_ASM_QCH_DBGCLK__CLK_REQ, CMU_SCA_YAMIN_MCU_ASM_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_ALIVE_QCH,CMU_SCA_LH_AXI_SI_D_ALIVE_QCH__QCH_EN, CMU_SCA_LH_AXI_SI_D_ALIVE_QCH__CLK_REQ, CMU_SCA_LH_AXI_SI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SCA_NOC_LH_QCH,CMU_SCA_RSTNSYNC_CLK_SCA_NOC_LH_QCH__QCH_EN, CMU_SCA_RSTNSYNC_CLK_SCA_NOC_LH_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_CLK_SCA_NOC_LH_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SCA_NOC_LH_QCH,CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_LH_QCH__QCH_EN, CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_LH_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_LH_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_ALIVE_QCH,CMU_SCA_SLH_AXI_MI_P_ALIVE_QCH__QCH_EN, CMU_SCA_SLH_AXI_MI_P_ALIVE_QCH__CLK_REQ, CMU_SCA_SLH_AXI_MI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH,CMU_SCA_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN, CMU_SCA_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ, CMU_SCA_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH,CMU_SCA_QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH__QCH_EN, CMU_SCA_QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH__CLK_REQ, CMU_SCA_QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SCA_NOC_PMULH_QCH,CMU_SCA_RSTNSYNC_CLK_SCA_NOC_PMULH_QCH__QCH_EN, CMU_SCA_RSTNSYNC_CLK_SCA_NOC_PMULH_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_CLK_SCA_NOC_PMULH_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SCA_PMULH_AON_QCH,CMU_SCA_RSTNSYNC_CLK_SCA_PMULH_AON_QCH__QCH_EN, CMU_SCA_RSTNSYNC_CLK_SCA_PMULH_AON_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_CLK_SCA_PMULH_AON_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SCA_NOC_PMULH_QCH,CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_QCH__QCH_EN, CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH,CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH__QCH_EN, CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH__CLK_REQ, CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH,CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH__QCH_EN, CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH__CLK_REQ, CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH,CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH__QCH_EN, CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH__CLK_REQ, CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH,CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH__QCH_EN, CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH__CLK_REQ, CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SCA_OSCCLK_RCO_QCH,CMU_SCA_RSTNSYNC_CLK_SCA_OSCCLK_RCO_QCH__QCH_EN, CMU_SCA_RSTNSYNC_CLK_SCA_OSCCLK_RCO_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_CLK_SCA_OSCCLK_RCO_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_1_QCH,CMU_SCA_RTC_1_QCH__QCH_EN, CMU_SCA_RTC_1_QCH__CLK_REQ, CMU_SCA_RTC_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SCA_TIMER_APM1_QCH,CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_QCH__QCH_EN, CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SCA_TIMER_ASM_QCH,CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_QCH__QCH_EN, CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_QCH__CLK_REQ, CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_S2D_DBGCORE_QCH,CMU_DBGCORE_APBIF_S2D_DBGCORE_QCH__QCH_EN, CMU_DBGCORE_APBIF_S2D_DBGCORE_QCH__CLK_REQ, CMU_DBGCORE_APBIF_S2D_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DBGCORE_QCH,CMU_DBGCORE_CMU_DBGCORE_QCH__QCH_EN, CMU_DBGCORE_CMU_DBGCORE_QCH__CLK_REQ, CMU_DBGCORE_CMU_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DBGCORE_QCH,CMU_DBGCORE_D_TZPC_DBGCORE_QCH__QCH_EN, CMU_DBGCORE_D_TZPC_DBGCORE_QCH__CLK_REQ, CMU_DBGCORE_D_TZPC_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION_DBGCORE_QCH_S_DBG,CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_DBG__QCH_EN, CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_DBG__CLK_REQ, CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__QCH_EN, CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__CLK_REQ, CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_CSSYS_ALIVE_QCH,CMU_DBGCORE_LH_AXI_MI_IG_CSSYS_ALIVE_QCH__QCH_EN, CMU_DBGCORE_LH_AXI_MI_IG_CSSYS_ALIVE_QCH__CLK_REQ, CMU_DBGCORE_LH_AXI_MI_IG_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ALIVE_QCH,CMU_DBGCORE_LH_AXI_MI_IP_ALIVE_QCH__QCH_EN, CMU_DBGCORE_LH_AXI_MI_IP_ALIVE_QCH__CLK_REQ, CMU_DBGCORE_LH_AXI_MI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,CMU_DBGCORE_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__QCH_EN, CMU_DBGCORE_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__CLK_REQ, CMU_DBGCORE_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MDIS_DBGCORE_QCH,CMU_DBGCORE_MDIS_DBGCORE_QCH__QCH_EN, CMU_DBGCORE_MDIS_DBGCORE_QCH__CLK_REQ, CMU_DBGCORE_MDIS_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DBGCORE_GREBE_QCH,CMU_DBGCORE_RSTNSYNC_CLK_DBGCORE_GREBE_QCH__QCH_EN, CMU_DBGCORE_RSTNSYNC_CLK_DBGCORE_GREBE_QCH__CLK_REQ, CMU_DBGCORE_RSTNSYNC_CLK_DBGCORE_GREBE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DBGCORE_ALO_QCH,CMU_DBGCORE_SYSREG_DBGCORE_ALO_QCH__QCH_EN, CMU_DBGCORE_SYSREG_DBGCORE_ALO_QCH__CLK_REQ, CMU_DBGCORE_SYSREG_DBGCORE_ALO_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DBGCORE_CORE_PG_QCH,CMU_DBGCORE_SYSREG_DBGCORE_CORE_PG_QCH__QCH_EN, CMU_DBGCORE_SYSREG_DBGCORE_CORE_PG_QCH__CLK_REQ, CMU_DBGCORE_SYSREG_DBGCORE_CORE_PG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DBGCORE_PG_QCH,CMU_DBGCORE_SYSREG_DBGCORE_PG_QCH__QCH_EN, CMU_DBGCORE_SYSREG_DBGCORE_PG_QCH__CLK_REQ, CMU_DBGCORE_SYSREG_DBGCORE_PG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DBGCORE_RET_QCH,CMU_DBGCORE_SYSREG_DBGCORE_RET_QCH__QCH_EN, CMU_DBGCORE_SYSREG_DBGCORE_RET_QCH__CLK_REQ, CMU_DBGCORE_SYSREG_DBGCORE_RET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_DBGCORE_QCH,CMU_DBGCORE_WDT_DBGCORE_QCH__QCH_EN, CMU_DBGCORE_WDT_DBGCORE_QCH__CLK_REQ, CMU_DBGCORE_WDT_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,CMU_DBGCORE_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN, CMU_DBGCORE_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ, CMU_DBGCORE_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,CMU_DBGCORE_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__QCH_EN, CMU_DBGCORE_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__CLK_REQ, CMU_DBGCORE_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_CSSYS_ALIVE_QCH,CMU_DBGCORE_LH_AXI_SI_IG_CSSYS_ALIVE_QCH__QCH_EN, CMU_DBGCORE_LH_AXI_SI_IG_CSSYS_ALIVE_QCH__CLK_REQ, CMU_DBGCORE_LH_AXI_SI_IG_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CNT,CMU_AUD_ABOX_QCH_CNT__QCH_EN, CMU_AUD_ABOX_QCH_CNT__CLK_REQ, CMU_AUD_ABOX_QCH_CNT__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_ARAM,CMU_AUD_ABOX_QCH_ARAM__QCH_EN, CMU_AUD_ABOX_QCH_ARAM__CLK_REQ, CMU_AUD_ABOX_QCH_ARAM__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_C2A0,CMU_AUD_ABOX_QCH_C2A0__QCH_EN, CMU_AUD_ABOX_QCH_C2A0__CLK_REQ, CMU_AUD_ABOX_QCH_C2A0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_C2A1,CMU_AUD_ABOX_QCH_C2A1__QCH_EN, CMU_AUD_ABOX_QCH_C2A1__CLK_REQ, CMU_AUD_ABOX_QCH_C2A1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CSTAT,CMU_AUD_ABOX_QCH_CSTAT__QCH_EN, CMU_AUD_ABOX_QCH_CSTAT__CLK_REQ, CMU_AUD_ABOX_QCH_CSTAT__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_XCLK,CMU_AUD_ABOX_QCH_XCLK__QCH_EN, CMU_AUD_ABOX_QCH_XCLK__CLK_REQ, CMU_AUD_ABOX_QCH_XCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_D_AUDCHUBVTS_QCH,CMU_AUD_BARAC_D_AUDCHUBVTS_QCH__QCH_EN, CMU_AUD_BARAC_D_AUDCHUBVTS_QCH__CLK_REQ, CMU_AUD_BARAC_D_AUDCHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_AUD_QCH,CMU_AUD_CMU_AUD_QCH__QCH_EN, CMU_AUD_CMU_AUD_QCH__CLK_REQ, CMU_AUD_CMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_AUD_QCH_ACLK,CMU_AUD_DMAILBOX_AUD_QCH_ACLK__QCH_EN, CMU_AUD_DMAILBOX_AUD_QCH_ACLK__CLK_REQ, CMU_AUD_DMAILBOX_AUD_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_AUD_QCH_PCLK,CMU_AUD_DMAILBOX_AUD_QCH_PCLK__QCH_EN, CMU_AUD_DMAILBOX_AUD_QCH_PCLK__CLK_REQ, CMU_AUD_DMAILBOX_AUD_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AUD0_QCH_PCLK,CMU_AUD_DMIC_AUD0_QCH_PCLK__QCH_EN, CMU_AUD_DMIC_AUD0_QCH_PCLK__CLK_REQ, CMU_AUD_DMIC_AUD0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AUD1_QCH_PCLK,CMU_AUD_DMIC_AUD1_QCH_PCLK__QCH_EN, CMU_AUD_DMIC_AUD1_QCH_PCLK__CLK_REQ, CMU_AUD_DMIC_AUD1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AUD2_QCH_PCLK,CMU_AUD_DMIC_AUD2_QCH_PCLK__QCH_EN, CMU_AUD_DMIC_AUD2_QCH_PCLK__CLK_REQ, CMU_AUD_DMIC_AUD2_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_AUD_QCH,CMU_AUD_LH_ACEL_SI_D_AUD_QCH__QCH_EN, CMU_AUD_LH_ACEL_SI_D_AUD_QCH__CLK_REQ, CMU_AUD_LH_ACEL_SI_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_UDMA_AUD_QCH,CMU_AUD_LH_AXI_MI_ID_UDMA_AUD_QCH__QCH_EN, CMU_AUD_LH_AXI_MI_ID_UDMA_AUD_QCH__CLK_REQ, CMU_AUD_LH_AXI_MI_ID_UDMA_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_PERI_AUD_QCH,CMU_AUD_LH_AXI_MI_IP_PERI_AUD_QCH__QCH_EN, CMU_AUD_LH_AXI_MI_IP_PERI_AUD_QCH__CLK_REQ, CMU_AUD_LH_AXI_MI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_AUD_QCH,CMU_AUD_LLCAID_D_AUD_QCH__QCH_EN, CMU_AUD_LLCAID_D_AUD_QCH__CLK_REQ, CMU_AUD_LLCAID_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD0_QCH,CMU_AUD_MAILBOX_AUD0_QCH__QCH_EN, CMU_AUD_MAILBOX_AUD0_QCH__CLK_REQ, CMU_AUD_MAILBOX_AUD0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD1_QCH,CMU_AUD_MAILBOX_AUD1_QCH__QCH_EN, CMU_AUD_MAILBOX_AUD1_QCH__CLK_REQ, CMU_AUD_MAILBOX_AUD1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD2_QCH,CMU_AUD_MAILBOX_AUD2_QCH__QCH_EN, CMU_AUD_MAILBOX_AUD2_QCH__CLK_REQ, CMU_AUD_MAILBOX_AUD2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD3_QCH,CMU_AUD_MAILBOX_AUD3_QCH__QCH_EN, CMU_AUD_MAILBOX_AUD3_QCH__CLK_REQ, CMU_AUD_MAILBOX_AUD3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_AUD_QCH,CMU_AUD_PPMU_AUD_QCH__QCH_EN, CMU_AUD_PPMU_AUD_QCH__CLK_REQ, CMU_AUD_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_QCH_ACLK,CMU_AUD_SERIAL_LIF_QCH_ACLK__QCH_EN, CMU_AUD_SERIAL_LIF_QCH_ACLK__CLK_REQ, CMU_AUD_SERIAL_LIF_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_QCH_PCLK,CMU_AUD_SERIAL_LIF_QCH_PCLK__QCH_EN, CMU_AUD_SERIAL_LIF_QCH_PCLK__CLK_REQ, CMU_AUD_SERIAL_LIF_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_AUD_QCH,CMU_AUD_SLH_AST_SI_G_PPMU_AUD_QCH__QCH_EN, CMU_AUD_SLH_AST_SI_G_PPMU_AUD_QCH__CLK_REQ, CMU_AUD_SLH_AST_SI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_AUD_CHUBVTS_QCH,CMU_AUD_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__QCH_EN, CMU_AUD_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__CLK_REQ, CMU_AUD_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_AUD_QCH_S0,CMU_AUD_SYSMMU_S0_AUD_QCH_S0__QCH_EN, CMU_AUD_SYSMMU_S0_AUD_QCH_S0__CLK_REQ, CMU_AUD_SYSMMU_S0_AUD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_AUD_QCH_S0,CMU_AUD_SYSMMU_S0_PMMU0_AUD_QCH_S0__QCH_EN, CMU_AUD_SYSMMU_S0_PMMU0_AUD_QCH_S0__CLK_REQ, CMU_AUD_SYSMMU_S0_PMMU0_AUD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_AUD_QCH,CMU_AUD_SYSREG_AUD_QCH__QCH_EN, CMU_AUD_SYSREG_AUD_QCH__CLK_REQ, CMU_AUD_SYSREG_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_AUD_QCH,CMU_AUD_VGEN_LITE_AUD_QCH__QCH_EN, CMU_AUD_VGEN_LITE_AUD_QCH__CLK_REQ, CMU_AUD_VGEN_LITE_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_AUD_QCH,CMU_AUD_WDT_AUD_QCH__QCH_EN, CMU_AUD_WDT_AUD_QCH__CLK_REQ, CMU_AUD_WDT_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_ACP_AUD_QCH,CMU_AUD_LH_AXI_MI_ID_ACP_AUD_QCH__QCH_EN, CMU_AUD_LH_AXI_MI_ID_ACP_AUD_QCH__CLK_REQ, CMU_AUD_LH_AXI_MI_ID_ACP_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU0,CMU_AUD_ABOX_QCH_CPU0__QCH_EN, CMU_AUD_ABOX_QCH_CPU0__CLK_REQ, CMU_AUD_ABOX_QCH_CPU0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU1,CMU_AUD_ABOX_QCH_CPU1__QCH_EN, CMU_AUD_ABOX_QCH_CPU1__CLK_REQ, CMU_AUD_ABOX_QCH_CPU1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU2,CMU_AUD_ABOX_QCH_CPU2__QCH_EN, CMU_AUD_ABOX_QCH_CPU2__CLK_REQ, CMU_AUD_ABOX_QCH_CPU2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_L2,CMU_AUD_ABOX_QCH_L2__QCH_EN, CMU_AUD_ABOX_QCH_L2__CLK_REQ, CMU_AUD_ABOX_QCH_L2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON0,CMU_AUD_ABOX_QCH_NEON0__QCH_EN, CMU_AUD_ABOX_QCH_NEON0__CLK_REQ, CMU_AUD_ABOX_QCH_NEON0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON1,CMU_AUD_ABOX_QCH_NEON1__QCH_EN, CMU_AUD_ABOX_QCH_NEON1__CLK_REQ, CMU_AUD_ABOX_QCH_NEON1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON2,CMU_AUD_ABOX_QCH_NEON2__QCH_EN, CMU_AUD_ABOX_QCH_NEON2__CLK_REQ, CMU_AUD_ABOX_QCH_NEON2__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_AUD_CPU0_SW_RESET_QCH,CMU_AUD_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__QCH_EN, CMU_AUD_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__CLK_REQ, CMU_AUD_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_AUD_CPU1_SW_RESET_QCH,CMU_AUD_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__QCH_EN, CMU_AUD_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__CLK_REQ, CMU_AUD_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_AUD_CPU2_SW_RESET_QCH,CMU_AUD_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__QCH_EN, CMU_AUD_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__CLK_REQ, CMU_AUD_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_AUD_CPU_DBG_QCH,CMU_AUD_RSTNSYNC_CLK_AUD_CPU_DBG_QCH__QCH_EN, CMU_AUD_RSTNSYNC_CLK_AUD_CPU_DBG_QCH__CLK_REQ, CMU_AUD_RSTNSYNC_CLK_AUD_CPU_DBG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_AUD_CPU_PCLKDBG_QCH,CMU_AUD_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__QCH_EN, CMU_AUD_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__CLK_REQ, CMU_AUD_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK_DSIF,CMU_AUD_ABOX_QCH_BCLK_DSIF__QCH_EN, CMU_AUD_ABOX_QCH_BCLK_DSIF__CLK_REQ, CMU_AUD_ABOX_QCH_BCLK_DSIF__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_ASTAT,CMU_AUD_ABOX_QCH_ASTAT__QCH_EN, CMU_AUD_ABOX_QCH_ASTAT__CLK_REQ, CMU_AUD_ABOX_QCH_ASTAT__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_SPUM,CMU_AUD_ABOX_QCH_SPUM__QCH_EN, CMU_AUD_ABOX_QCH_SPUM__CLK_REQ, CMU_AUD_ABOX_QCH_SPUM__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_SPUS,CMU_AUD_ABOX_QCH_SPUS__QCH_EN, CMU_AUD_ABOX_QCH_SPUS__CLK_REQ, CMU_AUD_ABOX_QCH_SPUS__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_ACP_AUD_QCH,CMU_AUD_LH_AXI_SI_ID_ACP_AUD_QCH__QCH_EN, CMU_AUD_LH_AXI_SI_ID_ACP_AUD_QCH__CLK_REQ, CMU_AUD_LH_AXI_SI_ID_ACP_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_UDMA_AUD_QCH,CMU_AUD_LH_AXI_SI_ID_UDMA_AUD_QCH__QCH_EN, CMU_AUD_LH_AXI_SI_ID_UDMA_AUD_QCH__CLK_REQ, CMU_AUD_LH_AXI_SI_ID_UDMA_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_AUD_QCH,CMU_AUD_D_TZPC_AUD_QCH__QCH_EN, CMU_AUD_D_TZPC_AUD_QCH__CLK_REQ, CMU_AUD_D_TZPC_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_AUD_QCH,CMU_AUD_ECU_AUD_QCH__QCH_EN, CMU_AUD_ECU_AUD_QCH__CLK_REQ, CMU_AUD_ECU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PERI_AUD_QCH,CMU_AUD_LH_AXI_SI_IP_PERI_AUD_QCH__QCH_EN, CMU_AUD_LH_AXI_SI_IP_PERI_AUD_QCH__CLK_REQ, CMU_AUD_LH_AXI_SI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_AUD_QCH,CMU_AUD_LH_INT_COMB_AUD_QCH__QCH_EN, CMU_AUD_LH_INT_COMB_AUD_QCH__CLK_REQ, CMU_AUD_LH_INT_COMB_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_AUD_QCH,CMU_AUD_S2PC_AUD_QCH__QCH_EN, CMU_AUD_S2PC_AUD_QCH__CLK_REQ, CMU_AUD_S2PC_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_AUD_QCH,CMU_AUD_SLH_AXI_MI_P_AUD_QCH__QCH_EN, CMU_AUD_SLH_AXI_MI_P_AUD_QCH__CLK_REQ, CMU_AUD_SLH_AXI_MI_P_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_AUD_QCH,CMU_AUD_SPC_AUD_QCH__QCH_EN, CMU_AUD_SPC_AUD_QCH__CLK_REQ, CMU_AUD_SPC_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_AUD_QCH_CCLK,CMU_AUD_DMAILBOX_AUD_QCH_CCLK__QCH_EN, CMU_AUD_DMAILBOX_AUD_QCH_CCLK__CLK_REQ, CMU_AUD_DMAILBOX_AUD_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_PCMC_CLK,CMU_AUD_ABOX_QCH_PCMC_CLK__QCH_EN, CMU_AUD_ABOX_QCH_PCMC_CLK__CLK_REQ, CMU_AUD_ABOX_QCH_PCMC_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_QCH_BCLK,CMU_AUD_SERIAL_LIF_QCH_BCLK__QCH_EN, CMU_AUD_SERIAL_LIF_QCH_BCLK__CLK_REQ, CMU_AUD_SERIAL_LIF_QCH_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_QCH_CCLK,CMU_AUD_SERIAL_LIF_QCH_CCLK__QCH_EN, CMU_AUD_SERIAL_LIF_QCH_CCLK__CLK_REQ, CMU_AUD_SERIAL_LIF_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK0,CMU_AUD_ABOX_QCH_BCLK0__QCH_EN, CMU_AUD_ABOX_QCH_BCLK0__CLK_REQ, CMU_AUD_ABOX_QCH_BCLK0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK1,CMU_AUD_ABOX_QCH_BCLK1__QCH_EN, CMU_AUD_ABOX_QCH_BCLK1__CLK_REQ, CMU_AUD_ABOX_QCH_BCLK1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK2,CMU_AUD_ABOX_QCH_BCLK2__QCH_EN, CMU_AUD_ABOX_QCH_BCLK2__CLK_REQ, CMU_AUD_ABOX_QCH_BCLK2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK3,CMU_AUD_ABOX_QCH_BCLK3__QCH_EN, CMU_AUD_ABOX_QCH_BCLK3__CLK_REQ, CMU_AUD_ABOX_QCH_BCLK3__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK4,CMU_AUD_ABOX_QCH_BCLK4__QCH_EN, CMU_AUD_ABOX_QCH_BCLK4__CLK_REQ, CMU_AUD_ABOX_QCH_BCLK4__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK5,CMU_AUD_ABOX_QCH_BCLK5__QCH_EN, CMU_AUD_ABOX_QCH_BCLK5__CLK_REQ, CMU_AUD_ABOX_QCH_BCLK5__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK6,CMU_AUD_ABOX_QCH_BCLK6__QCH_EN, CMU_AUD_ABOX_QCH_BCLK6__CLK_REQ, CMU_AUD_ABOX_QCH_BCLK6__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_BYRP_QCH,CMU_BYRP_LH_ACEL_SI_D_BYRP_QCH__QCH_EN, CMU_BYRP_LH_ACEL_SI_D_BYRP_QCH__CLK_REQ, CMU_BYRP_LH_ACEL_SI_D_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_CSIS_BYRP_QCH,CMU_BYRP_LH_AST_MI_OTF0_CSIS_BYRP_QCH__QCH_EN, CMU_BYRP_LH_AST_MI_OTF0_CSIS_BYRP_QCH__CLK_REQ, CMU_BYRP_LH_AST_MI_OTF0_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_CSIS_BYRP_QCH,CMU_BYRP_LH_AST_MI_OTF1_CSIS_BYRP_QCH__QCH_EN, CMU_BYRP_LH_AST_MI_OTF1_CSIS_BYRP_QCH__CLK_REQ, CMU_BYRP_LH_AST_MI_OTF1_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_CSIS_BYRP_QCH,CMU_BYRP_LH_AST_MI_OTF2_CSIS_BYRP_QCH__QCH_EN, CMU_BYRP_LH_AST_MI_OTF2_CSIS_BYRP_QCH__CLK_REQ, CMU_BYRP_LH_AST_MI_OTF2_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_CSIS_BYRP_QCH,CMU_BYRP_LH_AST_MI_OTF3_CSIS_BYRP_QCH__QCH_EN, CMU_BYRP_LH_AST_MI_OTF3_CSIS_BYRP_QCH__CLK_REQ, CMU_BYRP_LH_AST_MI_OTF3_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_BYRP_RGBP_QCH,CMU_BYRP_LH_AST_SI_OTF0_BYRP_RGBP_QCH__QCH_EN, CMU_BYRP_LH_AST_SI_OTF0_BYRP_RGBP_QCH__CLK_REQ, CMU_BYRP_LH_AST_SI_OTF0_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_BYRP_RGBP_QCH,CMU_BYRP_LH_AST_SI_OTF1_BYRP_RGBP_QCH__QCH_EN, CMU_BYRP_LH_AST_SI_OTF1_BYRP_RGBP_QCH__CLK_REQ, CMU_BYRP_LH_AST_SI_OTF1_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_BYRP_RGBP_QCH,CMU_BYRP_LH_AST_SI_OTF2_BYRP_RGBP_QCH__QCH_EN, CMU_BYRP_LH_AST_SI_OTF2_BYRP_RGBP_QCH__CLK_REQ, CMU_BYRP_LH_AST_SI_OTF2_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_BYRP_RGBP_QCH,CMU_BYRP_LH_AST_SI_OTF3_BYRP_RGBP_QCH__QCH_EN, CMU_BYRP_LH_AST_SI_OTF3_BYRP_RGBP_QCH__CLK_REQ, CMU_BYRP_LH_AST_SI_OTF3_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_BYRP_QCH,CMU_BYRP_LLCAID_D_BYRP_QCH__QCH_EN, CMU_BYRP_LLCAID_D_BYRP_QCH__CLK_REQ, CMU_BYRP_LLCAID_D_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH,CMU_BYRP_SIPU_BYRP_QCH__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_R0,CMU_BYRP_SIPU_BYRP_QCH_VOTF_R0__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R0__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_R1,CMU_BYRP_SIPU_BYRP_QCH_VOTF_R1__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R1__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R1__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_R2,CMU_BYRP_SIPU_BYRP_QCH_VOTF_R2__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R2__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R2__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_R3,CMU_BYRP_SIPU_BYRP_QCH_VOTF_R3__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R3__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R3__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_R4,CMU_BYRP_SIPU_BYRP_QCH_VOTF_R4__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R4__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_R4__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_W0,CMU_BYRP_SIPU_BYRP_QCH_VOTF_W0__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W0__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_W1,CMU_BYRP_SIPU_BYRP_QCH_VOTF_W1__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W1__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W1__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_W2,CMU_BYRP_SIPU_BYRP_QCH_VOTF_W2__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W2__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W2__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_W3,CMU_BYRP_SIPU_BYRP_QCH_VOTF_W3__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W3__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W3__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_BYRP_QCH_VOTF_W4,CMU_BYRP_SIPU_BYRP_QCH_VOTF_W4__QCH_EN, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W4__CLK_REQ, CMU_BYRP_SIPU_BYRP_QCH_VOTF_W4__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_BYRP_QCH,CMU_BYRP_SLH_AST_SI_G_PPMU_BYRP_QCH__QCH_EN, CMU_BYRP_SLH_AST_SI_G_PPMU_BYRP_QCH__CLK_REQ, CMU_BYRP_SLH_AST_SI_G_PPMU_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_BYRP_QCH_S0,CMU_BYRP_SYSMMU_S0_BYRP_QCH_S0__QCH_EN, CMU_BYRP_SYSMMU_S0_BYRP_QCH_S0__CLK_REQ, CMU_BYRP_SYSMMU_S0_BYRP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_BYRP_QCH_S0,CMU_BYRP_SYSMMU_S0_PMMU0_BYRP_QCH_S0__QCH_EN, CMU_BYRP_SYSMMU_S0_PMMU0_BYRP_QCH_S0__CLK_REQ, CMU_BYRP_SYSMMU_S0_PMMU0_BYRP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D0_BYRP_QCH,CMU_BYRP_VGEN_D0_BYRP_QCH__QCH_EN, CMU_BYRP_VGEN_D0_BYRP_QCH__CLK_REQ, CMU_BYRP_VGEN_D0_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D1_BYRP_QCH,CMU_BYRP_VGEN_D1_BYRP_QCH__QCH_EN, CMU_BYRP_VGEN_D1_BYRP_QCH__CLK_REQ, CMU_BYRP_VGEN_D1_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D2_BYRP_QCH,CMU_BYRP_VGEN_D2_BYRP_QCH__QCH_EN, CMU_BYRP_VGEN_D2_BYRP_QCH__CLK_REQ, CMU_BYRP_VGEN_D2_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D3_BYRP_QCH,CMU_BYRP_VGEN_D3_BYRP_QCH__QCH_EN, CMU_BYRP_VGEN_D3_BYRP_QCH__CLK_REQ, CMU_BYRP_VGEN_D3_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D4_BYRP_QCH,CMU_BYRP_VGEN_D4_BYRP_QCH__QCH_EN, CMU_BYRP_VGEN_D4_BYRP_QCH__CLK_REQ, CMU_BYRP_VGEN_D4_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D5_BYRP_QCH,CMU_BYRP_VGEN_D5_BYRP_QCH__QCH_EN, CMU_BYRP_VGEN_D5_BYRP_QCH__CLK_REQ, CMU_BYRP_VGEN_D5_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_BYRP0_QCH,CMU_BYRP_VGEN_LITE_BYRP0_QCH__QCH_EN, CMU_BYRP_VGEN_LITE_BYRP0_QCH__CLK_REQ, CMU_BYRP_VGEN_LITE_BYRP0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_BYRP1_QCH,CMU_BYRP_VGEN_LITE_BYRP1_QCH__QCH_EN, CMU_BYRP_VGEN_LITE_BYRP1_QCH__CLK_REQ, CMU_BYRP_VGEN_LITE_BYRP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_BYRP_QCH,CMU_BYRP_CMU_BYRP_QCH__QCH_EN, CMU_BYRP_CMU_BYRP_QCH__CLK_REQ, CMU_BYRP_CMU_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_BYRP_QCH,CMU_BYRP_D_TZPC_BYRP_QCH__QCH_EN, CMU_BYRP_D_TZPC_BYRP_QCH__CLK_REQ, CMU_BYRP_D_TZPC_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_BYRP_QCH,CMU_BYRP_LH_INT_COMB_BYRP_QCH__QCH_EN, CMU_BYRP_LH_INT_COMB_BYRP_QCH__CLK_REQ, CMU_BYRP_LH_INT_COMB_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_BYRP_QCH,CMU_BYRP_PPMU_BYRP_QCH__QCH_EN, CMU_BYRP_PPMU_BYRP_QCH__CLK_REQ, CMU_BYRP_PPMU_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_BYRP_QCH,CMU_BYRP_S2PC_BYRP_QCH__QCH_EN, CMU_BYRP_S2PC_BYRP_QCH__CLK_REQ, CMU_BYRP_S2PC_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_BYRP_QCH,CMU_BYRP_SLH_AXI_MI_P_BYRP_QCH__QCH_EN, CMU_BYRP_SLH_AXI_MI_P_BYRP_QCH__CLK_REQ, CMU_BYRP_SLH_AXI_MI_P_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_BYRP_QCH,CMU_BYRP_SPC_BYRP_QCH__QCH_EN, CMU_BYRP_SPC_BYRP_QCH__CLK_REQ, CMU_BYRP_SPC_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_BYRP_QCH,CMU_BYRP_SYSREG_BYRP_QCH__QCH_EN, CMU_BYRP_SYSREG_BYRP_QCH__CLK_REQ, CMU_BYRP_SYSREG_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB0_QCH_P,CMU_CHUB_I3C_CHUB0_QCH_P__QCH_EN, CMU_CHUB_I3C_CHUB0_QCH_P__CLK_REQ, CMU_CHUB_I3C_CHUB0_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB0_QCH_S,CMU_CHUB_I3C_CHUB0_QCH_S__QCH_EN, CMU_CHUB_I3C_CHUB0_QCH_S__CLK_REQ, CMU_CHUB_I3C_CHUB0_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_CHUB_I2C_QCH,CMU_CHUB_RSTNSYNC_CLK_CHUB_I2C_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_CLK_CHUB_I2C_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_CLK_CHUB_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_I2C_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_I2C_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_I2C_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,CMU_CHUB_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__QCH_EN, CMU_CHUB_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__CLK_REQ, CMU_CHUB_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_CHUB_QCH,CMU_CHUB_BARAC_CHUB_QCH__QCH_EN, CMU_CHUB_BARAC_CHUB_QCH__CLK_REQ, CMU_CHUB_BARAC_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CHUB_QCH,CMU_CHUB_CMU_CHUB_QCH__QCH_EN, CMU_CHUB_CMU_CHUB_QCH__CLK_REQ, CMU_CHUB_CMU_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB0_QCH,CMU_CHUB_I2C_CHUB0_QCH__QCH_EN, CMU_CHUB_I2C_CHUB0_QCH__CLK_REQ, CMU_CHUB_I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB1_QCH,CMU_CHUB_I2C_CHUB1_QCH__QCH_EN, CMU_CHUB_I2C_CHUB1_QCH__CLK_REQ, CMU_CHUB_I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB2_QCH,CMU_CHUB_I2C_CHUB2_QCH__QCH_EN, CMU_CHUB_I2C_CHUB2_QCH__CLK_REQ, CMU_CHUB_I2C_CHUB2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB3_QCH,CMU_CHUB_I2C_CHUB3_QCH__QCH_EN, CMU_CHUB_I2C_CHUB3_QCH__CLK_REQ, CMU_CHUB_I2C_CHUB3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB4_QCH,CMU_CHUB_I2C_CHUB4_QCH__QCH_EN, CMU_CHUB_I2C_CHUB4_QCH__CLK_REQ, CMU_CHUB_I2C_CHUB4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB5_QCH,CMU_CHUB_I2C_CHUB5_QCH__QCH_EN, CMU_CHUB_I2C_CHUB5_QCH__CLK_REQ, CMU_CHUB_I2C_CHUB5_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_CODE_QCH,CMU_CHUB_INTMEM_CODE_QCH__QCH_EN, CMU_CHUB_INTMEM_CODE_QCH__CLK_REQ, CMU_CHUB_INTMEM_CODE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_DATA0_QCH,CMU_CHUB_INTMEM_DATA0_QCH__QCH_EN, CMU_CHUB_INTMEM_DATA0_QCH__CLK_REQ, CMU_CHUB_INTMEM_DATA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_DATA1_QCH,CMU_CHUB_INTMEM_DATA1_QCH__QCH_EN, CMU_CHUB_INTMEM_DATA1_QCH__CLK_REQ, CMU_CHUB_INTMEM_DATA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH,CMU_CHUB_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN, CMU_CHUB_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ, CMU_CHUB_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH,CMU_CHUB_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN, CMU_CHUB_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ, CMU_CHUB_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CHUB_ABOX_QCH,CMU_CHUB_MAILBOX_CHUB_ABOX_QCH__QCH_EN, CMU_CHUB_MAILBOX_CHUB_ABOX_QCH__CLK_REQ, CMU_CHUB_MAILBOX_CHUB_ABOX_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CHUB_UNPU_QCH,CMU_CHUB_MAILBOX_CHUB_UNPU_QCH__QCH_EN, CMU_CHUB_MAILBOX_CHUB_UNPU_QCH__CLK_REQ, CMU_CHUB_MAILBOX_CHUB_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PWM_CHUB_QCH,CMU_CHUB_PWM_CHUB_QCH__QCH_EN, CMU_CHUB_PWM_CHUB_QCH__CLK_REQ, CMU_CHUB_PWM_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_CHUB_NOC_QCH,CMU_CHUB_RSTNSYNC_CLK_CHUB_NOC_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_CLK_CHUB_NOC_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_CLK_CHUB_NOC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_CHUB_SYSRESETn_QCH,CMU_CHUB_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_NOC_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_NOC_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_NOC_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_NOC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_ACLK,CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__QCH_EN, CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__CLK_REQ, CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_PCLK,CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__QCH_EN, CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__CLK_REQ, CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_I2C_CHUB0_QCH,CMU_CHUB_SPI_I2C_CHUB0_QCH__QCH_EN, CMU_CHUB_SPI_I2C_CHUB0_QCH__CLK_REQ, CMU_CHUB_SPI_I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_I2C_CHUB1_QCH,CMU_CHUB_SPI_I2C_CHUB1_QCH__QCH_EN, CMU_CHUB_SPI_I2C_CHUB1_QCH__CLK_REQ, CMU_CHUB_SPI_I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CHUB_QCH,CMU_CHUB_SYSREG_CHUB_QCH__QCH_EN, CMU_CHUB_SYSREG_CHUB_QCH__CLK_REQ, CMU_CHUB_SYSREG_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_COMBINE_CHUB2AP_QCH,CMU_CHUB_SYSREG_COMBINE_CHUB2AP_QCH__QCH_EN, CMU_CHUB_SYSREG_COMBINE_CHUB2AP_QCH__CLK_REQ, CMU_CHUB_SYSREG_COMBINE_CHUB2AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_COMBINE_CHUB2APM_QCH,CMU_CHUB_SYSREG_COMBINE_CHUB2APM_QCH__QCH_EN, CMU_CHUB_SYSREG_COMBINE_CHUB2APM_QCH__CLK_REQ, CMU_CHUB_SYSREG_COMBINE_CHUB2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_CHUB_QCH,CMU_CHUB_TIMER_CHUB_QCH__QCH_EN, CMU_CHUB_TIMER_CHUB_QCH__CLK_REQ, CMU_CHUB_TIMER_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB0_QCH,CMU_CHUB_USI_CHUB0_QCH__QCH_EN, CMU_CHUB_USI_CHUB0_QCH__CLK_REQ, CMU_CHUB_USI_CHUB0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB1_QCH,CMU_CHUB_USI_CHUB1_QCH__QCH_EN, CMU_CHUB_USI_CHUB1_QCH__CLK_REQ, CMU_CHUB_USI_CHUB1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB2_QCH,CMU_CHUB_USI_CHUB2_QCH__QCH_EN, CMU_CHUB_USI_CHUB2_QCH__CLK_REQ, CMU_CHUB_USI_CHUB2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB3_QCH,CMU_CHUB_USI_CHUB3_QCH__QCH_EN, CMU_CHUB_USI_CHUB3_QCH__CLK_REQ, CMU_CHUB_USI_CHUB3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_CHUB_QCH,CMU_CHUB_WDT_CHUB_QCH__QCH_EN, CMU_CHUB_WDT_CHUB_QCH__CLK_REQ, CMU_CHUB_WDT_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_CHUB_OSCCLK_QCH,CMU_CHUB_RSTNSYNC_CLK_CHUB_OSCCLK_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_CLK_CHUB_OSCCLK_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_CLK_CHUB_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_CHUB_RESETn_CPU_QCH,CMU_CHUB_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_OSCCLK_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_OSCCLK_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_OSCCLK_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK,CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__QCH_EN, CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__CLK_REQ, CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_CCLK,CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__QCH_EN, CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__CLK_REQ, CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_SPI_I2C0_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_SPI_I2C1_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_MULTI_SLV_Q_CTRL_CHUB_QCH,CMU_CHUB_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__QCH_EN, CMU_CHUB_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__CLK_REQ, CMU_CHUB_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_TIMER_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_TIMER_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_TIMER_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_TIMER_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_USI0_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI0_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI0_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_USI1_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI1_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI1_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_USI2_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI2_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI2_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_USI3_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI3_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI3_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(AsyncInterrupt_QCH_AsyncInterrupt_VT,CMU_CHUB_ASYNCINTERRUPT_QCH_ASYNCINTERRUPT_VT__QCH_EN, CMU_CHUB_ASYNCINTERRUPT_QCH_ASYNCINTERRUPT_VT__CLK_REQ, CMU_CHUB_ASYNCINTERRUPT_QCH_ASYNCINTERRUPT_VT__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_CHUB_YAMIN_QCH,CMU_CHUB_RSTNSYNC_CLK_CHUB_YAMIN_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_CLK_CHUB_YAMIN_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_CLK_CHUB_YAMIN_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CHUB_YAMIN_QCH,CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_YAMIN_QCH__QCH_EN, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_YAMIN_QCH__CLK_REQ, CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_YAMIN_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_CHUB_QCH_CLKIN,CMU_CHUB_YAMIN_MCU_CHUB_QCH_CLKIN__QCH_EN, CMU_CHUB_YAMIN_MCU_CHUB_QCH_CLKIN__CLK_REQ, CMU_CHUB_YAMIN_MCU_CHUB_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_CHUB_QCH_DBGCLK,CMU_CHUB_YAMIN_MCU_CHUB_QCH_DBGCLK__QCH_EN, CMU_CHUB_YAMIN_MCU_CHUB_QCH_DBGCLK__CLK_REQ, CMU_CHUB_YAMIN_MCU_CHUB_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_VTS_QCH,CMU_VTS_BARAC_VTS_QCH__QCH_EN, CMU_VTS_BARAC_VTS_QCH__CLK_REQ, CMU_VTS_BARAC_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_VTS_QCH,CMU_VTS_CMU_VTS_QCH__QCH_EN, CMU_VTS_CMU_VTS_QCH__CLK_REQ, CMU_VTS_CMU_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_IF0_QCH_PCLK,CMU_VTS_DMIC_IF0_QCH_PCLK__QCH_EN, CMU_VTS_DMIC_IF0_QCH_PCLK__CLK_REQ, CMU_VTS_DMIC_IF0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_IF1_QCH_PCLK,CMU_VTS_DMIC_IF1_QCH_PCLK__QCH_EN, CMU_VTS_DMIC_IF1_QCH_PCLK__CLK_REQ, CMU_VTS_DMIC_IF1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_IF2_QCH_PCLK,CMU_VTS_DMIC_IF2_QCH_PCLK__QCH_EN, CMU_VTS_DMIC_IF2_QCH_PCLK__CLK_REQ, CMU_VTS_DMIC_IF2_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_VTS_QCH,CMU_VTS_GPIO_VTS_QCH__QCH_EN, CMU_VTS_GPIO_VTS_QCH__CLK_REQ, CMU_VTS_GPIO_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_CODE_QCH,CMU_VTS_INTMEM_CODE_QCH__QCH_EN, CMU_VTS_INTMEM_CODE_QCH__CLK_REQ, CMU_VTS_INTMEM_CODE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_DATA0_QCH,CMU_VTS_INTMEM_DATA0_QCH__QCH_EN, CMU_VTS_INTMEM_DATA0_QCH__CLK_REQ, CMU_VTS_INTMEM_DATA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_DATA1_QCH,CMU_VTS_INTMEM_DATA1_QCH__QCH_EN, CMU_VTS_INTMEM_DATA1_QCH__CLK_REQ, CMU_VTS_INTMEM_DATA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_PCM_QCH,CMU_VTS_INTMEM_PCM_QCH__QCH_EN, CMU_VTS_INTMEM_PCM_QCH__CLK_REQ, CMU_VTS_INTMEM_PCM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH,CMU_VTS_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN, CMU_VTS_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ, CMU_VTS_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH,CMU_VTS_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN, CMU_VTS_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ, CMU_VTS_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_ABOX_VTS_QCH,CMU_VTS_MAILBOX_ABOX_VTS_QCH__QCH_EN, CMU_VTS_MAILBOX_ABOX_VTS_QCH__CLK_REQ, CMU_VTS_MAILBOX_ABOX_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_VTS_QCH,CMU_VTS_MAILBOX_AP_VTS_QCH__QCH_EN, CMU_VTS_MAILBOX_AP_VTS_QCH__CLK_REQ, CMU_VTS_MAILBOX_AP_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_UNPU_VTS_QCH,CMU_VTS_MAILBOX_UNPU_VTS_QCH__QCH_EN, CMU_VTS_MAILBOX_UNPU_VTS_QCH__CLK_REQ, CMU_VTS_MAILBOX_UNPU_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_ACLK,CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_ACLK__QCH_EN, CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_ACLK__CLK_REQ, CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_PCLK,CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_PCLK__QCH_EN, CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_PCLK__CLK_REQ, CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_VT_QCH_ACLK,CMU_VTS_SERIAL_LIF_VT_QCH_ACLK__QCH_EN, CMU_VTS_SERIAL_LIF_VT_QCH_ACLK__CLK_REQ, CMU_VTS_SERIAL_LIF_VT_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_VT_QCH_PCLK,CMU_VTS_SERIAL_LIF_VT_QCH_PCLK__QCH_EN, CMU_VTS_SERIAL_LIF_VT_QCH_PCLK__CLK_REQ, CMU_VTS_SERIAL_LIF_VT_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_VTS_QCH,CMU_VTS_SYSREG_VTS_QCH__QCH_EN, CMU_VTS_SYSREG_VTS_QCH__CLK_REQ, CMU_VTS_SYSREG_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_VTS_QCH,CMU_VTS_TIMER_VTS_QCH__QCH_EN, CMU_VTS_TIMER_VTS_QCH__CLK_REQ, CMU_VTS_TIMER_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_VTS_QCH,CMU_VTS_WDT_VTS_QCH__QCH_EN, CMU_VTS_WDT_VTS_QCH__CLK_REQ, CMU_VTS_WDT_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_VT_QCH_BCLK,CMU_VTS_SERIAL_LIF_VT_QCH_BCLK__QCH_EN, CMU_VTS_SERIAL_LIF_VT_QCH_BCLK__CLK_REQ, CMU_VTS_SERIAL_LIF_VT_QCH_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_VT_QCH_CCLK,CMU_VTS_SERIAL_LIF_VT_QCH_CCLK__QCH_EN, CMU_VTS_SERIAL_LIF_VT_QCH_CCLK__CLK_REQ, CMU_VTS_SERIAL_LIF_VT_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK,CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__QCH_EN, CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__CLK_REQ, CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_CCLK,CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_CCLK__QCH_EN, CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_CCLK__CLK_REQ, CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(AsyncInterrupt_VTS_QCH_AsyncInterrupt_VT,CMU_VTS_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__QCH_EN, CMU_VTS_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__CLK_REQ, CMU_VTS_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_VTS_QCH_CLKIN,CMU_VTS_YAMIN_MCU_VTS_QCH_CLKIN__QCH_EN, CMU_VTS_YAMIN_MCU_VTS_QCH_CLKIN__CLK_REQ, CMU_VTS_YAMIN_MCU_VTS_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_VTS_QCH_DBGCLK,CMU_VTS_YAMIN_MCU_VTS_QCH_DBGCLK__QCH_EN, CMU_VTS_YAMIN_MCU_VTS_QCH_DBGCLK__CLK_REQ, CMU_VTS_YAMIN_MCU_VTS_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_CHUBVTS_QCH_CCLK,CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_CCLK__QCH_EN, CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_CCLK__CLK_REQ, CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB1_QCH_P,CMU_CHUBVTS_I3C_CHUB1_QCH_P__QCH_EN, CMU_CHUBVTS_I3C_CHUB1_QCH_P__CLK_REQ, CMU_CHUBVTS_I3C_CHUB1_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB1_QCH_S,CMU_CHUBVTS_I3C_CHUB1_QCH_S__QCH_EN, CMU_CHUBVTS_I3C_CHUB1_QCH_S__CLK_REQ, CMU_CHUBVTS_I3C_CHUB1_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB2_QCH_P,CMU_CHUBVTS_I3C_CHUB2_QCH_P__QCH_EN, CMU_CHUBVTS_I3C_CHUB2_QCH_P__CLK_REQ, CMU_CHUBVTS_I3C_CHUB2_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB2_QCH_S,CMU_CHUBVTS_I3C_CHUB2_QCH_S__QCH_EN, CMU_CHUBVTS_I3C_CHUB2_QCH_S__CLK_REQ, CMU_CHUBVTS_I3C_CHUB2_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_GPIO_CHUBVTS_QCH,CMU_CHUBVTS_APBIF_GPIO_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_APBIF_GPIO_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_APBIF_GPIO_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APB_SEMA_DMAILBOX_QCH,CMU_CHUBVTS_APB_SEMA_DMAILBOX_QCH__QCH_EN, CMU_CHUBVTS_APB_SEMA_DMAILBOX_QCH__CLK_REQ, CMU_CHUBVTS_APB_SEMA_DMAILBOX_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APB_SEMA_I3C1_QCH,CMU_CHUBVTS_APB_SEMA_I3C1_QCH__QCH_EN, CMU_CHUBVTS_APB_SEMA_I3C1_QCH__CLK_REQ, CMU_CHUBVTS_APB_SEMA_I3C1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APB_SEMA_I3C2_QCH,CMU_CHUBVTS_APB_SEMA_I3C2_QCH__QCH_EN, CMU_CHUBVTS_APB_SEMA_I3C2_QCH__CLK_REQ, CMU_CHUBVTS_APB_SEMA_I3C2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APB_SEMA_PDMA_QCH,CMU_CHUBVTS_APB_SEMA_PDMA_QCH__QCH_EN, CMU_CHUBVTS_APB_SEMA_PDMA_QCH__CLK_REQ, CMU_CHUBVTS_APB_SEMA_PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_LD_CHUBVTS_QCH,CMU_CHUBVTS_BARAC_LD_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_BARAC_LD_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_BARAC_LD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CHUBVTS_QCH,CMU_CHUBVTS_CMU_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_CMU_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_CMU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_CHUBVTS_QCH_ACLK,CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_ACLK__QCH_EN, CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_ACLK__CLK_REQ, CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_CHUBVTS_QCH_PCLK,CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_PCLK__QCH_EN, CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_PCLK__CLK_REQ, CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CHUBVTS_QCH,CMU_CHUBVTS_D_TZPC_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_D_TZPC_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_D_TZPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CHUBVTS_QCH,CMU_CHUBVTS_ECU_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_ECU_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_ECU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH,CMU_CHUBVTS_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH,CMU_CHUBVTS_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH,CMU_CHUBVTS_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH,CMU_CHUBVTS_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_CHUBVTS_QCH,CMU_CHUBVTS_LH_INT_COMB_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_LH_INT_COMB_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_LH_INT_COMB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CHUB_VTS_QCH,CMU_CHUBVTS_MAILBOX_CHUB_VTS_QCH__QCH_EN, CMU_CHUBVTS_MAILBOX_CHUB_VTS_QCH__CLK_REQ, CMU_CHUBVTS_MAILBOX_CHUB_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PDMA_CHUBVTS_QCH,CMU_CHUBVTS_PDMA_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_PDMA_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_PDMA_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_CHUBVTS_QCH,CMU_CHUBVTS_QCH_ADAPTER_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_QCH_ADAPTER_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_QCH_ADAPTER_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_CHUBVTS_QCH,CMU_CHUBVTS_S2PC_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_S2PC_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_S2PC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,CMU_CHUBVTS_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_AUD_CHUBVTS_QCH,CMU_CHUBVTS_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,CMU_CHUBVTS_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__QCH_EN, CMU_CHUBVTS_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ, CMU_CHUBVTS_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_CHUBVTS_QCH,CMU_CHUBVTS_SPC_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_SPC_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_SPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CHUBVTS_QCH,CMU_CHUBVTS_SYSREG_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_SYSREG_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_SYSREG_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_CHUBVTS_QCH,CMU_CHUBVTS_VGEN_LITE_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_VGEN_LITE_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_VGEN_LITE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CHUB_RTC_QCH,CMU_CHUBVTS_CHUB_RTC_QCH__QCH_EN, CMU_CHUBVTS_CHUB_RTC_QCH__CLK_REQ, CMU_CHUBVTS_CHUB_RTC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_GPIO_CMGP_QCH,CMU_CMGP_APBIF_GPIO_CMGP_QCH__QCH_EN, CMU_CMGP_APBIF_GPIO_CMGP_QCH__CLK_REQ, CMU_CMGP_APBIF_GPIO_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CMGP_QCH,CMU_CMGP_CMU_CMGP_QCH__QCH_EN, CMU_CMGP_CMU_CMGP_QCH__CLK_REQ, CMU_CMGP_CMU_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CMGP_QCH,CMU_CMGP_D_TZPC_CMGP_QCH__QCH_EN, CMU_CMGP_D_TZPC_CMGP_QCH__CLK_REQ, CMU_CMGP_D_TZPC_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP2_QCH,CMU_CMGP_I2C_CMGP2_QCH__QCH_EN, CMU_CMGP_I2C_CMGP2_QCH__CLK_REQ, CMU_CMGP_I2C_CMGP2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP3_QCH,CMU_CMGP_I2C_CMGP3_QCH__QCH_EN, CMU_CMGP_I2C_CMGP3_QCH__CLK_REQ, CMU_CMGP_I2C_CMGP3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP4_QCH,CMU_CMGP_I2C_CMGP4_QCH__QCH_EN, CMU_CMGP_I2C_CMGP4_QCH__CLK_REQ, CMU_CMGP_I2C_CMGP4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP5_QCH,CMU_CMGP_I2C_CMGP5_QCH__QCH_EN, CMU_CMGP_I2C_CMGP5_QCH__CLK_REQ, CMU_CMGP_I2C_CMGP5_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP6_QCH,CMU_CMGP_I2C_CMGP6_QCH__QCH_EN, CMU_CMGP_I2C_CMGP6_QCH__CLK_REQ, CMU_CMGP_I2C_CMGP6_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_CMGP_QCH,CMU_CMGP_LH_INT_COMB_CMGP_QCH__QCH_EN, CMU_CMGP_LH_INT_COMB_CMGP_QCH__CLK_REQ, CMU_CMGP_LH_INT_COMB_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_ALIVE_CMGP_QCH,CMU_CMGP_SLH_AXI_MI_LP_ALIVE_CMGP_QCH__QCH_EN, CMU_CMGP_SLH_AXI_MI_LP_ALIVE_CMGP_QCH__CLK_REQ, CMU_CMGP_SLH_AXI_MI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_CMGP_UFD_QCH,CMU_CMGP_SLH_AXI_SI_LP_CMGP_UFD_QCH__QCH_EN, CMU_CMGP_SLH_AXI_SI_LP_CMGP_UFD_QCH__CLK_REQ, CMU_CMGP_SLH_AXI_SI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_CMGP_QCH,CMU_CMGP_SPC_CMGP_QCH__QCH_EN, CMU_CMGP_SPC_CMGP_QCH__CLK_REQ, CMU_CMGP_SPC_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_I2C_CMGP0_QCH,CMU_CMGP_SPI_I2C_CMGP0_QCH__QCH_EN, CMU_CMGP_SPI_I2C_CMGP0_QCH__CLK_REQ, CMU_CMGP_SPI_I2C_CMGP0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_I2C_CMGP1_QCH,CMU_CMGP_SPI_I2C_CMGP1_QCH__QCH_EN, CMU_CMGP_SPI_I2C_CMGP1_QCH__CLK_REQ, CMU_CMGP_SPI_I2C_CMGP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP_QCH,CMU_CMGP_SYSREG_CMGP_QCH__QCH_EN, CMU_CMGP_SYSREG_CMGP_QCH__CLK_REQ, CMU_CMGP_SYSREG_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2APM_QCH,CMU_CMGP_SYSREG_CMGP2APM_QCH__QCH_EN, CMU_CMGP_SYSREG_CMGP2APM_QCH__CLK_REQ, CMU_CMGP_SYSREG_CMGP2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2CHUB_QCH,CMU_CMGP_SYSREG_CMGP2CHUB_QCH__QCH_EN, CMU_CMGP_SYSREG_CMGP2CHUB_QCH__CLK_REQ, CMU_CMGP_SYSREG_CMGP2CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2CP_QCH,CMU_CMGP_SYSREG_CMGP2CP_QCH__QCH_EN, CMU_CMGP_SYSREG_CMGP2CP_QCH__CLK_REQ, CMU_CMGP_SYSREG_CMGP2CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2GNSS_QCH,CMU_CMGP_SYSREG_CMGP2GNSS_QCH__QCH_EN, CMU_CMGP_SYSREG_CMGP2GNSS_QCH__CLK_REQ, CMU_CMGP_SYSREG_CMGP2GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2PMU_AP_QCH,CMU_CMGP_SYSREG_CMGP2PMU_AP_QCH__QCH_EN, CMU_CMGP_SYSREG_CMGP2PMU_AP_QCH__CLK_REQ, CMU_CMGP_SYSREG_CMGP2PMU_AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP0_QCH,CMU_CMGP_USI_CMGP0_QCH__QCH_EN, CMU_CMGP_USI_CMGP0_QCH__CLK_REQ, CMU_CMGP_USI_CMGP0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP1_QCH,CMU_CMGP_USI_CMGP1_QCH__QCH_EN, CMU_CMGP_USI_CMGP1_QCH__CLK_REQ, CMU_CMGP_USI_CMGP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP2_QCH,CMU_CMGP_USI_CMGP2_QCH__QCH_EN, CMU_CMGP_USI_CMGP2_QCH__CLK_REQ, CMU_CMGP_USI_CMGP2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP3_QCH,CMU_CMGP_USI_CMGP3_QCH__QCH_EN, CMU_CMGP_USI_CMGP3_QCH__CLK_REQ, CMU_CMGP_USI_CMGP3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP4_QCH,CMU_CMGP_USI_CMGP4_QCH__QCH_EN, CMU_CMGP_USI_CMGP4_QCH__CLK_REQ, CMU_CMGP_USI_CMGP4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP5_QCH,CMU_CMGP_USI_CMGP5_QCH__QCH_EN, CMU_CMGP_USI_CMGP5_QCH__CLK_REQ, CMU_CMGP_USI_CMGP5_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP6_QCH,CMU_CMGP_USI_CMGP6_QCH__QCH_EN, CMU_CMGP_USI_CMGP6_QCH__CLK_REQ, CMU_CMGP_USI_CMGP6_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_MULTI_SLV_Q_CTRL_CMGP_QCH,CMU_CMGP_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__QCH_EN, CMU_CMGP_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__CLK_REQ, CMU_CMGP_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_COMPLEX0,CMU_CPUCL0_CLUSTER0_QCH_COMPLEX0__QCH_EN, CMU_CPUCL0_CLUSTER0_QCH_COMPLEX0__CLK_REQ, CMU_CPUCL0_CLUSTER0_QCH_COMPLEX0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_CORE0,CMU_CPUCL0_CLUSTER0_QCH_CORE0__QCH_EN, CMU_CPUCL0_CLUSTER0_QCH_CORE0__CLK_REQ, CMU_CPUCL0_CLUSTER0_QCH_CORE0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_CORE1,CMU_CPUCL0_CLUSTER0_QCH_CORE1__QCH_EN, CMU_CPUCL0_CLUSTER0_QCH_CORE1__CLK_REQ, CMU_CPUCL0_CLUSTER0_QCH_CORE1__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL0_QCH,CMU_CPUCL0_CMU_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_CMU_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_CMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_LD_DNC_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_LD_DNC_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_LD_DNC_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_LD_DNC_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_T_BDU_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_T_BDU_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_T_BDU_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_T_PPMU_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ATB_MI_T_PPMU_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ATB_MI_T_PPMU_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ATB_MI_T_PPMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_STM_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_AXI_MI_IG_STM_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_AXI_MI_IG_STM_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_AXI_MI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_G_ETR_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_AXI_SI_G_ETR_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_AXI_SI_G_ETR_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_AXI_SI_G_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_G_ETR_QCH,CMU_CPUCL0_GLB_LLCAID_G_ETR_QCH__QCH_EN, CMU_CPUCL0_GLB_LLCAID_G_ETR_QCH__CLK_REQ, CMU_CPUCL0_GLB_LLCAID_G_ETR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSSYS_QCH,CMU_CPUCL0_GLB_CSSYS_QCH__QCH_EN, CMU_CPUCL0_GLB_CSSYS_QCH__CLK_REQ, CMU_CPUCL0_GLB_CSSYS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_G_CSSYS_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_AXI_SI_G_CSSYS_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_AXI_SI_G_CSSYS_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_AXI_SI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SECJTAG_QCH,CMU_CPUCL0_GLB_SECJTAG_QCH__QCH_EN, CMU_CPUCL0_GLB_SECJTAG_QCH__CLK_REQ, CMU_CPUCL0_GLB_SECJTAG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL0_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_0_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_1_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_2_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_3_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_4_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL2_0_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL2_1_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL3_QCH_CLK,CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_CLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_CLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(BPS_CPUCL0_QCH,CMU_CPUCL0_GLB_BPS_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_BPS_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_BPS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_CPUCL1_QCH,CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL1_QCH__QCH_EN, CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL1_QCH__CLK_REQ, CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_CPUCL2_QCH,CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL2_QCH__QCH_EN, CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL2_QCH__CLK_REQ, CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_CPUCL3_QCH,CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL3_QCH__QCH_EN, CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL3_QCH__CLK_REQ, CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CFM_CPUCL0_QCH,CMU_CPUCL0_GLB_CFM_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_CFM_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_CFM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL0_GLB_QCH,CMU_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH__QCH_EN, CMU_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH__CLK_REQ, CMU_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID0_QCH,CMU_CPUCL0_GLB_DLDO_SM_MID0_QCH__QCH_EN, CMU_CPUCL0_GLB_DLDO_SM_MID0_QCH__CLK_REQ, CMU_CPUCL0_GLB_DLDO_SM_MID0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID1_QCH,CMU_CPUCL0_GLB_DLDO_SM_MID1_QCH__QCH_EN, CMU_CPUCL0_GLB_DLDO_SM_MID1_QCH__CLK_REQ, CMU_CPUCL0_GLB_DLDO_SM_MID1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID2_QCH,CMU_CPUCL0_GLB_DLDO_SM_MID2_QCH__QCH_EN, CMU_CPUCL0_GLB_DLDO_SM_MID2_QCH__CLK_REQ, CMU_CPUCL0_GLB_DLDO_SM_MID2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID3_QCH,CMU_CPUCL0_GLB_DLDO_SM_MID3_QCH__QCH_EN, CMU_CPUCL0_GLB_DLDO_SM_MID3_QCH__CLK_REQ, CMU_CPUCL0_GLB_DLDO_SM_MID3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID4_QCH,CMU_CPUCL0_GLB_DLDO_SM_MID4_QCH__QCH_EN, CMU_CPUCL0_GLB_DLDO_SM_MID4_QCH__CLK_REQ, CMU_CPUCL0_GLB_DLDO_SM_MID4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID5_QCH,CMU_CPUCL0_GLB_DLDO_SM_MID5_QCH__QCH_EN, CMU_CPUCL0_GLB_DLDO_SM_MID5_QCH__CLK_REQ, CMU_CPUCL0_GLB_DLDO_SM_MID5_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID6_QCH,CMU_CPUCL0_GLB_DLDO_SM_MID6_QCH__QCH_EN, CMU_CPUCL0_GLB_DLDO_SM_MID6_QCH__CLK_REQ, CMU_CPUCL0_GLB_DLDO_SM_MID6_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CPUCL0_QCH,CMU_CPUCL0_GLB_D_TZPC_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_D_TZPC_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_D_TZPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CPUCL0_0_QCH,CMU_CPUCL0_GLB_ECU_CPUCL0_0_QCH__QCH_EN, CMU_CPUCL0_GLB_ECU_CPUCL0_0_QCH__CLK_REQ, CMU_CPUCL0_GLB_ECU_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CPUCL0_1_QCH,CMU_CPUCL0_GLB_ECU_CPUCL0_1_QCH__QCH_EN, CMU_CPUCL0_GLB_ECU_CPUCL0_1_QCH__CLK_REQ, CMU_CPUCL0_GLB_ECU_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL0_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_0_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_1_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_2_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_3_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_4_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL2_0_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL2_1_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL3_QCH_PCLK,CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_PCLK__QCH_EN, CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_PCLK__CLK_REQ, CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_STM_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_AXI_SI_IG_STM_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_AXI_SI_IG_STM_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_AXI_SI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_UTILITY_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_INT_COMB_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_INT_COMB_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_INT_COMB_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_PCSM_QCH,CMU_CPUCL0_GLB_PMU_PCSM_QCH__QCH_EN, CMU_CPUCL0_GLB_PMU_PCSM_QCH__CLK_REQ, CMU_CPUCL0_GLB_PMU_PCSM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_0_QCH,CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_0_QCH__QCH_EN, CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_0_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_1_QCH,CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_1_QCH__QCH_EN, CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_1_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_2_QCH,CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_2_QCH__QCH_EN, CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_2_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_3_QCH,CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_3_QCH__QCH_EN, CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_3_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_0_QCH,CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_0_QCH__QCH_EN, CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_0_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_1_QCH,CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_1_QCH__QCH_EN, CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_1_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_2_QCH,CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_2_QCH__QCH_EN, CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_2_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_3_QCH,CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_3_QCH__QCH_EN, CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_3_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_DECOMP_QCH,CMU_CPUCL0_GLB_PPMU_D_DECOMP_QCH__QCH_EN, CMU_CPUCL0_GLB_PPMU_D_DECOMP_QCH__CLK_REQ, CMU_CPUCL0_GLB_PPMU_D_DECOMP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QOS_D0_CPUCL0_QCH,CMU_CPUCL0_GLB_QOS_D0_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_QOS_D0_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_QOS_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_CPUCL0_QCH,CMU_CPUCL0_GLB_S2PC_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_S2PC_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_S2PC_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,CMU_CPUCL0_GLB_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH,CMU_CPUCL0_GLB_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CPUCL0_QCH,CMU_CPUCL0_GLB_SLH_AXI_MI_P_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_SLH_AXI_MI_P_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_SLH_AXI_MI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_CPUCL0_QCH,CMU_CPUCL0_GLB_SPC_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_SPC_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_SPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CPUCL0_QCH,CMU_CPUCL0_GLB_SYSREG_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_SYSREG_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_SYSREG_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APB_ASYNC_P_VGEN_LITE_QCH,CMU_CPUCL0_GLB_APB_ASYNC_P_VGEN_LITE_QCH__QCH_EN, CMU_CPUCL0_GLB_APB_ASYNC_P_VGEN_LITE_QCH__CLK_REQ, CMU_CPUCL0_GLB_APB_ASYNC_P_VGEN_LITE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH,CMU_CPUCL0_GLB_LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PageDecomp_CPUCL0_QCH,CMU_CPUCL0_GLB_PAGEDECOMP_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_GLB_PAGEDECOMP_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_GLB_PAGEDECOMP_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_CPUCL0_QCH_S0,CMU_CPUCL0_GLB_S2MPU_S0_CPUCL0_QCH_S0__QCH_EN, CMU_CPUCL0_GLB_S2MPU_S0_CPUCL0_QCH_S0__CLK_REQ, CMU_CPUCL0_GLB_S2MPU_S0_CPUCL0_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_CPUCL0_QCH_S0,CMU_CPUCL0_GLB_S2MPU_S0_PMMU0_CPUCL0_QCH_S0__QCH_EN, CMU_CPUCL0_GLB_S2MPU_S0_PMMU0_CPUCL0_QCH_S0__CLK_REQ, CMU_CPUCL0_GLB_S2MPU_S0_PMMU0_CPUCL0_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_DECOMP_QCH,CMU_CPUCL0_GLB_VGEN_LITE_D_DECOMP_QCH__QCH_EN, CMU_CPUCL0_GLB_VGEN_LITE_D_DECOMP_QCH__CLK_REQ, CMU_CPUCL0_GLB_VGEN_LITE_D_DECOMP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE2,CMU_CPUCL1_CLUSTER_QCH_CORE2__QCH_EN, CMU_CPUCL1_CLUSTER_QCH_CORE2__CLK_REQ, CMU_CPUCL1_CLUSTER_QCH_CORE2__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE3,CMU_CPUCL1_CLUSTER_QCH_CORE3__QCH_EN, CMU_CPUCL1_CLUSTER_QCH_CORE3__CLK_REQ, CMU_CPUCL1_CLUSTER_QCH_CORE3__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE4,CMU_CPUCL1_CLUSTER_QCH_CORE4__QCH_EN, CMU_CPUCL1_CLUSTER_QCH_CORE4__CLK_REQ, CMU_CPUCL1_CLUSTER_QCH_CORE4__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE5,CMU_CPUCL1_CLUSTER_QCH_CORE5__QCH_EN, CMU_CPUCL1_CLUSTER_QCH_CORE5__CLK_REQ, CMU_CPUCL1_CLUSTER_QCH_CORE5__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE6,CMU_CPUCL1_CLUSTER_QCH_CORE6__QCH_EN, CMU_CPUCL1_CLUSTER_QCH_CORE6__CLK_REQ, CMU_CPUCL1_CLUSTER_QCH_CORE6__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1_ATB_0_QCH,CMU_CPUCL1_DDC_CPUCL1_ATB_0_QCH__QCH_EN, CMU_CPUCL1_DDC_CPUCL1_ATB_0_QCH__CLK_REQ, CMU_CPUCL1_DDC_CPUCL1_ATB_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1_ATB_1_QCH,CMU_CPUCL1_DDC_CPUCL1_ATB_1_QCH__QCH_EN, CMU_CPUCL1_DDC_CPUCL1_ATB_1_QCH__CLK_REQ, CMU_CPUCL1_DDC_CPUCL1_ATB_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1_ATB_2_QCH,CMU_CPUCL1_DDC_CPUCL1_ATB_2_QCH__QCH_EN, CMU_CPUCL1_DDC_CPUCL1_ATB_2_QCH__CLK_REQ, CMU_CPUCL1_DDC_CPUCL1_ATB_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1_ATB_3_QCH,CMU_CPUCL1_DDC_CPUCL1_ATB_3_QCH__QCH_EN, CMU_CPUCL1_DDC_CPUCL1_ATB_3_QCH__CLK_REQ, CMU_CPUCL1_DDC_CPUCL1_ATB_3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1_ATB_4_QCH,CMU_CPUCL1_DDC_CPUCL1_ATB_4_QCH__QCH_EN, CMU_CPUCL1_DDC_CPUCL1_ATB_4_QCH__CLK_REQ, CMU_CPUCL1_DDC_CPUCL1_ATB_4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE2,CMU_CPUCL1_DDC_QCH_GCPM_CORE2__QCH_EN, CMU_CPUCL1_DDC_QCH_GCPM_CORE2__CLK_REQ, CMU_CPUCL1_DDC_QCH_GCPM_CORE2__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE3,CMU_CPUCL1_DDC_QCH_GCPM_CORE3__QCH_EN, CMU_CPUCL1_DDC_QCH_GCPM_CORE3__CLK_REQ, CMU_CPUCL1_DDC_QCH_GCPM_CORE3__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE4,CMU_CPUCL1_DDC_QCH_GCPM_CORE4__QCH_EN, CMU_CPUCL1_DDC_QCH_GCPM_CORE4__CLK_REQ, CMU_CPUCL1_DDC_QCH_GCPM_CORE4__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE5,CMU_CPUCL1_DDC_QCH_GCPM_CORE5__QCH_EN, CMU_CPUCL1_DDC_QCH_GCPM_CORE5__CLK_REQ, CMU_CPUCL1_DDC_QCH_GCPM_CORE5__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE6,CMU_CPUCL1_DDC_QCH_GCPM_CORE6__QCH_EN, CMU_CPUCL1_DDC_QCH_GCPM_CORE6__CLK_REQ, CMU_CPUCL1_DDC_QCH_GCPM_CORE6__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH,CMU_CPUCL1_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__QCH_EN, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH,CMU_CPUCL1_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__QCH_EN, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH,CMU_CPUCL1_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__QCH_EN, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH,CMU_CPUCL1_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__QCH_EN, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH,CMU_CPUCL1_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__QCH_EN, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ, CMU_CPUCL1_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL1_QCH,CMU_CPUCL1_CMU_CPUCL1_QCH__QCH_EN, CMU_CPUCL1_CMU_CPUCL1_QCH__CLK_REQ, CMU_CPUCL1_CMU_CPUCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_ADD_CPUCL1_QCH,CMU_CPUCL1_BUSIF_ADD_CPUCL1_QCH__QCH_EN, CMU_CPUCL1_BUSIF_ADD_CPUCL1_QCH__CLK_REQ, CMU_CPUCL1_BUSIF_ADD_CPUCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CPUCL1_POWERIP_QCH,CMU_CPUCL1_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH__QCH_EN, CMU_CPUCL1_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH__CLK_REQ, CMU_CPUCL1_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE7,CMU_CPUCL2_CLUSTER_QCH_CORE7__QCH_EN, CMU_CPUCL2_CLUSTER_QCH_CORE7__CLK_REQ, CMU_CPUCL2_CLUSTER_QCH_CORE7__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE8,CMU_CPUCL2_CLUSTER_QCH_CORE8__QCH_EN, CMU_CPUCL2_CLUSTER_QCH_CORE8__CLK_REQ, CMU_CPUCL2_CLUSTER_QCH_CORE8__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL2_ATB_0_QCH,CMU_CPUCL2_DDC_CPUCL2_ATB_0_QCH__QCH_EN, CMU_CPUCL2_DDC_CPUCL2_ATB_0_QCH__CLK_REQ, CMU_CPUCL2_DDC_CPUCL2_ATB_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL2_ATB_1_QCH,CMU_CPUCL2_DDC_CPUCL2_ATB_1_QCH__QCH_EN, CMU_CPUCL2_DDC_CPUCL2_ATB_1_QCH__CLK_REQ, CMU_CPUCL2_DDC_CPUCL2_ATB_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE7,CMU_CPUCL2_DDC_QCH_GCPM_CORE7__QCH_EN, CMU_CPUCL2_DDC_QCH_GCPM_CORE7__CLK_REQ, CMU_CPUCL2_DDC_QCH_GCPM_CORE7__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE8,CMU_CPUCL2_DDC_QCH_GCPM_CORE8__QCH_EN, CMU_CPUCL2_DDC_QCH_GCPM_CORE8__CLK_REQ, CMU_CPUCL2_DDC_QCH_GCPM_CORE8__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH,CMU_CPUCL2_LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH__QCH_EN, CMU_CPUCL2_LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH__CLK_REQ, CMU_CPUCL2_LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH,CMU_CPUCL2_LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH__QCH_EN, CMU_CPUCL2_LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH__CLK_REQ, CMU_CPUCL2_LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL2_QCH,CMU_CPUCL2_CMU_CPUCL2_QCH__QCH_EN, CMU_CPUCL2_CMU_CPUCL2_QCH__CLK_REQ, CMU_CPUCL2_CMU_CPUCL2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_ADD_CPUCL2_QCH,CMU_CPUCL2_BUSIF_ADD_CPUCL2_QCH__QCH_EN, CMU_CPUCL2_BUSIF_ADD_CPUCL2_QCH__CLK_REQ, CMU_CPUCL2_BUSIF_ADD_CPUCL2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CPUCL2_POWERIP_QCH,CMU_CPUCL2_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__QCH_EN, CMU_CPUCL2_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__CLK_REQ, CMU_CPUCL2_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE10,CMU_CPUCL3_CLUSTER_QCH_CORE10__QCH_EN, CMU_CPUCL3_CLUSTER_QCH_CORE10__CLK_REQ, CMU_CPUCL3_CLUSTER_QCH_CORE10__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL3_ATB_QCH,CMU_CPUCL3_DDC_CPUCL3_ATB_QCH__QCH_EN, CMU_CPUCL3_DDC_CPUCL3_ATB_QCH__CLK_REQ, CMU_CPUCL3_DDC_CPUCL3_ATB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE10,CMU_CPUCL3_DDC_QCH_GCPM_CORE10__QCH_EN, CMU_CPUCL3_DDC_QCH_GCPM_CORE10__CLK_REQ, CMU_CPUCL3_DDC_QCH_GCPM_CORE10__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH,CMU_CPUCL3_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__QCH_EN, CMU_CPUCL3_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ, CMU_CPUCL3_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL3_QCH,CMU_CPUCL3_CMU_CPUCL3_QCH__QCH_EN, CMU_CPUCL3_CMU_CPUCL3_QCH__CLK_REQ, CMU_CPUCL3_CMU_CPUCL3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_ADD_CPUCL3_QCH,CMU_CPUCL3_BUSIF_ADD_CPUCL3_QCH__QCH_EN, CMU_CPUCL3_BUSIF_ADD_CPUCL3_QCH__CLK_REQ, CMU_CPUCL3_BUSIF_ADD_CPUCL3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_CPUCL3_POWERIP_QCH,CMU_CPUCL3_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_QCH__QCH_EN, CMU_CPUCL3_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_QCH__CLK_REQ, CMU_CPUCL3_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_ATCLK,CMU_DSU_CLUSTER0_QCH_ATCLK__QCH_EN, CMU_DSU_CLUSTER0_QCH_ATCLK__CLK_REQ, CMU_DSU_CLUSTER0_QCH_ATCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_GIC,CMU_DSU_CLUSTER0_QCH_GIC__QCH_EN, CMU_DSU_CLUSTER0_QCH_GIC__CLK_REQ, CMU_DSU_CLUSTER0_QCH_GIC__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PCLK,CMU_DSU_CLUSTER0_QCH_PCLK__QCH_EN, CMU_DSU_CLUSTER0_QCH_PCLK__CLK_REQ, CMU_DSU_CLUSTER0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PDBGCLK,CMU_DSU_CLUSTER0_QCH_PDBGCLK__QCH_EN, CMU_DSU_CLUSTER0_QCH_PDBGCLK__CLK_REQ, CMU_DSU_CLUSTER0_QCH_PDBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PERIPHCLK,CMU_DSU_CLUSTER0_QCH_PERIPHCLK__QCH_EN, CMU_DSU_CLUSTER0_QCH_PERIPHCLK__CLK_REQ, CMU_DSU_CLUSTER0_QCH_PERIPHCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PPUCLK,CMU_DSU_CLUSTER0_QCH_PPUCLK__QCH_EN, CMU_DSU_CLUSTER0_QCH_PPUCLK__CLK_REQ, CMU_DSU_CLUSTER0_QCH_PPUCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_SCLK,CMU_DSU_CLUSTER0_QCH_SCLK__QCH_EN, CMU_DSU_CLUSTER0_QCH_SCLK__CLK_REQ, CMU_DSU_CLUSTER0_QCH_SCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH,CMU_DSU_LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH,CMU_DSU_LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIM_CPUCL0_QCH,CMU_DSU_SLH_AXI_SI_P_PERIM_CPUCL0_QCH__QCH_EN, CMU_DSU_SLH_AXI_SI_P_PERIM_CPUCL0_QCH__CLK_REQ, CMU_DSU_SLH_AXI_SI_P_PERIM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH,CMU_DSU_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH,CMU_DSU_LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH,CMU_DSU_LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH__QCH_EN, CMU_DSU_LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH__CLK_REQ, CMU_DSU_LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DSU_QCH,CMU_DSU_CMU_DSU_QCH__QCH_EN, CMU_DSU_CMU_DSU_QCH__CLK_REQ, CMU_DSU_CMU_DSU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_UTILITY_CPUCL0_QCH,CMU_DSU_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH,CMU_DSU_LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_SI_D0_CPUCL0_QCH,CMU_DSU_LH_CHI_SI_D0_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_CHI_SI_D0_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_CHI_SI_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_SI_D1_CPUCL0_QCH,CMU_DSU_LH_CHI_SI_D1_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_CHI_SI_D1_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_CHI_SI_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_SI_D2_CPUCL0_QCH,CMU_DSU_LH_CHI_SI_D2_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_CHI_SI_D2_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_CHI_SI_D2_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_SI_D3_CPUCL0_QCH,CMU_DSU_LH_CHI_SI_D3_CPUCL0_QCH__QCH_EN, CMU_DSU_LH_CHI_SI_D3_CPUCL0_QCH__CLK_REQ, CMU_DSU_LH_CHI_SI_D3_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_CSIS_TOP,CMU_CSIS_CSIS_PDP_QCH_CSIS_TOP__QCH_EN, CMU_CSIS_CSIS_PDP_QCH_CSIS_TOP__CLK_REQ, CMU_CSIS_CSIS_PDP_QCH_CSIS_TOP__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_DMA,CMU_CSIS_CSIS_PDP_QCH_DMA__QCH_EN, CMU_CSIS_CSIS_PDP_QCH_DMA__CLK_REQ, CMU_CSIS_CSIS_PDP_QCH_DMA__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_PDP,CMU_CSIS_CSIS_PDP_QCH_PDP__QCH_EN, CMU_CSIS_CSIS_PDP_QCH_PDP__CLK_REQ, CMU_CSIS_CSIS_PDP_QCH_PDP__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_PDP_VOTF,CMU_CSIS_CSIS_PDP_QCH_PDP_VOTF__QCH_EN, CMU_CSIS_CSIS_PDP_QCH_PDP_VOTF__CLK_REQ, CMU_CSIS_CSIS_PDP_QCH_PDP_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_VOTF0,CMU_CSIS_CSIS_PDP_QCH_VOTF0__QCH_EN, CMU_CSIS_CSIS_PDP_QCH_VOTF0__CLK_REQ, CMU_CSIS_CSIS_PDP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_VOTF1,CMU_CSIS_CSIS_PDP_QCH_VOTF1__QCH_EN, CMU_CSIS_CSIS_PDP_QCH_VOTF1__CLK_REQ, CMU_CSIS_CSIS_PDP_QCH_VOTF1__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D2_CSIS_QCH,CMU_CSIS_LH_ACEL_SI_D2_CSIS_QCH__QCH_EN, CMU_CSIS_LH_ACEL_SI_D2_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_ACEL_SI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_CSIS_BYRP_QCH,CMU_CSIS_LH_AST_SI_OTF0_CSIS_BYRP_QCH__QCH_EN, CMU_CSIS_LH_AST_SI_OTF0_CSIS_BYRP_QCH__CLK_REQ, CMU_CSIS_LH_AST_SI_OTF0_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_CSIS_BYRP_QCH,CMU_CSIS_LH_AST_SI_OTF1_CSIS_BYRP_QCH__QCH_EN, CMU_CSIS_LH_AST_SI_OTF1_CSIS_BYRP_QCH__CLK_REQ, CMU_CSIS_LH_AST_SI_OTF1_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_CSIS_BYRP_QCH,CMU_CSIS_LH_AST_SI_OTF2_CSIS_BYRP_QCH__QCH_EN, CMU_CSIS_LH_AST_SI_OTF2_CSIS_BYRP_QCH__CLK_REQ, CMU_CSIS_LH_AST_SI_OTF2_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_CSIS_BYRP_QCH,CMU_CSIS_LH_AST_SI_OTF3_CSIS_BYRP_QCH__QCH_EN, CMU_CSIS_LH_AST_SI_OTF3_CSIS_BYRP_QCH__CLK_REQ, CMU_CSIS_LH_AST_SI_OTF3_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_D21D2_CSIS_QCH,CMU_CSIS_LH_AXI_MI_ID_D21D2_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AXI_MI_ID_D21D2_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AXI_MI_ID_D21D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_CSIS_QCH,CMU_CSIS_LH_AXI_SI_D0_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AXI_SI_D0_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AXI_SI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_CSIS_QCH,CMU_CSIS_LH_AXI_SI_D1_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AXI_SI_D1_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AXI_SI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_CSIS_QCH,CMU_CSIS_LLCAID_D0_CSIS_QCH__QCH_EN, CMU_CSIS_LLCAID_D0_CSIS_QCH__CLK_REQ, CMU_CSIS_LLCAID_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_CSIS_QCH,CMU_CSIS_LLCAID_D1_CSIS_QCH__QCH_EN, CMU_CSIS_LLCAID_D1_CSIS_QCH__CLK_REQ, CMU_CSIS_LLCAID_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D2_CSIS_QCH,CMU_CSIS_LLCAID_D2_CSIS_QCH__QCH_EN, CMU_CSIS_LLCAID_D2_CSIS_QCH__CLK_REQ, CMU_CSIS_LLCAID_D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_CSIS_QCH,CMU_CSIS_SIU_G_PPMU_CSIS_QCH__QCH_EN, CMU_CSIS_SIU_G_PPMU_CSIS_QCH__CLK_REQ, CMU_CSIS_SIU_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_CSIS_QCH,CMU_CSIS_SLH_AST_SI_G_PPMU_CSIS_QCH__QCH_EN, CMU_CSIS_SLH_AST_SI_G_PPMU_CSIS_QCH__CLK_REQ, CMU_CSIS_SLH_AST_SI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_CSIS_QCH_S0,CMU_CSIS_SYSMMU_S0_CSIS_QCH_S0__QCH_EN, CMU_CSIS_SYSMMU_S0_CSIS_QCH_S0__CLK_REQ, CMU_CSIS_SYSMMU_S0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_CSIS_QCH_S0,CMU_CSIS_SYSMMU_S0_PMMU0_CSIS_QCH_S0__QCH_EN, CMU_CSIS_SYSMMU_S0_PMMU0_CSIS_QCH_S0__CLK_REQ, CMU_CSIS_SYSMMU_S0_PMMU0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_CSIS_QCH_S0,CMU_CSIS_SYSMMU_S0_PMMU1_CSIS_QCH_S0__QCH_EN, CMU_CSIS_SYSMMU_S0_PMMU1_CSIS_QCH_S0__CLK_REQ, CMU_CSIS_SYSMMU_S0_PMMU1_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_CSIS_QCH_S0,CMU_CSIS_SYSMMU_S0_PMMU2_CSIS_QCH_S0__QCH_EN, CMU_CSIS_SYSMMU_S0_PMMU2_CSIS_QCH_S0__CLK_REQ, CMU_CSIS_SYSMMU_S0_PMMU2_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D0_CSIS_QCH,CMU_CSIS_VGEN_D0_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_D0_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D1_CSIS_QCH,CMU_CSIS_VGEN_D1_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_D1_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D2_CSIS_QCH,CMU_CSIS_VGEN_D2_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_D2_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D3_CSIS_QCH,CMU_CSIS_VGEN_D3_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_D3_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_D3_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D4_CSIS_QCH,CMU_CSIS_VGEN_D4_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_D4_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_D4_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D5_CSIS_QCH,CMU_CSIS_VGEN_D5_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_D5_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_D5_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D6_CSIS_QCH,CMU_CSIS_VGEN_D6_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_D6_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_D6_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D7_CSIS_QCH,CMU_CSIS_VGEN_D7_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_D7_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_D7_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D1_CSIS_QCH,CMU_CSIS_VGEN_LITE_D1_CSIS_QCH__QCH_EN, CMU_CSIS_VGEN_LITE_D1_CSIS_QCH__CLK_REQ, CMU_CSIS_VGEN_LITE_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CSIS_QCH,CMU_CSIS_CMU_CSIS_QCH__QCH_EN, CMU_CSIS_CMU_CSIS_QCH__CLK_REQ, CMU_CSIS_CMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CSIS_QCH,CMU_CSIS_D_TZPC_CSIS_QCH__QCH_EN, CMU_CSIS_D_TZPC_CSIS_QCH__CLK_REQ, CMU_CSIS_D_TZPC_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_P0OIS_CSIS_QCH,CMU_CSIS_LH_AXI_SI_IP_P0OIS_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AXI_SI_IP_P0OIS_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AXI_SI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_P0P1_CSIS_QCH,CMU_CSIS_LH_AXI_SI_IP_P0P1_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AXI_SI_IP_P0P1_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AXI_SI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_CSIS_QCH,CMU_CSIS_LH_INT_COMB_CSIS_QCH__QCH_EN, CMU_CSIS_LH_INT_COMB_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_INT_COMB_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_CSIS_QCH,CMU_CSIS_PPMU_D0_CSIS_QCH__QCH_EN, CMU_CSIS_PPMU_D0_CSIS_QCH__CLK_REQ, CMU_CSIS_PPMU_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_CSIS_QCH,CMU_CSIS_PPMU_D1_CSIS_QCH__QCH_EN, CMU_CSIS_PPMU_D1_CSIS_QCH__CLK_REQ, CMU_CSIS_PPMU_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_CSIS_QCH,CMU_CSIS_PPMU_D2_CSIS_QCH__QCH_EN, CMU_CSIS_PPMU_D2_CSIS_QCH__CLK_REQ, CMU_CSIS_PPMU_D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA0_QCH,CMU_CSIS_QE_CSIS_WDMA0_QCH__QCH_EN, CMU_CSIS_QE_CSIS_WDMA0_QCH__CLK_REQ, CMU_CSIS_QE_CSIS_WDMA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA1_QCH,CMU_CSIS_QE_CSIS_WDMA1_QCH__QCH_EN, CMU_CSIS_QE_CSIS_WDMA1_QCH__CLK_REQ, CMU_CSIS_QE_CSIS_WDMA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA2_QCH,CMU_CSIS_QE_CSIS_WDMA2_QCH__QCH_EN, CMU_CSIS_QE_CSIS_WDMA2_QCH__CLK_REQ, CMU_CSIS_QE_CSIS_WDMA2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA3_QCH,CMU_CSIS_QE_CSIS_WDMA3_QCH__QCH_EN, CMU_CSIS_QE_CSIS_WDMA3_QCH__CLK_REQ, CMU_CSIS_QE_CSIS_WDMA3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA4_QCH,CMU_CSIS_QE_CSIS_WDMA4_QCH__QCH_EN, CMU_CSIS_QE_CSIS_WDMA4_QCH__CLK_REQ, CMU_CSIS_QE_CSIS_WDMA4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_PDP_D0_QCH,CMU_CSIS_QE_PDP_D0_QCH__QCH_EN, CMU_CSIS_QE_PDP_D0_QCH__CLK_REQ, CMU_CSIS_QE_PDP_D0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_PDP_D1_QCH,CMU_CSIS_QE_PDP_D1_QCH__QCH_EN, CMU_CSIS_QE_PDP_D1_QCH__CLK_REQ, CMU_CSIS_QE_PDP_D1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_PDP_D2_QCH,CMU_CSIS_QE_PDP_D2_QCH__QCH_EN, CMU_CSIS_QE_PDP_D2_QCH__CLK_REQ, CMU_CSIS_QE_PDP_D2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_CSIS_QCH,CMU_CSIS_S2PC_CSIS_QCH__QCH_EN, CMU_CSIS_S2PC_CSIS_QCH__CLK_REQ, CMU_CSIS_S2PC_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CSIS_QCH,CMU_CSIS_SLH_AXI_MI_P_CSIS_QCH__QCH_EN, CMU_CSIS_SLH_AXI_MI_P_CSIS_QCH__CLK_REQ, CMU_CSIS_SLH_AXI_MI_P_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_CSIS_QCH,CMU_CSIS_SPC_CSIS_QCH__QCH_EN, CMU_CSIS_SPC_CSIS_QCH__CLK_REQ, CMU_CSIS_SPC_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CSIS_QCH,CMU_CSIS_SYSREG_CSIS_QCH__QCH_EN, CMU_CSIS_SYSREG_CSIS_QCH__CLK_REQ, CMU_CSIS_SYSREG_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_P0OIS_CSIS_QCH,CMU_CSIS_LH_AXI_MI_IP_P0OIS_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AXI_MI_IP_P0OIS_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AXI_MI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(OIS_MCU_TOP_QCH,CMU_CSIS_OIS_MCU_TOP_QCH__QCH_EN, CMU_CSIS_OIS_MCU_TOP_QCH__CLK_REQ, CMU_CSIS_OIS_MCU_TOP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,CMU_CSIS_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__QCH_EN, CMU_CSIS_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__CLK_REQ, CMU_CSIS_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_CSIS_PERIC2_QCH,CMU_CSIS_SLH_AXI_SI_LP_CSIS_PERIC2_QCH__QCH_EN, CMU_CSIS_SLH_AXI_SI_LP_CSIS_PERIC2_QCH__CLK_REQ, CMU_CSIS_SLH_AXI_SI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_RGBP_CSIS_QCH,CMU_CSIS_LH_AST_MI_OTF0_RGBP_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AST_MI_OTF0_RGBP_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AST_MI_OTF0_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_RGBP_CSIS_QCH,CMU_CSIS_LH_AST_MI_OTF1_RGBP_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AST_MI_OTF1_RGBP_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AST_MI_OTF1_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_RGBP_CSIS_QCH,CMU_CSIS_LH_AST_MI_OTF2_RGBP_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AST_MI_OTF2_RGBP_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AST_MI_OTF2_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_RGBP_CSIS_QCH,CMU_CSIS_LH_AST_MI_OTF3_RGBP_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AST_MI_OTF3_RGBP_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AST_MI_OTF3_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_CSIS_MLSC_QCH,CMU_CSIS_LH_AST_SI_OTF0_CSIS_MLSC_QCH__QCH_EN, CMU_CSIS_LH_AST_SI_OTF0_CSIS_MLSC_QCH__CLK_REQ, CMU_CSIS_LH_AST_SI_OTF0_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_CSIS_MLSC_QCH,CMU_CSIS_LH_AST_SI_OTF1_CSIS_MLSC_QCH__QCH_EN, CMU_CSIS_LH_AST_SI_OTF1_CSIS_MLSC_QCH__CLK_REQ, CMU_CSIS_LH_AST_SI_OTF1_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_CSIS_MLSC_QCH,CMU_CSIS_LH_AST_SI_OTF2_CSIS_MLSC_QCH__QCH_EN, CMU_CSIS_LH_AST_SI_OTF2_CSIS_MLSC_QCH__CLK_REQ, CMU_CSIS_LH_AST_SI_OTF2_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_CSIS_MLSC_QCH,CMU_CSIS_LH_AST_SI_OTF3_CSIS_MLSC_QCH__QCH_EN, CMU_CSIS_LH_AST_SI_OTF3_CSIS_MLSC_QCH__CLK_REQ, CMU_CSIS_LH_AST_SI_OTF3_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_D21D2_CSIS_QCH,CMU_CSIS_LH_AXI_SI_ID_D21D2_CSIS_QCH__QCH_EN, CMU_CSIS_LH_AXI_SI_ID_D21D2_CSIS_QCH__CLK_REQ, CMU_CSIS_LH_AXI_SI_ID_D21D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YUVSC_QCH,CMU_CSIS_YUVSC_QCH__QCH_EN, CMU_CSIS_YUVSC_QCH__CLK_REQ, CMU_CSIS_YUVSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_UFD,CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_UFD__QCH_EN, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_UFD__CLK_REQ, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_UFD__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_OTF_CSIS_UFD_QCH,CMU_AOCCSIS_SLH_AST_SI_OTF_CSIS_UFD_QCH__QCH_EN, CMU_AOCCSIS_SLH_AST_SI_OTF_CSIS_UFD_QCH__CLK_REQ, CMU_AOCCSIS_SLH_AST_SI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_AOCCSIS_QCH,CMU_AOCCSIS_CMU_AOCCSIS_QCH__QCH_EN, CMU_AOCCSIS_CMU_AOCCSIS_QCH__CLK_REQ, CMU_AOCCSIS_CMU_AOCCSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_AOCCSIS_QCH,CMU_AOCCSIS_D_TZPC_AOCCSIS_QCH__QCH_EN, CMU_AOCCSIS_D_TZPC_AOCCSIS_QCH__CLK_REQ, CMU_AOCCSIS_D_TZPC_AOCCSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_P0P1_CSIS_QCH,CMU_AOCCSIS_LH_AXI_MI_IP_P0P1_CSIS_QCH__QCH_EN, CMU_AOCCSIS_LH_AXI_MI_IP_P0P1_CSIS_QCH__CLK_REQ, CMU_AOCCSIS_LH_AXI_MI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_CSIS_ALIVE_QCH,CMU_AOCCSIS_LH_INT_COMB_CSIS_ALIVE_QCH__QCH_EN, CMU_AOCCSIS_LH_INT_COMB_CSIS_ALIVE_QCH__CLK_REQ, CMU_AOCCSIS_LH_INT_COMB_CSIS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS0,CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS0__QCH_EN, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS0__CLK_REQ, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS0__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS1,CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS1__QCH_EN, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS1__CLK_REQ, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS1__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS2,CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS2__QCH_EN, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS2__CLK_REQ, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS2__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS3,CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS3__QCH_EN, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS3__CLK_REQ, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS3__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS4,CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS4__QCH_EN, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS4__CLK_REQ, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS4__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS5,CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS5__QCH_EN, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS5__CLK_REQ, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS5__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS6,CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS6__QCH_EN, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS6__CLK_REQ, CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS6__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_UFD_CSIS_QCH,CMU_AOCCSIS_SLH_AXI_MI_LP_UFD_CSIS_QCH__QCH_EN, CMU_AOCCSIS_SLH_AXI_MI_LP_UFD_CSIS_QCH__CLK_REQ, CMU_AOCCSIS_SLH_AXI_MI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_AOCCSIS_QCH,CMU_AOCCSIS_SPC_AOCCSIS_QCH__QCH_EN, CMU_AOCCSIS_SPC_AOCCSIS_QCH__CLK_REQ, CMU_AOCCSIS_SPC_AOCCSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_AOCCSIS_QCH,CMU_AOCCSIS_SYSREG_AOCCSIS_QCH__QCH_EN, CMU_AOCCSIS_SYSREG_AOCCSIS_QCH__CLK_REQ, CMU_AOCCSIS_SYSREG_AOCCSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLFE_QCH,CMU_DLFE_DLFE_QCH__QCH_EN, CMU_DLFE_DLFE_QCH__CLK_REQ, CMU_DLFE_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_MTNR_DLFE_QCH,CMU_DLFE_LH_AST_MI_OTF0_MTNR_DLFE_QCH__QCH_EN, CMU_DLFE_LH_AST_MI_OTF0_MTNR_DLFE_QCH__CLK_REQ, CMU_DLFE_LH_AST_MI_OTF0_MTNR_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_MTNR_DLFE_QCH,CMU_DLFE_LH_AST_MI_OTF1_MTNR_DLFE_QCH__QCH_EN, CMU_DLFE_LH_AST_MI_OTF1_MTNR_DLFE_QCH__CLK_REQ, CMU_DLFE_LH_AST_MI_OTF1_MTNR_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_DLFE_MTNR_QCH,CMU_DLFE_LH_AST_SI_OTF_DLFE_MTNR_QCH__QCH_EN, CMU_DLFE_LH_AST_SI_OTF_DLFE_MTNR_QCH__CLK_REQ, CMU_DLFE_LH_AST_SI_OTF_DLFE_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DLFE_MTNR_QCH,CMU_DLFE_LH_AXI_SI_LD_DLFE_MTNR_QCH__QCH_EN, CMU_DLFE_LH_AXI_SI_LD_DLFE_MTNR_QCH__CLK_REQ, CMU_DLFE_LH_AXI_SI_LD_DLFE_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DLFE_NOCD_QCH,CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCD_QCH__QCH_EN, CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCD_QCH__CLK_REQ, CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_DLFE_NOCD_QCH,CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH__QCH_EN, CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH__CLK_REQ, CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_DLFE_QCH,CMU_DLFE_VGEN_LITE_DLFE_QCH__QCH_EN, CMU_DLFE_VGEN_LITE_DLFE_QCH__CLK_REQ, CMU_DLFE_VGEN_LITE_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DLFE_QCH,CMU_DLFE_CMU_DLFE_QCH__QCH_EN, CMU_DLFE_CMU_DLFE_QCH__CLK_REQ, CMU_DLFE_CMU_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DLFE_QCH,CMU_DLFE_D_TZPC_DLFE_QCH__QCH_EN, CMU_DLFE_D_TZPC_DLFE_QCH__CLK_REQ, CMU_DLFE_D_TZPC_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DLFE_QCH,CMU_DLFE_ECU_DLFE_QCH__QCH_EN, CMU_DLFE_ECU_DLFE_QCH__CLK_REQ, CMU_DLFE_ECU_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_DLFE_QCH,CMU_DLFE_LH_INT_COMB_DLFE_QCH__QCH_EN, CMU_DLFE_LH_INT_COMB_DLFE_QCH__CLK_REQ, CMU_DLFE_LH_INT_COMB_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DLFE_NOCP_QCH,CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCP_QCH__QCH_EN, CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCP_QCH__CLK_REQ, CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_DLFE_NOCP_QCH,CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH__QCH_EN, CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH__CLK_REQ, CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_DLFE_QCH,CMU_DLFE_S2PC_DLFE_QCH__QCH_EN, CMU_DLFE_S2PC_DLFE_QCH__CLK_REQ, CMU_DLFE_S2PC_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DLFE_QCH,CMU_DLFE_SLH_AXI_MI_P_DLFE_QCH__QCH_EN, CMU_DLFE_SLH_AXI_MI_P_DLFE_QCH__CLK_REQ, CMU_DLFE_SLH_AXI_MI_P_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_DLFE_QCH,CMU_DLFE_SPC_DLFE_QCH__QCH_EN, CMU_DLFE_SPC_DLFE_QCH__CLK_REQ, CMU_DLFE_SPC_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DLFE_QCH,CMU_DLFE_SYSREG_DLFE_QCH__QCH_EN, CMU_DLFE_SYSREG_DLFE_QCH__CLK_REQ, CMU_DLFE_SYSREG_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_DNC_QCH,CMU_DNC_IP_DNC_QCH__QCH_EN, CMU_DNC_IP_DNC_QCH__CLK_REQ, CMU_DNC_IP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,CMU_DNC_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN, CMU_DNC_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ, CMU_DNC_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,CMU_DNC_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN, CMU_DNC_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ, CMU_DNC_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,CMU_DNC_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN, CMU_DNC_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ, CMU_DNC_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,CMU_DNC_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN, CMU_DNC_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ, CMU_DNC_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_LD_DNC_CPUCL0_QCH,CMU_DNC_LH_ATB_SI_LD_DNC_CPUCL0_QCH__QCH_EN, CMU_DNC_LH_ATB_SI_LD_DNC_CPUCL0_QCH__CLK_REQ, CMU_DNC_LH_ATB_SI_LD_DNC_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_IPDNC_DNC_QCH,CMU_DNC_LH_AXI_MI_ID_IPDNC_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_ID_IPDNC_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH,CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__QCH_EN, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__CLK_REQ, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH,CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__QCH_EN, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__CLK_REQ, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__QCH_EN, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH,CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__QCH_EN, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__CLK_REQ, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH,CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__QCH_EN, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__CLK_REQ, CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_MMU_DNC_SDMA_QCH,CMU_DNC_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__QCH_EN, CMU_DNC_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__CLK_REQ, CMU_DNC_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH,CMU_DNC_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN, CMU_DNC_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ, CMU_DNC_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DNC_QCH,CMU_DNC_CMU_DNC_QCH__QCH_EN, CMU_DNC_CMU_DNC_QCH__CLK_REQ, CMU_DNC_CMU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DNC_QCH,CMU_DNC_D_TZPC_DNC_QCH__QCH_EN, CMU_DNC_D_TZPC_DNC_QCH__CLK_REQ, CMU_DNC_D_TZPC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_IPDNC_DNC_QCH,CMU_DNC_LH_AXI_SI_ID_IPDNC_DNC_QCH__QCH_EN, CMU_DNC_LH_AXI_SI_ID_IPDNC_DNC_QCH__CLK_REQ, CMU_DNC_LH_AXI_SI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_DNC_QCH,CMU_DNC_LH_INT_COMB_DNC_QCH__QCH_EN, CMU_DNC_LH_INT_COMB_DNC_QCH__CLK_REQ, CMU_DNC_LH_INT_COMB_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DNC_QCH,CMU_DNC_SLH_AXI_MI_P_DNC_QCH__QCH_EN, CMU_DNC_SLH_AXI_MI_P_DNC_QCH__CLK_REQ, CMU_DNC_SLH_AXI_MI_P_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_DSP_QCH,CMU_DNC_SLH_AXI_SI_LP_DNC_DSP_QCH__QCH_EN, CMU_DNC_SLH_AXI_SI_LP_DNC_DSP_QCH__CLK_REQ, CMU_DNC_SLH_AXI_SI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_GNPU0_QCH,CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU0_QCH__QCH_EN, CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU0_QCH__CLK_REQ, CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_GNPU1_QCH,CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU1_QCH__QCH_EN, CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU1_QCH__CLK_REQ, CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_NPUMEM_QCH,CMU_DNC_SLH_AXI_SI_LP_DNC_NPUMEM_QCH__QCH_EN, CMU_DNC_SLH_AXI_SI_LP_DNC_NPUMEM_QCH__CLK_REQ, CMU_DNC_SLH_AXI_SI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_SDMA_QCH,CMU_DNC_SLH_AXI_SI_LP_DNC_SDMA_QCH__QCH_EN, CMU_DNC_SLH_AXI_SI_LP_DNC_SDMA_QCH__CLK_REQ, CMU_DNC_SLH_AXI_SI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_SNPU0_QCH,CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU0_QCH__QCH_EN, CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU0_QCH__CLK_REQ, CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_SNPU1_QCH,CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU1_QCH__QCH_EN, CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU1_QCH__CLK_REQ, CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_DNC_QCH,CMU_DNC_SPC_DNC_QCH__QCH_EN, CMU_DNC_SPC_DNC_QCH__CLK_REQ, CMU_DNC_SPC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DNC_QCH,CMU_DNC_SYSREG_DNC_QCH__QCH_EN, CMU_DNC_SYSREG_DNC_QCH__CLK_REQ, CMU_DNC_SYSREG_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_AIQE_0,CMU_DPUB_DPUB_QCH_AIQE_0__QCH_EN, CMU_DPUB_DPUB_QCH_AIQE_0__CLK_REQ, CMU_DPUB_DPUB_QCH_AIQE_0__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_AIQE_1,CMU_DPUB_DPUB_QCH_AIQE_1__QCH_EN, CMU_DPUB_DPUB_QCH_AIQE_1__CLK_REQ, CMU_DPUB_DPUB_QCH_AIQE_1__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_DECON,CMU_DPUB_DPUB_QCH_DECON__QCH_EN, CMU_DPUB_DPUB_QCH_DECON__CLK_REQ, CMU_DPUB_DPUB_QCH_DECON__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD0_DPUB_DPUF0_QCH,CMU_DPUB_LH_AXI_SI_LD0_DPUB_DPUF0_QCH__QCH_EN, CMU_DPUB_LH_AXI_SI_LD0_DPUB_DPUF0_QCH__CLK_REQ, CMU_DPUB_LH_AXI_SI_LD0_DPUB_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD1_DPUB_DPUF0_QCH,CMU_DPUB_LH_AXI_SI_LD1_DPUB_DPUF0_QCH__QCH_EN, CMU_DPUB_LH_AXI_SI_LD1_DPUB_DPUF0_QCH__CLK_REQ, CMU_DPUB_LH_AXI_SI_LD1_DPUB_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DPUB_QCH,CMU_DPUB_CMU_DPUB_QCH__QCH_EN, CMU_DPUB_CMU_DPUB_QCH__CLK_REQ, CMU_DPUB_CMU_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DPUB_QCH,CMU_DPUB_D_TZPC_DPUB_QCH__QCH_EN, CMU_DPUB_D_TZPC_DPUB_QCH__CLK_REQ, CMU_DPUB_D_TZPC_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DPUB_QCH,CMU_DPUB_ECU_DPUB_QCH__QCH_EN, CMU_DPUB_ECU_DPUB_QCH__CLK_REQ, CMU_DPUB_ECU_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_DPUB_QCH,CMU_DPUB_LH_INT_COMB_DPUB_QCH__QCH_EN, CMU_DPUB_LH_INT_COMB_DPUB_QCH__CLK_REQ, CMU_DPUB_LH_INT_COMB_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_DPUB_QCH,CMU_DPUB_S2PC_DPUB_QCH__QCH_EN, CMU_DPUB_S2PC_DPUB_QCH__CLK_REQ, CMU_DPUB_S2PC_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DPUB_QCH,CMU_DPUB_SLH_AXI_MI_P_DPUB_QCH__QCH_EN, CMU_DPUB_SLH_AXI_MI_P_DPUB_QCH__CLK_REQ, CMU_DPUB_SLH_AXI_MI_P_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_DPUB_QCH,CMU_DPUB_SPC_DPUB_QCH__QCH_EN, CMU_DPUB_SPC_DPUB_QCH__CLK_REQ, CMU_DPUB_SPC_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DPUB_QCH,CMU_DPUB_SYSREG_DPUB_QCH__QCH_EN, CMU_DPUB_SYSREG_DPUB_QCH__CLK_REQ, CMU_DPUB_SYSREG_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_ALV_DSIM0,CMU_DPUB_DPUB_QCH_ALV_DSIM0__QCH_EN, CMU_DPUB_DPUB_QCH_ALV_DSIM0__CLK_REQ, CMU_DPUB_DPUB_QCH_ALV_DSIM0__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_ALV_DSIM1,CMU_DPUB_DPUB_QCH_ALV_DSIM1__QCH_EN, CMU_DPUB_DPUB_QCH_ALV_DSIM1__CLK_REQ, CMU_DPUB_DPUB_QCH_ALV_DSIM1__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_OSC_DSIM0,CMU_DPUB_DPUB_QCH_OSC_DSIM0__QCH_EN, CMU_DPUB_DPUB_QCH_OSC_DSIM0__CLK_REQ, CMU_DPUB_DPUB_QCH_OSC_DSIM0__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_OSC_DSIM1,CMU_DPUB_DPUB_QCH_OSC_DSIM1__QCH_EN, CMU_DPUB_DPUB_QCH_OSC_DSIM1__CLK_REQ, CMU_DPUB_DPUB_QCH_OSC_DSIM1__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF0_QCH_DPUF,CMU_DPUF0_DPUF0_QCH_DPUF__QCH_EN, CMU_DPUF0_DPUF0_QCH_DPUF__CLK_REQ, CMU_DPUF0_DPUF0_QCH_DPUF__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF0_QCH_SRAMC,CMU_DPUF0_DPUF0_QCH_SRAMC__QCH_EN, CMU_DPUF0_DPUF0_QCH_SRAMC__CLK_REQ, CMU_DPUF0_DPUF0_QCH_SRAMC__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF0_QCH_VOTF,CMU_DPUF0_DPUF0_QCH_VOTF__QCH_EN, CMU_DPUF0_DPUF0_QCH_VOTF__CLK_REQ, CMU_DPUF0_DPUF0_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD0_DPUB_DPUF0_QCH,CMU_DPUF0_LH_AXI_MI_LD0_DPUB_DPUF0_QCH__QCH_EN, CMU_DPUF0_LH_AXI_MI_LD0_DPUB_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LH_AXI_MI_LD0_DPUB_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD0_DPUF1_DPUF0_QCH,CMU_DPUF0_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__QCH_EN, CMU_DPUF0_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD1_DPUB_DPUF0_QCH,CMU_DPUF0_LH_AXI_MI_LD1_DPUB_DPUF0_QCH__QCH_EN, CMU_DPUF0_LH_AXI_MI_LD1_DPUB_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LH_AXI_MI_LD1_DPUB_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD1_DPUF1_DPUF0_QCH,CMU_DPUF0_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__QCH_EN, CMU_DPUF0_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_DPUF0_QCH,CMU_DPUF0_LH_AXI_SI_D0_DPUF0_QCH__QCH_EN, CMU_DPUF0_LH_AXI_SI_D0_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LH_AXI_SI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_DPUF0_QCH,CMU_DPUF0_LH_AXI_SI_D1_DPUF0_QCH__QCH_EN, CMU_DPUF0_LH_AXI_SI_D1_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LH_AXI_SI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_DPUF0_QCH,CMU_DPUF0_LLCAID_D0_DPUF0_QCH__QCH_EN, CMU_DPUF0_LLCAID_D0_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LLCAID_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_DPUF0_QCH,CMU_DPUF0_LLCAID_D1_DPUF0_QCH__QCH_EN, CMU_DPUF0_LLCAID_D1_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LLCAID_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DPUF0_NOCD_QCH,CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCD_QCH__QCH_EN, CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCD_QCH__CLK_REQ, CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_DPUF0_NOCD_QCH,CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH__QCH_EN, CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH__CLK_REQ, CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_DPUF0_QCH,CMU_DPUF0_SIU_DPUF0_QCH__QCH_EN, CMU_DPUF0_SIU_DPUF0_QCH__CLK_REQ, CMU_DPUF0_SIU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_DPUF0_QCH,CMU_DPUF0_SLH_AST_SI_G_PPMU_DPUF0_QCH__QCH_EN, CMU_DPUF0_SLH_AST_SI_G_PPMU_DPUF0_QCH__CLK_REQ, CMU_DPUF0_SLH_AST_SI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_DPUF_QCH_S0,CMU_DPUF0_SYSMMU_S0_DPUF_QCH_S0__QCH_EN, CMU_DPUF0_SYSMMU_S0_DPUF_QCH_S0__CLK_REQ, CMU_DPUF0_SYSMMU_S0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_DPUF_QCH_S0,CMU_DPUF0_SYSMMU_S0_PMMU0_DPUF_QCH_S0__QCH_EN, CMU_DPUF0_SYSMMU_S0_PMMU0_DPUF_QCH_S0__CLK_REQ, CMU_DPUF0_SYSMMU_S0_PMMU0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_DPUF_QCH_S0,CMU_DPUF0_SYSMMU_S0_PMMU1_DPUF_QCH_S0__QCH_EN, CMU_DPUF0_SYSMMU_S0_PMMU1_DPUF_QCH_S0__CLK_REQ, CMU_DPUF0_SYSMMU_S0_PMMU1_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_DPUF_QCH_S0,CMU_DPUF0_SYSMMU_S0_PMMU2_DPUF_QCH_S0__QCH_EN, CMU_DPUF0_SYSMMU_S0_PMMU2_DPUF_QCH_S0__CLK_REQ, CMU_DPUF0_SYSMMU_S0_PMMU2_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU3_DPUF_QCH_S0,CMU_DPUF0_SYSMMU_S0_PMMU3_DPUF_QCH_S0__QCH_EN, CMU_DPUF0_SYSMMU_S0_PMMU3_DPUF_QCH_S0__CLK_REQ, CMU_DPUF0_SYSMMU_S0_PMMU3_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU4_DPUF_QCH_S0,CMU_DPUF0_SYSMMU_S0_PMMU4_DPUF_QCH_S0__QCH_EN, CMU_DPUF0_SYSMMU_S0_PMMU4_DPUF_QCH_S0__CLK_REQ, CMU_DPUF0_SYSMMU_S0_PMMU4_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU5_DPUF_QCH_S0,CMU_DPUF0_SYSMMU_S0_PMMU5_DPUF_QCH_S0__QCH_EN, CMU_DPUF0_SYSMMU_S0_PMMU5_DPUF_QCH_S0__CLK_REQ, CMU_DPUF0_SYSMMU_S0_PMMU5_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DPUF0_QCH,CMU_DPUF0_CMU_DPUF0_QCH__QCH_EN, CMU_DPUF0_CMU_DPUF0_QCH__CLK_REQ, CMU_DPUF0_CMU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DPUF0_QCH,CMU_DPUF0_D_TZPC_DPUF0_QCH__QCH_EN, CMU_DPUF0_D_TZPC_DPUF0_QCH__CLK_REQ, CMU_DPUF0_D_TZPC_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DPUF0_QCH,CMU_DPUF0_ECU_DPUF0_QCH__QCH_EN, CMU_DPUF0_ECU_DPUF0_QCH__CLK_REQ, CMU_DPUF0_ECU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_DPUF0_QCH,CMU_DPUF0_LH_INT_COMB_DPUF0_QCH__QCH_EN, CMU_DPUF0_LH_INT_COMB_DPUF0_QCH__CLK_REQ, CMU_DPUF0_LH_INT_COMB_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_DPUB_QCH,CMU_DPUF0_PPMU_D0_DPUB_QCH__QCH_EN, CMU_DPUF0_PPMU_D0_DPUB_QCH__CLK_REQ, CMU_DPUF0_PPMU_D0_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_DPUF0_QCH,CMU_DPUF0_PPMU_D0_DPUF0_QCH__QCH_EN, CMU_DPUF0_PPMU_D0_DPUF0_QCH__CLK_REQ, CMU_DPUF0_PPMU_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_DPUF1_QCH,CMU_DPUF0_PPMU_D0_DPUF1_QCH__QCH_EN, CMU_DPUF0_PPMU_D0_DPUF1_QCH__CLK_REQ, CMU_DPUF0_PPMU_D0_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_DPUB_QCH,CMU_DPUF0_PPMU_D1_DPUB_QCH__QCH_EN, CMU_DPUF0_PPMU_D1_DPUB_QCH__CLK_REQ, CMU_DPUF0_PPMU_D1_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_DPUF0_QCH,CMU_DPUF0_PPMU_D1_DPUF0_QCH__QCH_EN, CMU_DPUF0_PPMU_D1_DPUF0_QCH__CLK_REQ, CMU_DPUF0_PPMU_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_DPUF1_QCH,CMU_DPUF0_PPMU_D1_DPUF1_QCH__QCH_EN, CMU_DPUF0_PPMU_D1_DPUF1_QCH__CLK_REQ, CMU_DPUF0_PPMU_D1_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DPUF0_NOCP_QCH,CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCP_QCH__QCH_EN, CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCP_QCH__CLK_REQ, CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_DPUF0_NOCP_QCH,CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH__QCH_EN, CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH__CLK_REQ, CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_DPUF0_QCH,CMU_DPUF0_S2PC_DPUF0_QCH__QCH_EN, CMU_DPUF0_S2PC_DPUF0_QCH__CLK_REQ, CMU_DPUF0_S2PC_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DPUF0_QCH,CMU_DPUF0_SLH_AXI_MI_P_DPUF0_QCH__QCH_EN, CMU_DPUF0_SLH_AXI_MI_P_DPUF0_QCH__CLK_REQ, CMU_DPUF0_SLH_AXI_MI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DPUF0_DPUF1_QCH,CMU_DPUF0_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__QCH_EN, CMU_DPUF0_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__CLK_REQ, CMU_DPUF0_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_DPUF0_QCH,CMU_DPUF0_SPC_DPUF0_QCH__QCH_EN, CMU_DPUF0_SPC_DPUF0_QCH__CLK_REQ, CMU_DPUF0_SPC_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DPUF0_QCH,CMU_DPUF0_SYSREG_DPUF0_QCH__QCH_EN, CMU_DPUF0_SYSREG_DPUF0_QCH__CLK_REQ, CMU_DPUF0_SYSREG_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF1_QCH_DPUF,CMU_DPUF1_DPUF1_QCH_DPUF__QCH_EN, CMU_DPUF1_DPUF1_QCH_DPUF__CLK_REQ, CMU_DPUF1_DPUF1_QCH_DPUF__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF1_QCH_SRAMC,CMU_DPUF1_DPUF1_QCH_SRAMC__QCH_EN, CMU_DPUF1_DPUF1_QCH_SRAMC__CLK_REQ, CMU_DPUF1_DPUF1_QCH_SRAMC__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF1_QCH_VOTF,CMU_DPUF1_DPUF1_QCH_VOTF__QCH_EN, CMU_DPUF1_DPUF1_QCH_VOTF__CLK_REQ, CMU_DPUF1_DPUF1_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD0_DPUF1_DPUF0_QCH,CMU_DPUF1_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__QCH_EN, CMU_DPUF1_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__CLK_REQ, CMU_DPUF1_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD1_DPUF1_DPUF0_QCH,CMU_DPUF1_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__QCH_EN, CMU_DPUF1_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__CLK_REQ, CMU_DPUF1_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DPUF1_NOCD_QCH,CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCD_QCH__QCH_EN, CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCD_QCH__CLK_REQ, CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_DPUF1_NOCD_QCH,CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH__QCH_EN, CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH__CLK_REQ, CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DPUF1_QCH,CMU_DPUF1_CMU_DPUF1_QCH__QCH_EN, CMU_DPUF1_CMU_DPUF1_QCH__CLK_REQ, CMU_DPUF1_CMU_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DPUF1_QCH,CMU_DPUF1_D_TZPC_DPUF1_QCH__QCH_EN, CMU_DPUF1_D_TZPC_DPUF1_QCH__CLK_REQ, CMU_DPUF1_D_TZPC_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DPUF1_QCH,CMU_DPUF1_ECU_DPUF1_QCH__QCH_EN, CMU_DPUF1_ECU_DPUF1_QCH__CLK_REQ, CMU_DPUF1_ECU_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_DPUF1_QCH,CMU_DPUF1_LH_INT_COMB_DPUF1_QCH__QCH_EN, CMU_DPUF1_LH_INT_COMB_DPUF1_QCH__CLK_REQ, CMU_DPUF1_LH_INT_COMB_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DPUF1_NOCP_QCH,CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCP_QCH__QCH_EN, CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCP_QCH__CLK_REQ, CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_DPUF1_NOCP_QCH,CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH__QCH_EN, CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH__CLK_REQ, CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_DPUF1_QCH,CMU_DPUF1_S2PC_DPUF1_QCH__QCH_EN, CMU_DPUF1_S2PC_DPUF1_QCH__CLK_REQ, CMU_DPUF1_S2PC_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DPUF0_DPUF1_QCH,CMU_DPUF1_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__QCH_EN, CMU_DPUF1_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__CLK_REQ, CMU_DPUF1_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_DPUF1_QCH,CMU_DPUF1_SPC_DPUF1_QCH__QCH_EN, CMU_DPUF1_SPC_DPUF1_QCH__CLK_REQ, CMU_DPUF1_SPC_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DPUF1_QCH,CMU_DPUF1_SYSREG_DPUF1_QCH__QCH_EN, CMU_DPUF1_SYSREG_DPUF1_QCH__CLK_REQ, CMU_DPUF1_SYSREG_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_DSP_QCH,CMU_DSP_IP_DSP_QCH__QCH_EN, CMU_DSP_IP_DSP_QCH__CLK_REQ, CMU_DSP_IP_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,CMU_DSP_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN, CMU_DSP_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ, CMU_DSP_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,CMU_DSP_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN, CMU_DSP_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ, CMU_DSP_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,CMU_DSP_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN, CMU_DSP_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ, CMU_DSP_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,CMU_DSP_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN, CMU_DSP_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ, CMU_DSP_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,CMU_DSP_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__QCH_EN, CMU_DSP_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__CLK_REQ, CMU_DSP_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,CMU_DSP_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__QCH_EN, CMU_DSP_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__CLK_REQ, CMU_DSP_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,CMU_DSP_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__QCH_EN, CMU_DSP_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__CLK_REQ, CMU_DSP_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DSP_NOCD_QCH,CMU_DSP_RSTNSYNC_CLK_DSP_NOCD_QCH__QCH_EN, CMU_DSP_RSTNSYNC_CLK_DSP_NOCD_QCH__CLK_REQ, CMU_DSP_RSTNSYNC_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_DSP_NOCD_QCH,CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCD_QCH__QCH_EN, CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCD_QCH__CLK_REQ, CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DSP_QCH,CMU_DSP_CMU_DSP_QCH__QCH_EN, CMU_DSP_CMU_DSP_QCH__CLK_REQ, CMU_DSP_CMU_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DSP_QCH,CMU_DSP_D_TZPC_DSP_QCH__QCH_EN, CMU_DSP_D_TZPC_DSP_QCH__CLK_REQ, CMU_DSP_D_TZPC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DSP_QCH,CMU_DSP_ECU_DSP_QCH__QCH_EN, CMU_DSP_ECU_DSP_QCH__CLK_REQ, CMU_DSP_ECU_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_DSP_QCH,CMU_DSP_LH_INT_COMB_DSP_QCH__QCH_EN, CMU_DSP_LH_INT_COMB_DSP_QCH__CLK_REQ, CMU_DSP_LH_INT_COMB_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_DSP_NOCP_QCH,CMU_DSP_RSTNSYNC_CLK_DSP_NOCP_QCH__QCH_EN, CMU_DSP_RSTNSYNC_CLK_DSP_NOCP_QCH__CLK_REQ, CMU_DSP_RSTNSYNC_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_DSP_NOCP_QCH,CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCP_QCH__QCH_EN, CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCP_QCH__CLK_REQ, CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_DSP_QCH,CMU_DSP_SLH_AXI_MI_LP_DNC_DSP_QCH__QCH_EN, CMU_DSP_SLH_AXI_MI_LP_DNC_DSP_QCH__CLK_REQ, CMU_DSP_SLH_AXI_MI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_DSP_QCH,CMU_DSP_SPC_DSP_QCH__QCH_EN, CMU_DSP_SPC_DSP_QCH__CLK_REQ, CMU_DSP_SPC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DSP_QCH,CMU_DSP_SYSREG_DSP_QCH__QCH_EN, CMU_DSP_SYSREG_DSP_QCH__CLK_REQ, CMU_DSP_SYSREG_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_G3D_QCH_CLK,CMU_G3D_HTU_G3D_QCH_CLK__QCH_EN, CMU_G3D_HTU_G3D_QCH_CLK__CLK_REQ, CMU_G3D_HTU_G3D_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_G3D_HTU_QCH,CMU_G3D_RSTNSYNC_CLK_G3D_HTU_QCH__QCH_EN, CMU_G3D_RSTNSYNC_CLK_G3D_HTU_QCH__CLK_REQ, CMU_G3D_RSTNSYNC_CLK_G3D_HTU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_G3D_HTU_QCH,CMU_G3D_RSTNSYNC_SR_CLK_G3D_HTU_QCH__QCH_EN, CMU_G3D_RSTNSYNC_SR_CLK_G3D_HTU_QCH__CLK_REQ, CMU_G3D_RSTNSYNC_SR_CLK_G3D_HTU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_ID0_G3D_QCH,CMU_G3D_LH_ACEL_MI_ID0_G3D_QCH__QCH_EN, CMU_G3D_LH_ACEL_MI_ID0_G3D_QCH__CLK_REQ, CMU_G3D_LH_ACEL_MI_ID0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_ID1_G3D_QCH,CMU_G3D_LH_ACEL_MI_ID1_G3D_QCH__QCH_EN, CMU_G3D_LH_ACEL_MI_ID1_G3D_QCH__CLK_REQ, CMU_G3D_LH_ACEL_MI_ID1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_ID2_G3D_QCH,CMU_G3D_LH_ACEL_MI_ID2_G3D_QCH__QCH_EN, CMU_G3D_LH_ACEL_MI_ID2_G3D_QCH__CLK_REQ, CMU_G3D_LH_ACEL_MI_ID2_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_ID3_G3D_QCH,CMU_G3D_LH_ACEL_MI_ID3_G3D_QCH__QCH_EN, CMU_G3D_LH_ACEL_MI_ID3_G3D_QCH__CLK_REQ, CMU_G3D_LH_ACEL_MI_ID3_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_G3D_QCH,CMU_G3D_LH_ACEL_SI_D0_G3D_QCH__QCH_EN, CMU_G3D_LH_ACEL_SI_D0_G3D_QCH__CLK_REQ, CMU_G3D_LH_ACEL_SI_D0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D1_G3D_QCH,CMU_G3D_LH_ACEL_SI_D1_G3D_QCH__QCH_EN, CMU_G3D_LH_ACEL_SI_D1_G3D_QCH__CLK_REQ, CMU_G3D_LH_ACEL_SI_D1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D2_G3D_QCH,CMU_G3D_LH_ACEL_SI_D2_G3D_QCH__QCH_EN, CMU_G3D_LH_ACEL_SI_D2_G3D_QCH__CLK_REQ, CMU_G3D_LH_ACEL_SI_D2_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D3_G3D_QCH,CMU_G3D_LH_ACEL_SI_D3_G3D_QCH__QCH_EN, CMU_G3D_LH_ACEL_SI_D3_G3D_QCH__CLK_REQ, CMU_G3D_LH_ACEL_SI_D3_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_ID0_PMMU4_G3D_QCH,CMU_G3D_LH_AST_MI_ID0_PMMU4_G3D_QCH__QCH_EN, CMU_G3D_LH_AST_MI_ID0_PMMU4_G3D_QCH__CLK_REQ, CMU_G3D_LH_AST_MI_ID0_PMMU4_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_ID1_PMMU4_G3D_QCH,CMU_G3D_LH_AST_SI_ID1_PMMU4_G3D_QCH__QCH_EN, CMU_G3D_LH_AST_SI_ID1_PMMU4_G3D_QCH__CLK_REQ, CMU_G3D_LH_AST_SI_ID1_PMMU4_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_SMMU_G3D_QCH,CMU_G3D_LLCAID_D_SMMU_G3D_QCH__QCH_EN, CMU_G3D_LLCAID_D_SMMU_G3D_QCH__CLK_REQ, CMU_G3D_LLCAID_D_SMMU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_G3D_NOCD_QCH,CMU_G3D_RSTNSYNC_CLK_G3D_NOCD_QCH__QCH_EN, CMU_G3D_RSTNSYNC_CLK_G3D_NOCD_QCH__CLK_REQ, CMU_G3D_RSTNSYNC_CLK_G3D_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_G3D_NOCD_QCH,CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCD_QCH__QCH_EN, CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCD_QCH__CLK_REQ, CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_G3D_QCH_S0,CMU_G3D_S2MPU_S0_G3D_QCH_S0__QCH_EN, CMU_G3D_S2MPU_S0_G3D_QCH_S0__CLK_REQ, CMU_G3D_S2MPU_S0_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_G3D_QCH_S0,CMU_G3D_S2MPU_S0_PMMU0_G3D_QCH_S0__QCH_EN, CMU_G3D_S2MPU_S0_PMMU0_G3D_QCH_S0__CLK_REQ, CMU_G3D_S2MPU_S0_PMMU0_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU1_G3D_QCH_S0,CMU_G3D_S2MPU_S0_PMMU1_G3D_QCH_S0__QCH_EN, CMU_G3D_S2MPU_S0_PMMU1_G3D_QCH_S0__CLK_REQ, CMU_G3D_S2MPU_S0_PMMU1_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU2_G3D_QCH_S0,CMU_G3D_S2MPU_S0_PMMU2_G3D_QCH_S0__QCH_EN, CMU_G3D_S2MPU_S0_PMMU2_G3D_QCH_S0__CLK_REQ, CMU_G3D_S2MPU_S0_PMMU2_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU3_G3D_QCH_S0,CMU_G3D_S2MPU_S0_PMMU3_G3D_QCH_S0__QCH_EN, CMU_G3D_S2MPU_S0_PMMU3_G3D_QCH_S0__CLK_REQ, CMU_G3D_S2MPU_S0_PMMU3_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_G3D_QCH,CMU_G3D_SIU_G_PPMU_G3D_QCH__QCH_EN, CMU_G3D_SIU_G_PPMU_G3D_QCH__CLK_REQ, CMU_G3D_SIU_G_PPMU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_G3D_QCH,CMU_G3D_SLH_AST_SI_G_PPMU_G3D_QCH__QCH_EN, CMU_G3D_SLH_AST_SI_G_PPMU_G3D_QCH__CLK_REQ, CMU_G3D_SLH_AST_SI_G_PPMU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D0_G3D_QCH,CMU_G3D_VGEN_D0_G3D_QCH__QCH_EN, CMU_G3D_VGEN_D0_G3D_QCH__CLK_REQ, CMU_G3D_VGEN_D0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D1_G3D_QCH,CMU_G3D_VGEN_D1_G3D_QCH__QCH_EN, CMU_G3D_VGEN_D1_G3D_QCH__CLK_REQ, CMU_G3D_VGEN_D1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D2_G3D_QCH,CMU_G3D_VGEN_D2_G3D_QCH__QCH_EN, CMU_G3D_VGEN_D2_G3D_QCH__CLK_REQ, CMU_G3D_VGEN_D2_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D3_G3D_QCH,CMU_G3D_VGEN_D3_G3D_QCH__QCH_EN, CMU_G3D_VGEN_D3_G3D_QCH__CLK_REQ, CMU_G3D_VGEN_D3_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_G3D_QCH,CMU_G3D_BUSIF_DDC_G3D_QCH__QCH_EN, CMU_G3D_BUSIF_DDC_G3D_QCH__CLK_REQ, CMU_G3D_BUSIF_DDC_G3D_QCH__IGNORE_FORCE_PM_EN),
		CLK_QCH(BG3D_PWRCTL_QCH,BG3D_PWRCTL_QCH__QCH_EN, BG3D_PWRCTL_QCH__CLK_REQ, BG3D_PWRCTL_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CFM_G3D_QCH,CMU_G3D_CFM_G3D_QCH__QCH_EN, CMU_G3D_CFM_G3D_QCH__CLK_REQ, CMU_G3D_CFM_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_G3D_QCH,CMU_G3D_CMU_G3D_QCH__QCH_EN, CMU_G3D_CMU_G3D_QCH__CLK_REQ, CMU_G3D_CMU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_G3D_QCH,CMU_G3D_D_TZPC_G3D_QCH__QCH_EN, CMU_G3D_D_TZPC_G3D_QCH__CLK_REQ, CMU_G3D_D_TZPC_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_G3D_QCH,CMU_G3D_ECU_G3D_QCH__QCH_EN, CMU_G3D_ECU_G3D_QCH__CLK_REQ, CMU_G3D_ECU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_G3D_QCH_PCLK,CMU_G3D_HTU_G3D_QCH_PCLK__QCH_EN, CMU_G3D_HTU_G3D_QCH_PCLK__CLK_REQ, CMU_G3D_HTU_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_ID1_PMMU4_G3D_QCH,CMU_G3D_LH_AST_MI_ID1_PMMU4_G3D_QCH__QCH_EN, CMU_G3D_LH_AST_MI_ID1_PMMU4_G3D_QCH__CLK_REQ, CMU_G3D_LH_AST_MI_ID1_PMMU4_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_ID0_PMMU4_G3D_QCH,CMU_G3D_LH_AST_SI_ID0_PMMU4_G3D_QCH__QCH_EN, CMU_G3D_LH_AST_SI_ID0_PMMU4_G3D_QCH__CLK_REQ, CMU_G3D_LH_AST_SI_ID0_PMMU4_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_G3D_QCH,CMU_G3D_LH_AXI_SI_IP_G3D_QCH__QCH_EN, CMU_G3D_LH_AXI_SI_IP_G3D_QCH__CLK_REQ, CMU_G3D_LH_AXI_SI_IP_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_G3D_QCH,CMU_G3D_LH_INT_COMB_G3D_QCH__QCH_EN, CMU_G3D_LH_INT_COMB_G3D_QCH__CLK_REQ, CMU_G3D_LH_INT_COMB_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_G3D_QCH,CMU_G3D_PPMU_D0_G3D_QCH__QCH_EN, CMU_G3D_PPMU_D0_G3D_QCH__CLK_REQ, CMU_G3D_PPMU_D0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_G3D_QCH,CMU_G3D_PPMU_D1_G3D_QCH__QCH_EN, CMU_G3D_PPMU_D1_G3D_QCH__CLK_REQ, CMU_G3D_PPMU_D1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_G3D_QCH,CMU_G3D_PPMU_D2_G3D_QCH__QCH_EN, CMU_G3D_PPMU_D2_G3D_QCH__CLK_REQ, CMU_G3D_PPMU_D2_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D3_G3D_QCH,CMU_G3D_PPMU_D3_G3D_QCH__QCH_EN, CMU_G3D_PPMU_D3_G3D_QCH__CLK_REQ, CMU_G3D_PPMU_D3_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_G3D_NOCP_QCH,CMU_G3D_RSTNSYNC_CLK_G3D_NOCP_QCH__QCH_EN, CMU_G3D_RSTNSYNC_CLK_G3D_NOCP_QCH__CLK_REQ, CMU_G3D_RSTNSYNC_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_G3D_NOCP_QCH,CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCP_QCH__QCH_EN, CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCP_QCH__CLK_REQ, CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU4_G3D_QCH_S0,CMU_G3D_S2MPU_S0_PMMU4_G3D_QCH_S0__QCH_EN, CMU_G3D_S2MPU_S0_PMMU4_G3D_QCH_S0__CLK_REQ, CMU_G3D_S2MPU_S0_PMMU4_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_G3D_QCH,CMU_G3D_S2PC_G3D_QCH__QCH_EN, CMU_G3D_S2PC_G3D_QCH__CLK_REQ, CMU_G3D_S2PC_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P0_G3D_QCH,CMU_G3D_SLH_AXI_MI_P0_G3D_QCH__QCH_EN, CMU_G3D_SLH_AXI_MI_P0_G3D_QCH__CLK_REQ, CMU_G3D_SLH_AXI_MI_P0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P1_G3D_QCH,CMU_G3D_SLH_AXI_MI_P1_G3D_QCH__QCH_EN, CMU_G3D_SLH_AXI_MI_P1_G3D_QCH__CLK_REQ, CMU_G3D_SLH_AXI_MI_P1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIM_G3D_QCH,CMU_G3D_SLH_AXI_SI_P_PERIM_G3D_QCH__QCH_EN, CMU_G3D_SLH_AXI_SI_P_PERIM_G3D_QCH__CLK_REQ, CMU_G3D_SLH_AXI_SI_P_PERIM_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_G3D_QCH,CMU_G3D_SPC_G3D_QCH__QCH_EN, CMU_G3D_SPC_G3D_QCH__CLK_REQ, CMU_G3D_SPC_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_G3D_QCH,CMU_G3D_SYSREG_G3D_QCH__QCH_EN, CMU_G3D_SYSREG_G3D_QCH__CLK_REQ, CMU_G3D_SYSREG_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_G3D_QCH,CMU_G3D_TREX_D_G3D_QCH__QCH_EN, CMU_G3D_TREX_D_G3D_QCH__CLK_REQ, CMU_G3D_TREX_D_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_P_G3D_QCH,CMU_G3D_VGEN_P_G3D_QCH__QCH_EN, CMU_G3D_VGEN_P_G3D_QCH__CLK_REQ, CMU_G3D_VGEN_P_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_G3D_OSCCLK_QCH,CMU_G3D_RSTNSYNC_CLK_G3D_OSCCLK_QCH__QCH_EN, CMU_G3D_RSTNSYNC_CLK_G3D_OSCCLK_QCH__CLK_REQ, CMU_G3D_RSTNSYNC_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_G3D_OSCCLK_QCH,CMU_G3D_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__QCH_EN, CMU_G3D_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__CLK_REQ, CMU_G3D_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH0,CMU_G3DCORE_ASB_G3D_QCH_LH0__QCH_EN, CMU_G3DCORE_ASB_G3D_QCH_LH0__CLK_REQ, CMU_G3DCORE_ASB_G3D_QCH_LH0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH1,CMU_G3DCORE_ASB_G3D_QCH_LH1__QCH_EN, CMU_G3DCORE_ASB_G3D_QCH_LH1__CLK_REQ, CMU_G3DCORE_ASB_G3D_QCH_LH1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH2,CMU_G3DCORE_ASB_G3D_QCH_LH2__QCH_EN, CMU_G3DCORE_ASB_G3D_QCH_LH2__CLK_REQ, CMU_G3DCORE_ASB_G3D_QCH_LH2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH3,CMU_G3DCORE_ASB_G3D_QCH_LH3__QCH_EN, CMU_G3DCORE_ASB_G3D_QCH_LH3__CLK_REQ, CMU_G3DCORE_ASB_G3D_QCH_LH3__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH_P,CMU_G3DCORE_ASB_G3D_QCH_LH_P__QCH_EN, CMU_G3DCORE_ASB_G3D_QCH_LH_P__CLK_REQ, CMU_G3DCORE_ASB_G3D_QCH_LH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_G3D_ATB_QCH,CMU_G3DCORE_DDC_G3D_ATB_QCH__QCH_EN, CMU_G3DCORE_DDC_G3D_ATB_QCH__CLK_REQ, CMU_G3DCORE_DDC_G3D_ATB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_G3D,CMU_G3DCORE_DDC_QCH_GCPM_G3D__QCH_EN, CMU_G3DCORE_DDC_QCH_GCPM_G3D__CLK_REQ, CMU_G3DCORE_DDC_QCH_GCPM_G3D__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_T_DDCG3D_QCH,CMU_G3DCORE_LH_ATB_SI_T_DDCG3D_QCH__QCH_EN, CMU_G3DCORE_LH_ATB_SI_T_DDCG3D_QCH__CLK_REQ, CMU_G3DCORE_LH_ATB_SI_T_DDCG3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_G3DCORE_QCH,CMU_G3DCORE_CMU_G3DCORE_QCH__QCH_EN, CMU_G3DCORE_CMU_G3DCORE_QCH__CLK_REQ, CMU_G3DCORE_CMU_G3DCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_G3DCORE_NOCP_QCH,CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_NOCP_QCH__QCH_EN, CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_NOCP_QCH__CLK_REQ, CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_G3DCORE_NOCP_QCH,CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__QCH_EN, CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__CLK_REQ, CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_G3DCORE_OSCCLK_QCH,CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__QCH_EN, CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ, CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__QCH_EN, CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ, CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_GNPU,CMU_GNPU_DDC_QCH_GCPM_GNPU__QCH_EN, CMU_GNPU_DDC_QCH_GCPM_GNPU__CLK_REQ, CMU_GNPU_DDC_QCH_GCPM_GNPU__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_NPUCORE_QCH_CORE,CMU_GNPU_IP_NPUCORE_QCH_CORE__QCH_EN, CMU_GNPU_IP_NPUCORE_QCH_CORE__CLK_REQ, CMU_GNPU_IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__QCH_EN, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__CLK_REQ, CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,CMU_GNPU_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__QCH_EN, CMU_GNPU_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,CMU_GNPU_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__QCH_EN, CMU_GNPU_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__CLK_REQ, CMU_GNPU_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,CMU_GNPU_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__QCH_EN, CMU_GNPU_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__CLK_REQ, CMU_GNPU_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_GNPU_NOCD_QCH,CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__QCH_EN, CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__CLK_REQ, CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_GNPU_QCH,CMU_GNPU_BUSIF_DDC_GNPU_QCH__QCH_EN, CMU_GNPU_BUSIF_DDC_GNPU_QCH__CLK_REQ, CMU_GNPU_BUSIF_DDC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_GNPU_QCH,CMU_GNPU_CMU_GNPU_QCH__QCH_EN, CMU_GNPU_CMU_GNPU_QCH__CLK_REQ, CMU_GNPU_CMU_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_GNPU_QCH,CMU_GNPU_D_TZPC_GNPU_QCH__QCH_EN, CMU_GNPU_D_TZPC_GNPU_QCH__CLK_REQ, CMU_GNPU_D_TZPC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_GNPU_QCH,CMU_GNPU_ECU_GNPU_QCH__QCH_EN, CMU_GNPU_ECU_GNPU_QCH__CLK_REQ, CMU_GNPU_ECU_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_GNPU_QCH_PCLK,CMU_GNPU_HTU_GNPU_QCH_PCLK__QCH_EN, CMU_GNPU_HTU_GNPU_QCH_PCLK__CLK_REQ, CMU_GNPU_HTU_GNPU_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_GNPU_QCH,CMU_GNPU_LH_INT_COMB_GNPU_QCH__QCH_EN, CMU_GNPU_LH_INT_COMB_GNPU_QCH__CLK_REQ, CMU_GNPU_LH_INT_COMB_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_GNPU_NOCP_QCH,CMU_GNPU_RSTNSYNC_CLK_GNPU_NOCP_QCH__QCH_EN, CMU_GNPU_RSTNSYNC_CLK_GNPU_NOCP_QCH__CLK_REQ, CMU_GNPU_RSTNSYNC_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_GNPU_NOCP_QCH,CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__QCH_EN, CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__CLK_REQ, CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_GNPU_QCH,CMU_GNPU_SLH_AXI_MI_LP_DNC_GNPU_QCH__QCH_EN, CMU_GNPU_SLH_AXI_MI_LP_DNC_GNPU_QCH__CLK_REQ, CMU_GNPU_SLH_AXI_MI_LP_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_GNPU_QCH,CMU_GNPU_SPC_GNPU_QCH__QCH_EN, CMU_GNPU_SPC_GNPU_QCH__CLK_REQ, CMU_GNPU_SPC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_GNPU_QCH,CMU_GNPU_SYSREG_GNPU_QCH__QCH_EN, CMU_GNPU_SYSREG_GNPU_QCH__CLK_REQ, CMU_GNPU_SYSREG_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_GNPU_QCH_CLK,CMU_GNPU_HTU_GNPU_QCH_CLK__QCH_EN, CMU_GNPU_HTU_GNPU_QCH_CLK__CLK_REQ, CMU_GNPU_HTU_GNPU_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_GNPU_XMAA0_QCH,CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH__QCH_EN, CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH__CLK_REQ, CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_GNPU_XMAA1_QCH,CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH__QCH_EN, CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH__CLK_REQ, CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DP_LINK_QCH_GTC_CLK,CMU_HSI0_DP_LINK_QCH_GTC_CLK__QCH_EN, CMU_HSI0_DP_LINK_QCH_GTC_CLK__CLK_REQ, CMU_HSI0_DP_LINK_QCH_GTC_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DP_LINK_QCH_OSC_CLK,CMU_HSI0_DP_LINK_QCH_OSC_CLK__QCH_EN, CMU_HSI0_DP_LINK_QCH_OSC_CLK__CLK_REQ, CMU_HSI0_DP_LINK_QCH_OSC_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DP_LINK_QCH_PCLK,CMU_HSI0_DP_LINK_QCH_PCLK__QCH_EN, CMU_HSI0_DP_LINK_QCH_PCLK__CLK_REQ, CMU_HSI0_DP_LINK_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_EUSBPHY,CMU_HSI0_USB32DRD_QCH_S_EUSBPHY__QCH_EN, CMU_HSI0_USB32DRD_QCH_S_EUSBPHY__CLK_REQ, CMU_HSI0_USB32DRD_QCH_S_EUSBPHY__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_HSI0_QCH,CMU_HSI0_CMU_HSI0_QCH__QCH_EN, CMU_HSI0_CMU_HSI0_QCH__CLK_REQ, CMU_HSI0_CMU_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_HSI0_QCH,CMU_HSI0_D_TZPC_HSI0_QCH__QCH_EN, CMU_HSI0_D_TZPC_HSI0_QCH__CLK_REQ, CMU_HSI0_D_TZPC_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_HSI0_QCH,CMU_HSI0_ECU_HSI0_QCH__QCH_EN, CMU_HSI0_ECU_HSI0_QCH__CLK_REQ, CMU_HSI0_ECU_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_HSI0_QCH,CMU_HSI0_LH_INT_COMB_HSI0_QCH__QCH_EN, CMU_HSI0_LH_INT_COMB_HSI0_QCH__CLK_REQ, CMU_HSI0_LH_INT_COMB_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_HSI0_QCH,CMU_HSI0_LLCAID_D_HSI0_QCH__QCH_EN, CMU_HSI0_LLCAID_D_HSI0_QCH__CLK_REQ, CMU_HSI0_LLCAID_D_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_HSI0_BUS1_QCH,CMU_HSI0_PPMU_HSI0_BUS1_QCH__QCH_EN, CMU_HSI0_PPMU_HSI0_BUS1_QCH__CLK_REQ, CMU_HSI0_PPMU_HSI0_BUS1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_HSI0_S0_QCH_S0,CMU_HSI0_S2MPU_HSI0_S0_QCH_S0__QCH_EN, CMU_HSI0_S2MPU_HSI0_S0_QCH_S0__CLK_REQ, CMU_HSI0_S2MPU_HSI0_S0_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_HSI0_S0_PMMU0_QCH_S0,CMU_HSI0_S2MPU_HSI0_S0_PMMU0_QCH_S0__QCH_EN, CMU_HSI0_S2MPU_HSI0_S0_PMMU0_QCH_S0__CLK_REQ, CMU_HSI0_S2MPU_HSI0_S0_PMMU0_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_HSI0_QCH,CMU_HSI0_S2PC_HSI0_QCH__QCH_EN, CMU_HSI0_S2PC_HSI0_QCH__CLK_REQ, CMU_HSI0_S2PC_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_ACEL_SI_D_HSI0_QCH,CMU_HSI0_SLH_ACEL_SI_D_HSI0_QCH__QCH_EN, CMU_HSI0_SLH_ACEL_SI_D_HSI0_QCH__CLK_REQ, CMU_HSI0_SLH_ACEL_SI_D_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_HSI0_QCH,CMU_HSI0_SLH_AST_SI_G_PPMU_HSI0_QCH__QCH_EN, CMU_HSI0_SLH_AST_SI_G_PPMU_HSI0_QCH__CLK_REQ, CMU_HSI0_SLH_AST_SI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_HSI0_QCH,CMU_HSI0_SLH_AXI_MI_P_HSI0_QCH__QCH_EN, CMU_HSI0_SLH_AXI_MI_P_HSI0_QCH__CLK_REQ, CMU_HSI0_SLH_AXI_MI_P_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_HSI0_QCH,CMU_HSI0_SPC_HSI0_QCH__QCH_EN, CMU_HSI0_SPC_HSI0_QCH__CLK_REQ, CMU_HSI0_SPC_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_HSI0_QCH,CMU_HSI0_SYSREG_HSI0_QCH__QCH_EN, CMU_HSI0_SYSREG_HSI0_QCH__CLK_REQ, CMU_HSI0_SYSREG_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_CTRL,CMU_HSI0_USB32DRD_QCH_S_CTRL__QCH_EN, CMU_HSI0_USB32DRD_QCH_S_CTRL__CLK_REQ, CMU_HSI0_USB32DRD_QCH_S_CTRL__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_EUSBCTL,CMU_HSI0_USB32DRD_QCH_S_EUSBCTL__QCH_EN, CMU_HSI0_USB32DRD_QCH_S_EUSBCTL__CLK_REQ, CMU_HSI0_USB32DRD_QCH_S_EUSBCTL__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_LINK,CMU_HSI0_USB32DRD_QCH_S_LINK__QCH_EN, CMU_HSI0_USB32DRD_QCH_S_LINK__CLK_REQ, CMU_HSI0_USB32DRD_QCH_S_LINK__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_SUBCTRL,CMU_HSI0_USB32DRD_QCH_S_SUBCTRL__QCH_EN, CMU_HSI0_USB32DRD_QCH_S_SUBCTRL__CLK_REQ, CMU_HSI0_USB32DRD_QCH_S_SUBCTRL__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_TCA,CMU_HSI0_USB32DRD_QCH_S_TCA__QCH_EN, CMU_HSI0_USB32DRD_QCH_S_TCA__CLK_REQ, CMU_HSI0_USB32DRD_QCH_S_TCA__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_HSI0_QCH,CMU_HSI0_VGEN_LITE_HSI0_QCH__QCH_EN, CMU_HSI0_VGEN_LITE_HSI0_QCH__CLK_REQ, CMU_HSI0_VGEN_LITE_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_HSI1_QCH,CMU_HSI1_CMU_HSI1_QCH__QCH_EN, CMU_HSI1_CMU_HSI1_QCH__CLK_REQ, CMU_HSI1_CMU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_HSI1_QCH,CMU_HSI1_D_TZPC_HSI1_QCH__QCH_EN, CMU_HSI1_D_TZPC_HSI1_QCH__CLK_REQ, CMU_HSI1_D_TZPC_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_HSI1_QCH,CMU_HSI1_ECU_HSI1_QCH__QCH_EN, CMU_HSI1_ECU_HSI1_QCH__CLK_REQ, CMU_HSI1_ECU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_HSI1_QCH,CMU_HSI1_GPIO_HSI1_QCH__QCH_EN, CMU_HSI1_GPIO_HSI1_QCH__CLK_REQ, CMU_HSI1_GPIO_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_HSI1_QCH,CMU_HSI1_LH_ACEL_SI_D_HSI1_QCH__QCH_EN, CMU_HSI1_LH_ACEL_SI_D_HSI1_QCH__CLK_REQ, CMU_HSI1_LH_ACEL_SI_D_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH,CMU_HSI1_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN, CMU_HSI1_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ, CMU_HSI1_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH,CMU_HSI1_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN, CMU_HSI1_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ, CMU_HSI1_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_HSI1_QCH,CMU_HSI1_LH_INT_COMB_HSI1_QCH__QCH_EN, CMU_HSI1_LH_INT_COMB_HSI1_QCH__CLK_REQ, CMU_HSI1_LH_INT_COMB_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_HSI1_QCH,CMU_HSI1_LLCAID_D_HSI1_QCH__QCH_EN, CMU_HSI1_LLCAID_D_HSI1_QCH__CLK_REQ, CMU_HSI1_LLCAID_D_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_HSI1_QCH,CMU_HSI1_PPMU_HSI1_QCH__QCH_EN, CMU_HSI1_PPMU_HSI1_QCH__CLK_REQ, CMU_HSI1_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_HSI1_QCH,CMU_HSI1_S2PC_HSI1_QCH__QCH_EN, CMU_HSI1_S2PC_HSI1_QCH__CLK_REQ, CMU_HSI1_S2PC_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_HSI1_QCH,CMU_HSI1_SLH_AST_SI_G_PPMU_HSI1_QCH__QCH_EN, CMU_HSI1_SLH_AST_SI_G_PPMU_HSI1_QCH__CLK_REQ, CMU_HSI1_SLH_AST_SI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_HSI1_QCH,CMU_HSI1_SLH_AXI_MI_P_HSI1_QCH__QCH_EN, CMU_HSI1_SLH_AXI_MI_P_HSI1_QCH__CLK_REQ, CMU_HSI1_SLH_AXI_MI_P_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_HSI1_QCH,CMU_HSI1_SPC_HSI1_QCH__QCH_EN, CMU_HSI1_SPC_HSI1_QCH__CLK_REQ, CMU_HSI1_SPC_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_HSI1_QCH_S0,CMU_HSI1_SYSMMU_S0_HSI1_QCH_S0__QCH_EN, CMU_HSI1_SYSMMU_S0_HSI1_QCH_S0__CLK_REQ, CMU_HSI1_SYSMMU_S0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_HSI1_QCH_S0,CMU_HSI1_SYSMMU_S0_PMMU0_HSI1_QCH_S0__QCH_EN, CMU_HSI1_SYSMMU_S0_PMMU0_HSI1_QCH_S0__CLK_REQ, CMU_HSI1_SYSMMU_S0_PMMU0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_HSI1_QCH,CMU_HSI1_SYSREG_HSI1_QCH__QCH_EN, CMU_HSI1_SYSREG_HSI1_QCH__CLK_REQ, CMU_HSI1_SYSREG_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH,CMU_HSI1_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN, CMU_HSI1_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ, CMU_HSI1_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH,CMU_HSI1_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN, CMU_HSI1_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ, CMU_HSI1_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_APB,CMU_HSI1_PCIE_GEN4_2L_0_QCH_APB__QCH_EN, CMU_HSI1_PCIE_GEN4_2L_0_QCH_APB__CLK_REQ, CMU_HSI1_PCIE_GEN4_2L_0_QCH_APB__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_AXI,CMU_HSI1_PCIE_GEN4_2L_0_QCH_AXI__QCH_EN, CMU_HSI1_PCIE_GEN4_2L_0_QCH_AXI__CLK_REQ, CMU_HSI1_PCIE_GEN4_2L_0_QCH_AXI__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_DBI,CMU_HSI1_PCIE_GEN4_2L_0_QCH_DBI__QCH_EN, CMU_HSI1_PCIE_GEN4_2L_0_QCH_DBI__CLK_REQ, CMU_HSI1_PCIE_GEN4_2L_0_QCH_DBI__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_FPHYCON,CMU_HSI1_PCIE_GEN4_2L_0_QCH_FPHYCON__QCH_EN, CMU_HSI1_PCIE_GEN4_2L_0_QCH_FPHYCON__CLK_REQ, CMU_HSI1_PCIE_GEN4_2L_0_QCH_FPHYCON__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_PCS_APB,CMU_HSI1_PCIE_GEN4_2L_0_QCH_PCS_APB__QCH_EN, CMU_HSI1_PCIE_GEN4_2L_0_QCH_PCS_APB__CLK_REQ, CMU_HSI1_PCIE_GEN4_2L_0_QCH_PCS_APB__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_PMA_IF,CMU_HSI1_PCIE_GEN4_2L_0_QCH_PMA_IF__QCH_EN, CMU_HSI1_PCIE_GEN4_2L_0_QCH_PMA_IF__CLK_REQ, CMU_HSI1_PCIE_GEN4_2L_0_QCH_PMA_IF__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_SRAM_APB,CMU_HSI1_PCIE_GEN4_2L_0_QCH_SRAM_APB__QCH_EN, CMU_HSI1_PCIE_GEN4_2L_0_QCH_SRAM_APB__CLK_REQ, CMU_HSI1_PCIE_GEN4_2L_0_QCH_SRAM_APB__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_UDBG_APB,CMU_HSI1_PCIE_GEN4_2L_0_QCH_UDBG_APB__QCH_EN, CMU_HSI1_PCIE_GEN4_2L_0_QCH_UDBG_APB__CLK_REQ, CMU_HSI1_PCIE_GEN4_2L_0_QCH_UDBG_APB__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_IA__DEBUG_0_QCH,CMU_HSI1_PCIE_IA__DEBUG_0_QCH__QCH_EN, CMU_HSI1_PCIE_IA__DEBUG_0_QCH__CLK_REQ, CMU_HSI1_PCIE_IA__DEBUG_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_IA__DEBUG_1_QCH,CMU_HSI1_PCIE_IA__DEBUG_1_QCH__QCH_EN, CMU_HSI1_PCIE_IA__DEBUG_1_QCH__CLK_REQ, CMU_HSI1_PCIE_IA__DEBUG_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_IA__DEBUG_2_QCH,CMU_HSI1_PCIE_IA__DEBUG_2_QCH__QCH_EN, CMU_HSI1_PCIE_IA__DEBUG_2_QCH__CLK_REQ, CMU_HSI1_PCIE_IA__DEBUG_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_HSI1_QCH,CMU_HSI1_VGEN_LITE_HSI1_QCH__QCH_EN, CMU_HSI1_VGEN_LITE_HSI1_QCH__CLK_REQ, CMU_HSI1_VGEN_LITE_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_CPU0,CMU_ICPU_ICPU_QCH_CPU0__QCH_EN, CMU_ICPU_ICPU_QCH_CPU0__CLK_REQ, CMU_ICPU_ICPU_QCH_CPU0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_CPU1,CMU_ICPU_ICPU_QCH_CPU1__QCH_EN, CMU_ICPU_ICPU_QCH_CPU1__CLK_REQ, CMU_ICPU_ICPU_QCH_CPU1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_CPU_SI,CMU_ICPU_ICPU_QCH_CPU_SI__QCH_EN, CMU_ICPU_ICPU_QCH_CPU_SI__CLK_REQ, CMU_ICPU_ICPU_QCH_CPU_SI__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_L2,CMU_ICPU_ICPU_QCH_L2__QCH_EN, CMU_ICPU_ICPU_QCH_L2__CLK_REQ, CMU_ICPU_ICPU_QCH_L2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_NEON0,CMU_ICPU_ICPU_QCH_NEON0__QCH_EN, CMU_ICPU_ICPU_QCH_NEON0__CLK_REQ, CMU_ICPU_ICPU_QCH_NEON0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_NEON1,CMU_ICPU_ICPU_QCH_NEON1__QCH_EN, CMU_ICPU_ICPU_QCH_NEON1__CLK_REQ, CMU_ICPU_ICPU_QCH_NEON1__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_ICPU_CORE0_QCH,CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE0_QCH__QCH_EN, CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE0_QCH__CLK_REQ, CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_ICPU_CORE1_QCH,CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE1_QCH__QCH_EN, CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE1_QCH__CLK_REQ, CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_ICPU_CPUP1_QCH,CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUP1_QCH__QCH_EN, CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUP1_QCH__CLK_REQ, CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_ICPU_CPUPO_QCH,CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUPO_QCH__QCH_EN, CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUPO_QCH__CLK_REQ, CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUPO_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_ICPU_CPU_DBG_QCH,CMU_ICPU_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__QCH_EN, CMU_ICPU_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__CLK_REQ, CMU_ICPU_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_PERI,CMU_ICPU_ICPU_QCH_PERI__QCH_EN, CMU_ICPU_ICPU_QCH_PERI__CLK_REQ, CMU_ICPU_ICPU_QCH_PERI__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_PERI_MI,CMU_ICPU_ICPU_QCH_PERI_MI__QCH_EN, CMU_ICPU_ICPU_QCH_PERI_MI__CLK_REQ, CMU_ICPU_ICPU_QCH_PERI_MI__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ICPU_QCH,CMU_ICPU_LH_AXI_MI_IP_ICPU_QCH__QCH_EN, CMU_ICPU_LH_AXI_MI_IP_ICPU_QCH__CLK_REQ, CMU_ICPU_LH_AXI_MI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_ICPU_QCH,CMU_ICPU_LH_AXI_SI_ID_ICPU_QCH__QCH_EN, CMU_ICPU_LH_AXI_SI_ID_ICPU_QCH__CLK_REQ, CMU_ICPU_LH_AXI_SI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICTRL_QCH,CMU_ICPU_ICTRL_QCH__QCH_EN, CMU_ICPU_ICTRL_QCH__CLK_REQ, CMU_ICPU_ICTRL_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_ICPU_QCH,CMU_ICPU_LH_ACEL_SI_D_ICPU_QCH__QCH_EN, CMU_ICPU_LH_ACEL_SI_D_ICPU_QCH__CLK_REQ, CMU_ICPU_LH_ACEL_SI_D_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_ICPU_QCH,CMU_ICPU_LH_AXI_MI_ID_ICPU_QCH__QCH_EN, CMU_ICPU_LH_AXI_MI_ID_ICPU_QCH__CLK_REQ, CMU_ICPU_LH_AXI_MI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_ICPU_QCH,CMU_ICPU_LLCAID_D_ICPU_QCH__QCH_EN, CMU_ICPU_LLCAID_D_ICPU_QCH__CLK_REQ, CMU_ICPU_LLCAID_D_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_ICPU_QCH,CMU_ICPU_SLH_AST_SI_G_PPMU_ICPU_QCH__QCH_EN, CMU_ICPU_SLH_AST_SI_G_PPMU_ICPU_QCH__CLK_REQ, CMU_ICPU_SLH_AST_SI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_ICPU_QCH_S0,CMU_ICPU_SYSMMU_S0_ICPU_QCH_S0__QCH_EN, CMU_ICPU_SYSMMU_S0_ICPU_QCH_S0__CLK_REQ, CMU_ICPU_SYSMMU_S0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_ICPU_QCH_S0,CMU_ICPU_SYSMMU_S0_PMMU0_ICPU_QCH_S0__QCH_EN, CMU_ICPU_SYSMMU_S0_PMMU0_ICPU_QCH_S0__CLK_REQ, CMU_ICPU_SYSMMU_S0_PMMU0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_ICPU_QCH,CMU_ICPU_VGEN_LITE_ICPU_QCH__QCH_EN, CMU_ICPU_VGEN_LITE_ICPU_QCH__CLK_REQ, CMU_ICPU_VGEN_LITE_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_ICPU_QCH,CMU_ICPU_CMU_ICPU_QCH__QCH_EN, CMU_ICPU_CMU_ICPU_QCH__CLK_REQ, CMU_ICPU_CMU_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_ICPU_QCH,CMU_ICPU_D_TZPC_ICPU_QCH__QCH_EN, CMU_ICPU_D_TZPC_ICPU_QCH__CLK_REQ, CMU_ICPU_D_TZPC_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ICPU_QCH,CMU_ICPU_LH_AXI_SI_IP_ICPU_QCH__QCH_EN, CMU_ICPU_LH_AXI_SI_IP_ICPU_QCH__CLK_REQ, CMU_ICPU_LH_AXI_SI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_ICPU_QCH,CMU_ICPU_LH_INT_COMB_ICPU_QCH__QCH_EN, CMU_ICPU_LH_INT_COMB_ICPU_QCH__CLK_REQ, CMU_ICPU_LH_INT_COMB_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_ICPU_QCH,CMU_ICPU_PPMU_D_ICPU_QCH__QCH_EN, CMU_ICPU_PPMU_D_ICPU_QCH__CLK_REQ, CMU_ICPU_PPMU_D_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_ICPU_QCH,CMU_ICPU_S2PC_ICPU_QCH__QCH_EN, CMU_ICPU_S2PC_ICPU_QCH__CLK_REQ, CMU_ICPU_S2PC_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_ICPU_QCH,CMU_ICPU_SLH_AXI_MI_P_ICPU_QCH__QCH_EN, CMU_ICPU_SLH_AXI_MI_P_ICPU_QCH__CLK_REQ, CMU_ICPU_SLH_AXI_MI_P_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_ICPU_QCH,CMU_ICPU_SPC_ICPU_QCH__QCH_EN, CMU_ICPU_SPC_ICPU_QCH__CLK_REQ, CMU_ICPU_SPC_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_ICPU_QCH,CMU_ICPU_SYSREG_ICPU_QCH__QCH_EN, CMU_ICPU_SYSREG_ICPU_QCH__CLK_REQ, CMU_ICPU_SYSREG_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DOF_QCH_0,CMU_DOF_DOF_QCH_0__QCH_EN, CMU_DOF_DOF_QCH_0__CLK_REQ, CMU_DOF_DOF_QCH_0__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_DOF_QCH,CMU_DOF_LH_ACEL_SI_D_DOF_QCH__QCH_EN, CMU_DOF_LH_ACEL_SI_D_DOF_QCH__CLK_REQ, CMU_DOF_LH_ACEL_SI_D_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_DOF_QCH,CMU_DOF_LLCAID_D_DOF_QCH__QCH_EN, CMU_DOF_LLCAID_D_DOF_QCH__CLK_REQ, CMU_DOF_LLCAID_D_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_DOF_QCH,CMU_DOF_SLH_AST_SI_G_PPMU_DOF_QCH__QCH_EN, CMU_DOF_SLH_AST_SI_G_PPMU_DOF_QCH__CLK_REQ, CMU_DOF_SLH_AST_SI_G_PPMU_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_DOF_QCH_S0,CMU_DOF_SYSMMU_S0_DOF_QCH_S0__QCH_EN, CMU_DOF_SYSMMU_S0_DOF_QCH_S0__CLK_REQ, CMU_DOF_SYSMMU_S0_DOF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_DOF_QCH_S0,CMU_DOF_SYSMMU_S0_PMMU0_DOF_QCH_S0__QCH_EN, CMU_DOF_SYSMMU_S0_PMMU0_DOF_QCH_S0__CLK_REQ, CMU_DOF_SYSMMU_S0_PMMU0_DOF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_DOF_QCH,CMU_DOF_VGEN_LITE_D_DOF_QCH__QCH_EN, CMU_DOF_VGEN_LITE_D_DOF_QCH__CLK_REQ, CMU_DOF_VGEN_LITE_D_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DOF_QCH,CMU_DOF_CMU_DOF_QCH__QCH_EN, CMU_DOF_CMU_DOF_QCH__CLK_REQ, CMU_DOF_CMU_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DOF_QCH,CMU_DOF_D_TZPC_DOF_QCH__QCH_EN, CMU_DOF_D_TZPC_DOF_QCH__CLK_REQ, CMU_DOF_D_TZPC_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_DOF_QCH,CMU_DOF_LH_INT_COMB_DOF_QCH__QCH_EN, CMU_DOF_LH_INT_COMB_DOF_QCH__CLK_REQ, CMU_DOF_LH_INT_COMB_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_DOF_QCH,CMU_DOF_PPMU_D_DOF_QCH__QCH_EN, CMU_DOF_PPMU_D_DOF_QCH__CLK_REQ, CMU_DOF_PPMU_D_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_DOF_QCH,CMU_DOF_S2PC_DOF_QCH__QCH_EN, CMU_DOF_S2PC_DOF_QCH__CLK_REQ, CMU_DOF_S2PC_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DOF_QCH,CMU_DOF_SLH_AXI_MI_P_DOF_QCH__QCH_EN, CMU_DOF_SLH_AXI_MI_P_DOF_QCH__CLK_REQ, CMU_DOF_SLH_AXI_MI_P_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_DOF_QCH,CMU_DOF_SPC_DOF_QCH__QCH_EN, CMU_DOF_SPC_DOF_QCH__CLK_REQ, CMU_DOF_SPC_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DOF_QCH,CMU_DOF_SYSREG_DOF_QCH__QCH_EN, CMU_DOF_SYSREG_DOF_QCH__CLK_REQ, CMU_DOF_SYSREG_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_M_QCH,CMU_LME_GDC_M_QCH__QCH_EN, CMU_LME_GDC_M_QCH__CLK_REQ, CMU_LME_GDC_M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_M_QCH_C2_M,CMU_LME_GDC_M_QCH_C2_M__QCH_EN, CMU_LME_GDC_M_QCH_C2_M__CLK_REQ, CMU_LME_GDC_M_QCH_C2_M__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_M_QCH_C2_S,CMU_LME_GDC_M_QCH_C2_S__QCH_EN, CMU_LME_GDC_M_QCH_C2_S__CLK_REQ, CMU_LME_GDC_M_QCH_C2_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_O_QCH,CMU_LME_GDC_O_QCH__QCH_EN, CMU_LME_GDC_O_QCH__CLK_REQ, CMU_LME_GDC_O_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_O_QCH_C2_M,CMU_LME_GDC_O_QCH_C2_M__QCH_EN, CMU_LME_GDC_O_QCH_C2_M__CLK_REQ, CMU_LME_GDC_O_QCH_C2_M__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_O_QCH_C2_S,CMU_LME_GDC_O_QCH_C2_S__QCH_EN, CMU_LME_GDC_O_QCH_C2_S__CLK_REQ, CMU_LME_GDC_O_QCH_C2_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_LME_QCH,CMU_LME_LH_ACEL_SI_D0_LME_QCH__QCH_EN, CMU_LME_LH_ACEL_SI_D0_LME_QCH__CLK_REQ, CMU_LME_LH_ACEL_SI_D0_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D1_LME_QCH,CMU_LME_LH_ACEL_SI_D1_LME_QCH__QCH_EN, CMU_LME_LH_ACEL_SI_D1_LME_QCH__CLK_REQ, CMU_LME_LH_ACEL_SI_D1_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D2_LME_QCH,CMU_LME_LH_ACEL_SI_D2_LME_QCH__QCH_EN, CMU_LME_LH_ACEL_SI_D2_LME_QCH__CLK_REQ, CMU_LME_LH_ACEL_SI_D2_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_LME_MFC_QCH,CMU_LME_LH_AST_SI_OTF0_LME_MFC_QCH__QCH_EN, CMU_LME_LH_AST_SI_OTF0_LME_MFC_QCH__CLK_REQ, CMU_LME_LH_AST_SI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_LME_MFC_QCH,CMU_LME_LH_AST_SI_OTF1_LME_MFC_QCH__QCH_EN, CMU_LME_LH_AST_SI_OTF1_LME_MFC_QCH__CLK_REQ, CMU_LME_LH_AST_SI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_LME_QCH,CMU_LME_LLCAID_D0_LME_QCH__QCH_EN, CMU_LME_LLCAID_D0_LME_QCH__CLK_REQ, CMU_LME_LLCAID_D0_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_LME_QCH,CMU_LME_LLCAID_D1_LME_QCH__QCH_EN, CMU_LME_LLCAID_D1_LME_QCH__CLK_REQ, CMU_LME_LLCAID_D1_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D2_LME_QCH,CMU_LME_LLCAID_D2_LME_QCH__QCH_EN, CMU_LME_LLCAID_D2_LME_QCH__CLK_REQ, CMU_LME_LLCAID_D2_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LME_QCH_0,CMU_LME_LME_QCH_0__QCH_EN, CMU_LME_LME_QCH_0__CLK_REQ, CMU_LME_LME_QCH_0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_LME_QCH,CMU_LME_SIU_G_PPMU_LME_QCH__QCH_EN, CMU_LME_SIU_G_PPMU_LME_QCH__CLK_REQ, CMU_LME_SIU_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_LME_QCH,CMU_LME_SLH_AST_SI_G_PPMU_LME_QCH__QCH_EN, CMU_LME_SLH_AST_SI_G_PPMU_LME_QCH__CLK_REQ, CMU_LME_SLH_AST_SI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_LME_QCH_S0,CMU_LME_SYSMMU_S0_LME_QCH_S0__QCH_EN, CMU_LME_SYSMMU_S0_LME_QCH_S0__CLK_REQ, CMU_LME_SYSMMU_S0_LME_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_LME_QCH_S0,CMU_LME_SYSMMU_S0_PMMU0_LME_QCH_S0__QCH_EN, CMU_LME_SYSMMU_S0_PMMU0_LME_QCH_S0__CLK_REQ, CMU_LME_SYSMMU_S0_PMMU0_LME_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_LME_QCH_S0,CMU_LME_SYSMMU_S0_PMMU1_LME_QCH_S0__QCH_EN, CMU_LME_SYSMMU_S0_PMMU1_LME_QCH_S0__CLK_REQ, CMU_LME_SYSMMU_S0_PMMU1_LME_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_LME_QCH_S0,CMU_LME_SYSMMU_S0_PMMU2_LME_QCH_S0__QCH_EN, CMU_LME_SYSMMU_S0_PMMU2_LME_QCH_S0__CLK_REQ, CMU_LME_SYSMMU_S0_PMMU2_LME_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_LME0_QCH,CMU_LME_VGEN_LITE_LME0_QCH__QCH_EN, CMU_LME_VGEN_LITE_LME0_QCH__CLK_REQ, CMU_LME_VGEN_LITE_LME0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_LME1_QCH,CMU_LME_VGEN_LITE_LME1_QCH__QCH_EN, CMU_LME_VGEN_LITE_LME1_QCH__CLK_REQ, CMU_LME_VGEN_LITE_LME1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_LME2_QCH,CMU_LME_VGEN_LITE_LME2_QCH__QCH_EN, CMU_LME_VGEN_LITE_LME2_QCH__CLK_REQ, CMU_LME_VGEN_LITE_LME2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_LME_QCH,CMU_LME_CMU_LME_QCH__QCH_EN, CMU_LME_CMU_LME_QCH__CLK_REQ, CMU_LME_CMU_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_LME_QCH,CMU_LME_D_TZPC_LME_QCH__QCH_EN, CMU_LME_D_TZPC_LME_QCH__CLK_REQ, CMU_LME_D_TZPC_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_LME_QCH,CMU_LME_LH_INT_COMB_LME_QCH__QCH_EN, CMU_LME_LH_INT_COMB_LME_QCH__CLK_REQ, CMU_LME_LH_INT_COMB_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_LME_QCH,CMU_LME_PPMU_D0_LME_QCH__QCH_EN, CMU_LME_PPMU_D0_LME_QCH__CLK_REQ, CMU_LME_PPMU_D0_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_LME_QCH,CMU_LME_PPMU_D1_LME_QCH__QCH_EN, CMU_LME_PPMU_D1_LME_QCH__CLK_REQ, CMU_LME_PPMU_D1_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_LME_QCH,CMU_LME_PPMU_D2_LME_QCH__QCH_EN, CMU_LME_PPMU_D2_LME_QCH__CLK_REQ, CMU_LME_PPMU_D2_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_LME_QCH,CMU_LME_S2PC_LME_QCH__QCH_EN, CMU_LME_S2PC_LME_QCH__CLK_REQ, CMU_LME_S2PC_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_LME_QCH,CMU_LME_SLH_AXI_MI_P_LME_QCH__QCH_EN, CMU_LME_SLH_AXI_MI_P_LME_QCH__CLK_REQ, CMU_LME_SLH_AXI_MI_P_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_LME_QCH,CMU_LME_SPC_LME_QCH__QCH_EN, CMU_LME_SPC_LME_QCH__CLK_REQ, CMU_LME_SPC_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_LME_QCH,CMU_LME_SYSREG_LME_QCH__QCH_EN, CMU_LME_SYSREG_LME_QCH__CLK_REQ, CMU_LME_SYSREG_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(JPEG0_QCH,CMU_M2M_JPEG0_QCH__QCH_EN, CMU_M2M_JPEG0_QCH__CLK_REQ, CMU_M2M_JPEG0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(JPEG1_QCH,CMU_M2M_JPEG1_QCH__QCH_EN, CMU_M2M_JPEG1_QCH__CLK_REQ, CMU_M2M_JPEG1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_JPEG0_M2M_QCH,CMU_M2M_LH_AXI_SI_ID_JPEG0_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_SI_ID_JPEG0_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_SI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_JPEG1_M2M_QCH,CMU_M2M_LH_AXI_SI_ID_JPEG1_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_SI_ID_JPEG1_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_SI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(FRC_MC_QCH,CMU_M2M_FRC_MC_QCH__QCH_EN, CMU_M2M_FRC_MC_QCH__CLK_REQ, CMU_M2M_FRC_MC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(JSQZ_QCH,CMU_M2M_JSQZ_QCH__QCH_EN, CMU_M2M_JSQZ_QCH__CLK_REQ, CMU_M2M_JSQZ_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_FRCMC_M2M_QCH,CMU_M2M_LH_AXI_SI_ID_FRCMC_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_SI_ID_FRCMC_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_SI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_JSQZ_M2M_QCH,CMU_M2M_LH_AXI_SI_ID_JSQZ_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_SI_ID_JSQZ_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_SI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(FG_QCH,CMU_M2M_FG_QCH__QCH_EN, CMU_M2M_FG_QCH__CLK_REQ, CMU_M2M_FG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_M2M_QCH,CMU_M2M_LH_ACEL_SI_D0_M2M_QCH__QCH_EN, CMU_M2M_LH_ACEL_SI_D0_M2M_QCH__CLK_REQ, CMU_M2M_LH_ACEL_SI_D0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_FRCMC_M2M_QCH,CMU_M2M_LH_AXI_MI_ID_FRCMC_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_MI_ID_FRCMC_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_MI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_JPEG0_M2M_QCH,CMU_M2M_LH_AXI_MI_ID_JPEG0_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_MI_ID_JPEG0_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_MI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_JPEG1_M2M_QCH,CMU_M2M_LH_AXI_MI_ID_JPEG1_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_MI_ID_JPEG1_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_MI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_JSQZ_M2M_QCH,CMU_M2M_LH_AXI_MI_ID_JSQZ_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_MI_ID_JSQZ_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_MI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_M2M_QCH,CMU_M2M_LH_AXI_SI_D1_M2M_QCH__QCH_EN, CMU_M2M_LH_AXI_SI_D1_M2M_QCH__CLK_REQ, CMU_M2M_LH_AXI_SI_D1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_M2M_QCH,CMU_M2M_LLCAID_D0_M2M_QCH__QCH_EN, CMU_M2M_LLCAID_D0_M2M_QCH__CLK_REQ, CMU_M2M_LLCAID_D0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_M2M_QCH,CMU_M2M_LLCAID_D1_M2M_QCH__QCH_EN, CMU_M2M_LLCAID_D1_M2M_QCH__CLK_REQ, CMU_M2M_LLCAID_D1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(M2M_QCH,CMU_M2M_M2M_QCH__QCH_EN, CMU_M2M_M2M_QCH__CLK_REQ, CMU_M2M_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(M2M_QCH_VOTF,CMU_M2M_M2M_QCH_VOTF__QCH_EN, CMU_M2M_M2M_QCH_VOTF__CLK_REQ, CMU_M2M_M2M_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH,CMU_M2M_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH__QCH_EN, CMU_M2M_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH__CLK_REQ, CMU_M2M_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_M2M_QCH,CMU_M2M_SIU_G_PPMU_M2M_QCH__QCH_EN, CMU_M2M_SIU_G_PPMU_M2M_QCH__CLK_REQ, CMU_M2M_SIU_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_M2M_QCH,CMU_M2M_SLH_AST_SI_G_PPMU_M2M_QCH__QCH_EN, CMU_M2M_SLH_AST_SI_G_PPMU_M2M_QCH__CLK_REQ, CMU_M2M_SLH_AST_SI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_M2M_QCH_S0,CMU_M2M_SYSMMU_S0_M2M_QCH_S0__QCH_EN, CMU_M2M_SYSMMU_S0_M2M_QCH_S0__CLK_REQ, CMU_M2M_SYSMMU_S0_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_M2M_QCH_S0,CMU_M2M_SYSMMU_S0_PMMU0_M2M_QCH_S0__QCH_EN, CMU_M2M_SYSMMU_S0_PMMU0_M2M_QCH_S0__CLK_REQ, CMU_M2M_SYSMMU_S0_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_M2M_QCH_S0,CMU_M2M_SYSMMU_S1_M2M_QCH_S0__QCH_EN, CMU_M2M_SYSMMU_S1_M2M_QCH_S0__CLK_REQ, CMU_M2M_SYSMMU_S1_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_PMMU0_M2M_QCH_S0,CMU_M2M_SYSMMU_S1_PMMU0_M2M_QCH_S0__QCH_EN, CMU_M2M_SYSMMU_S1_PMMU0_M2M_QCH_S0__CLK_REQ, CMU_M2M_SYSMMU_S1_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_M2M_QCH,CMU_M2M_VGEN_LITE_M2M_QCH__QCH_EN, CMU_M2M_VGEN_LITE_M2M_QCH__CLK_REQ, CMU_M2M_VGEN_LITE_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_M2M_QCH,CMU_M2M_CMU_M2M_QCH__QCH_EN, CMU_M2M_CMU_M2M_QCH__CLK_REQ, CMU_M2M_CMU_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_M2M_QCH,CMU_M2M_D_TZPC_M2M_QCH__QCH_EN, CMU_M2M_D_TZPC_M2M_QCH__CLK_REQ, CMU_M2M_D_TZPC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_M2M_QCH,CMU_M2M_LH_INT_COMB_M2M_QCH__QCH_EN, CMU_M2M_LH_INT_COMB_M2M_QCH__CLK_REQ, CMU_M2M_LH_INT_COMB_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_M2M_QCH,CMU_M2M_PPMU_D0_M2M_QCH__QCH_EN, CMU_M2M_PPMU_D0_M2M_QCH__CLK_REQ, CMU_M2M_PPMU_D0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_M2M_QCH,CMU_M2M_PPMU_D1_M2M_QCH__QCH_EN, CMU_M2M_PPMU_D1_M2M_QCH__CLK_REQ, CMU_M2M_PPMU_D1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_M2M_QCH,CMU_M2M_PPMU_D2_M2M_QCH__QCH_EN, CMU_M2M_PPMU_D2_M2M_QCH__CLK_REQ, CMU_M2M_PPMU_D2_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_FRC_MC_QCH,CMU_M2M_QE_FRC_MC_QCH__QCH_EN, CMU_M2M_QE_FRC_MC_QCH__CLK_REQ, CMU_M2M_QE_FRC_MC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_JPEG0_QCH,CMU_M2M_QE_JPEG0_QCH__QCH_EN, CMU_M2M_QE_JPEG0_QCH__CLK_REQ, CMU_M2M_QE_JPEG0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_JPEG1_QCH,CMU_M2M_QE_JPEG1_QCH__QCH_EN, CMU_M2M_QE_JPEG1_QCH__CLK_REQ, CMU_M2M_QE_JPEG1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_JSQZ_QCH,CMU_M2M_QE_JSQZ_QCH__QCH_EN, CMU_M2M_QE_JSQZ_QCH__CLK_REQ, CMU_M2M_QE_JSQZ_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_M2M_QCH,CMU_M2M_QE_M2M_QCH__QCH_EN, CMU_M2M_QE_M2M_QCH__CLK_REQ, CMU_M2M_QE_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_VOTF_QCH,CMU_M2M_QE_VOTF_QCH__QCH_EN, CMU_M2M_QE_VOTF_QCH__CLK_REQ, CMU_M2M_QE_VOTF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_M2M_QCH,CMU_M2M_S2PC_M2M_QCH__QCH_EN, CMU_M2M_S2PC_M2M_QCH__CLK_REQ, CMU_M2M_S2PC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_M2M_QCH,CMU_M2M_SLH_AXI_MI_P_M2M_QCH__QCH_EN, CMU_M2M_SLH_AXI_MI_P_M2M_QCH__CLK_REQ, CMU_M2M_SLH_AXI_MI_P_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_M2M_QCH,CMU_M2M_SPC_M2M_QCH__QCH_EN, CMU_M2M_SPC_M2M_QCH__CLK_REQ, CMU_M2M_SPC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_M2M_QCH,CMU_M2M_SYSREG_M2M_QCH__QCH_EN, CMU_M2M_SYSREG_M2M_QCH__CLK_REQ, CMU_M2M_SYSREG_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_MCSC_QCH,CMU_MCSC_LH_ACEL_SI_D0_MCSC_QCH__QCH_EN, CMU_MCSC_LH_ACEL_SI_D0_MCSC_QCH__CLK_REQ, CMU_MCSC_LH_ACEL_SI_D0_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D1_MCSC_QCH,CMU_MCSC_LH_ACEL_SI_D1_MCSC_QCH__QCH_EN, CMU_MCSC_LH_ACEL_SI_D1_MCSC_QCH__CLK_REQ, CMU_MCSC_LH_ACEL_SI_D1_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D2_MCSC_QCH,CMU_MCSC_LH_ACEL_SI_D2_MCSC_QCH__QCH_EN, CMU_MCSC_LH_ACEL_SI_D2_MCSC_QCH__CLK_REQ, CMU_MCSC_LH_ACEL_SI_D2_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_MSNR_MCSC_QCH,CMU_MCSC_LH_AST_MI_OTF_MSNR_MCSC_QCH__QCH_EN, CMU_MCSC_LH_AST_MI_OTF_MSNR_MCSC_QCH__CLK_REQ, CMU_MCSC_LH_AST_MI_OTF_MSNR_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_MTNR_MCSC_QCH,CMU_MCSC_LH_AST_MI_OTF_MTNR_MCSC_QCH__QCH_EN, CMU_MCSC_LH_AST_MI_OTF_MTNR_MCSC_QCH__CLK_REQ, CMU_MCSC_LH_AST_MI_OTF_MTNR_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_YUVP_MCSC_QCH,CMU_MCSC_LH_AST_MI_OTF_YUVP_MCSC_QCH__QCH_EN, CMU_MCSC_LH_AST_MI_OTF_YUVP_MCSC_QCH__CLK_REQ, CMU_MCSC_LH_AST_MI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_MCSC_MSNR_QCH,CMU_MCSC_LH_AST_SI_OTF_MCSC_MSNR_QCH__QCH_EN, CMU_MCSC_LH_AST_SI_OTF_MCSC_MSNR_QCH__CLK_REQ, CMU_MCSC_LH_AST_SI_OTF_MCSC_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_MCSC_QCH,CMU_MCSC_LLCAID_D0_MCSC_QCH__QCH_EN, CMU_MCSC_LLCAID_D0_MCSC_QCH__CLK_REQ, CMU_MCSC_LLCAID_D0_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_MCSC_QCH,CMU_MCSC_LLCAID_D1_MCSC_QCH__QCH_EN, CMU_MCSC_LLCAID_D1_MCSC_QCH__CLK_REQ, CMU_MCSC_LLCAID_D1_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D2_MCSC_QCH,CMU_MCSC_LLCAID_D2_MCSC_QCH__QCH_EN, CMU_MCSC_LLCAID_D2_MCSC_QCH__CLK_REQ, CMU_MCSC_LLCAID_D2_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCSC_QCH,CMU_MCSC_MCSC_QCH__QCH_EN, CMU_MCSC_MCSC_QCH__CLK_REQ, CMU_MCSC_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCSC_QCH_C2W,CMU_MCSC_MCSC_QCH_C2W__QCH_EN, CMU_MCSC_MCSC_QCH_C2W__CLK_REQ, CMU_MCSC_MCSC_QCH_C2W__IGNORE_FORCE_PM_EN),
        CLK_QCH(MTNR0_QCH,CMU_MCSC_MTNR0_QCH__QCH_EN, CMU_MCSC_MTNR0_QCH__CLK_REQ, CMU_MCSC_MTNR0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MCSC_NOCD_QCH,CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCD_QCH__QCH_EN, CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCD_QCH__CLK_REQ, CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MCSC_NOCD_QCH,CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH__QCH_EN, CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH__CLK_REQ, CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_MCSC_QCH,CMU_MCSC_SIU_G_PPMU_MCSC_QCH__QCH_EN, CMU_MCSC_SIU_G_PPMU_MCSC_QCH__CLK_REQ, CMU_MCSC_SIU_G_PPMU_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MCSC_QCH,CMU_MCSC_SLH_AST_SI_G_PPMU_MCSC_QCH__QCH_EN, CMU_MCSC_SLH_AST_SI_G_PPMU_MCSC_QCH__CLK_REQ, CMU_MCSC_SLH_AST_SI_G_PPMU_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MCSC_QCH_S0,CMU_MCSC_SYSMMU_S0_MCSC_QCH_S0__QCH_EN, CMU_MCSC_SYSMMU_S0_MCSC_QCH_S0__CLK_REQ, CMU_MCSC_SYSMMU_S0_MCSC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MCSC_QCH_S0,CMU_MCSC_SYSMMU_S0_PMMU0_MCSC_QCH_S0__QCH_EN, CMU_MCSC_SYSMMU_S0_PMMU0_MCSC_QCH_S0__CLK_REQ, CMU_MCSC_SYSMMU_S0_PMMU0_MCSC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_MCSC_QCH_S0,CMU_MCSC_SYSMMU_S0_PMMU1_MCSC_QCH_S0__QCH_EN, CMU_MCSC_SYSMMU_S0_PMMU1_MCSC_QCH_S0__CLK_REQ, CMU_MCSC_SYSMMU_S0_PMMU1_MCSC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_MCSC_QCH_S0,CMU_MCSC_SYSMMU_S0_PMMU2_MCSC_QCH_S0__QCH_EN, CMU_MCSC_SYSMMU_S0_PMMU2_MCSC_QCH_S0__CLK_REQ, CMU_MCSC_SYSMMU_S0_PMMU2_MCSC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MCSC0_QCH,CMU_MCSC_VGEN_LITE_MCSC0_QCH__QCH_EN, CMU_MCSC_VGEN_LITE_MCSC0_QCH__CLK_REQ, CMU_MCSC_VGEN_LITE_MCSC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MCSC1_QCH,CMU_MCSC_VGEN_LITE_MCSC1_QCH__QCH_EN, CMU_MCSC_VGEN_LITE_MCSC1_QCH__CLK_REQ, CMU_MCSC_VGEN_LITE_MCSC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MCSC2_QCH,CMU_MCSC_VGEN_LITE_MCSC2_QCH__QCH_EN, CMU_MCSC_VGEN_LITE_MCSC2_QCH__CLK_REQ, CMU_MCSC_VGEN_LITE_MCSC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MCSC_QCH,CMU_MCSC_CMU_MCSC_QCH__QCH_EN, CMU_MCSC_CMU_MCSC_QCH__CLK_REQ, CMU_MCSC_CMU_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MCSC_QCH,CMU_MCSC_D_TZPC_MCSC_QCH__QCH_EN, CMU_MCSC_D_TZPC_MCSC_QCH__CLK_REQ, CMU_MCSC_D_TZPC_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MCSC_QCH,CMU_MCSC_ECU_MCSC_QCH__QCH_EN, CMU_MCSC_ECU_MCSC_QCH__CLK_REQ, CMU_MCSC_ECU_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_MCSC_QCH,CMU_MCSC_LH_INT_COMB_MCSC_QCH__QCH_EN, CMU_MCSC_LH_INT_COMB_MCSC_QCH__CLK_REQ, CMU_MCSC_LH_INT_COMB_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MCSC_QCH,CMU_MCSC_PPMU_D0_MCSC_QCH__QCH_EN, CMU_MCSC_PPMU_D0_MCSC_QCH__CLK_REQ, CMU_MCSC_PPMU_D0_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MCSC_QCH,CMU_MCSC_PPMU_D1_MCSC_QCH__QCH_EN, CMU_MCSC_PPMU_D1_MCSC_QCH__CLK_REQ, CMU_MCSC_PPMU_D1_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_MCSC_QCH,CMU_MCSC_PPMU_D2_MCSC_QCH__QCH_EN, CMU_MCSC_PPMU_D2_MCSC_QCH__CLK_REQ, CMU_MCSC_PPMU_D2_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MCSC_NOCP_QCH,CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCP_QCH__QCH_EN, CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCP_QCH__CLK_REQ, CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MCSC_NOCP_QCH,CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH__QCH_EN, CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH__CLK_REQ, CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_MCSC_QCH,CMU_MCSC_S2PC_MCSC_QCH__QCH_EN, CMU_MCSC_S2PC_MCSC_QCH__CLK_REQ, CMU_MCSC_S2PC_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MCSC_QCH,CMU_MCSC_SLH_AXI_MI_P_MCSC_QCH__QCH_EN, CMU_MCSC_SLH_AXI_MI_P_MCSC_QCH__CLK_REQ, CMU_MCSC_SLH_AXI_MI_P_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MCSC_QCH,CMU_MCSC_SPC_MCSC_QCH__QCH_EN, CMU_MCSC_SPC_MCSC_QCH__CLK_REQ, CMU_MCSC_SPC_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MCSC_QCH,CMU_MCSC_SYSREG_MCSC_QCH__QCH_EN, CMU_MCSC_SYSREG_MCSC_QCH__CLK_REQ, CMU_MCSC_SYSREG_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_LME_MFC_QCH,CMU_MFC_LH_AST_MI_OTF0_LME_MFC_QCH__QCH_EN, CMU_MFC_LH_AST_MI_OTF0_LME_MFC_QCH__CLK_REQ, CMU_MFC_LH_AST_MI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_MFD_MFC_QCH,CMU_MFC_LH_AST_MI_OTF0_MFD_MFC_QCH__QCH_EN, CMU_MFC_LH_AST_MI_OTF0_MFD_MFC_QCH__CLK_REQ, CMU_MFC_LH_AST_MI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_LME_MFC_QCH,CMU_MFC_LH_AST_MI_OTF1_LME_MFC_QCH__QCH_EN, CMU_MFC_LH_AST_MI_OTF1_LME_MFC_QCH__CLK_REQ, CMU_MFC_LH_AST_MI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_MFD_MFC_QCH,CMU_MFC_LH_AST_MI_OTF1_MFD_MFC_QCH__QCH_EN, CMU_MFC_LH_AST_MI_OTF1_MFD_MFC_QCH__CLK_REQ, CMU_MFC_LH_AST_MI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_MFD_MFC_QCH,CMU_MFC_LH_AST_MI_OTF2_MFD_MFC_QCH__QCH_EN, CMU_MFC_LH_AST_MI_OTF2_MFD_MFC_QCH__CLK_REQ, CMU_MFC_LH_AST_MI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_MFD_MFC_QCH,CMU_MFC_LH_AST_MI_OTF3_MFD_MFC_QCH__QCH_EN, CMU_MFC_LH_AST_MI_OTF3_MFD_MFC_QCH__CLK_REQ, CMU_MFC_LH_AST_MI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_MFC_MFD_QCH,CMU_MFC_LH_AST_SI_OTF0_MFC_MFD_QCH__QCH_EN, CMU_MFC_LH_AST_SI_OTF0_MFC_MFD_QCH__CLK_REQ, CMU_MFC_LH_AST_SI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_MFC_MFD_QCH,CMU_MFC_LH_AST_SI_OTF1_MFC_MFD_QCH__QCH_EN, CMU_MFC_LH_AST_SI_OTF1_MFC_MFD_QCH__CLK_REQ, CMU_MFC_LH_AST_SI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_MFC_MFD_QCH,CMU_MFC_LH_AST_SI_OTF2_MFC_MFD_QCH__QCH_EN, CMU_MFC_LH_AST_SI_OTF2_MFC_MFD_QCH__CLK_REQ, CMU_MFC_LH_AST_SI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_MFC_MFD_QCH,CMU_MFC_LH_AST_SI_OTF3_MFC_MFD_QCH__QCH_EN, CMU_MFC_LH_AST_SI_OTF3_MFC_MFD_QCH__CLK_REQ, CMU_MFC_LH_AST_SI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_MFC_QCH,CMU_MFC_LH_ATB_SI_IT_MFC_QCH__QCH_EN, CMU_MFC_LH_ATB_SI_IT_MFC_QCH__CLK_REQ, CMU_MFC_LH_ATB_SI_IT_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_MFC_QCH,CMU_MFC_LH_AXI_MI_ID_MFC_QCH__QCH_EN, CMU_MFC_LH_AXI_MI_ID_MFC_QCH__CLK_REQ, CMU_MFC_LH_AXI_MI_ID_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_MFC_QCH,CMU_MFC_LH_AXI_SI_D0_MFC_QCH__QCH_EN, CMU_MFC_LH_AXI_SI_D0_MFC_QCH__CLK_REQ, CMU_MFC_LH_AXI_SI_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_MFC_QCH,CMU_MFC_LH_AXI_SI_D1_MFC_QCH__QCH_EN, CMU_MFC_LH_AXI_SI_D1_MFC_QCH__CLK_REQ, CMU_MFC_LH_AXI_SI_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_MFC_QCH,CMU_MFC_LLCAID_D0_MFC_QCH__QCH_EN, CMU_MFC_LLCAID_D0_MFC_QCH__CLK_REQ, CMU_MFC_LLCAID_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_MFC_QCH,CMU_MFC_LLCAID_D1_MFC_QCH__QCH_EN, CMU_MFC_LLCAID_D1_MFC_QCH__CLK_REQ, CMU_MFC_LLCAID_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFC_QCH,CMU_MFC_MFC_QCH__QCH_EN, CMU_MFC_MFC_QCH__CLK_REQ, CMU_MFC_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFC_QCH_VOTF,CMU_MFC_MFC_QCH_VOTF__QCH_EN, CMU_MFC_MFC_QCH_VOTF__CLK_REQ, CMU_MFC_MFC_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MFC_NOCD_MFC_QCH,CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH__QCH_EN, CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_MFC_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_MFC_QCH,CMU_MFC_SIU_G_PPMU_MFC_QCH__QCH_EN, CMU_MFC_SIU_G_PPMU_MFC_QCH__CLK_REQ, CMU_MFC_SIU_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MFC_QCH,CMU_MFC_SLH_AST_SI_G_PPMU_MFC_QCH__QCH_EN, CMU_MFC_SLH_AST_SI_G_PPMU_MFC_QCH__CLK_REQ, CMU_MFC_SLH_AST_SI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_MFC_MFD_QCH,CMU_MFC_SLH_AXI_SI_LP_MFC_MFD_QCH__QCH_EN, CMU_MFC_SLH_AXI_SI_LP_MFC_MFD_QCH__CLK_REQ, CMU_MFC_SLH_AXI_SI_LP_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MFC_QCH_S0,CMU_MFC_SYSMMU_S0_MFC_QCH_S0__QCH_EN, CMU_MFC_SYSMMU_S0_MFC_QCH_S0__CLK_REQ, CMU_MFC_SYSMMU_S0_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MFC_QCH_S0,CMU_MFC_SYSMMU_S0_PMMU0_MFC_QCH_S0__QCH_EN, CMU_MFC_SYSMMU_S0_PMMU0_MFC_QCH_S0__CLK_REQ, CMU_MFC_SYSMMU_S0_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_MFC_QCH_S0,CMU_MFC_SYSMMU_S0_PMMU1_MFC_QCH_S0__QCH_EN, CMU_MFC_SYSMMU_S0_PMMU1_MFC_QCH_S0__CLK_REQ, CMU_MFC_SYSMMU_S0_PMMU1_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MFC_QCH,CMU_MFC_VGEN_LITE_MFC_QCH__QCH_EN, CMU_MFC_VGEN_LITE_MFC_QCH__CLK_REQ, CMU_MFC_VGEN_LITE_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_MFC_QCH,CMU_MFC_LH_ATB_MI_IT_MFC_QCH__QCH_EN, CMU_MFC_LH_ATB_MI_IT_MFC_QCH__CLK_REQ, CMU_MFC_LH_ATB_MI_IT_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_MFC_QCH,CMU_MFC_LH_AXI_SI_ID_MFC_QCH__QCH_EN, CMU_MFC_LH_AXI_SI_ID_MFC_QCH__CLK_REQ, CMU_MFC_LH_AXI_SI_ID_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MFC_NOCD_WFD_QCH,CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH__QCH_EN, CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_WFD_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WFD_QCH,CMU_MFC_WFD_QCH__QCH_EN, CMU_MFC_WFD_QCH__CLK_REQ, CMU_MFC_WFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MFC_QCH,CMU_MFC_CMU_MFC_QCH__QCH_EN, CMU_MFC_CMU_MFC_QCH__CLK_REQ, CMU_MFC_CMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MFC_QCH,CMU_MFC_D_TZPC_MFC_QCH__QCH_EN, CMU_MFC_D_TZPC_MFC_QCH__CLK_REQ, CMU_MFC_D_TZPC_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MFC_QCH,CMU_MFC_ECU_MFC_QCH__QCH_EN, CMU_MFC_ECU_MFC_QCH__CLK_REQ, CMU_MFC_ECU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_MFC_QCH,CMU_MFC_LH_INT_COMB_MFC_QCH__QCH_EN, CMU_MFC_LH_INT_COMB_MFC_QCH__CLK_REQ, CMU_MFC_LH_INT_COMB_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MFC_QCH,CMU_MFC_PPMU_D0_MFC_QCH__QCH_EN, CMU_MFC_PPMU_D0_MFC_QCH__CLK_REQ, CMU_MFC_PPMU_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MFC_QCH,CMU_MFC_PPMU_D1_MFC_QCH__QCH_EN, CMU_MFC_PPMU_D1_MFC_QCH__CLK_REQ, CMU_MFC_PPMU_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_MFC_QCH,CMU_MFC_PPMU_D2_MFC_QCH__QCH_EN, CMU_MFC_PPMU_D2_MFC_QCH__CLK_REQ, CMU_MFC_PPMU_D2_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MFC_NOCP_QCH,CMU_MFC_RSTNSYNC_CLK_MFC_NOCP_QCH__QCH_EN, CMU_MFC_RSTNSYNC_CLK_MFC_NOCP_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_CLK_MFC_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCP_QCH,CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCP_QCH__QCH_EN, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCP_QCH__CLK_REQ, CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_MFC_QCH,CMU_MFC_S2PC_MFC_QCH__QCH_EN, CMU_MFC_S2PC_MFC_QCH__CLK_REQ, CMU_MFC_S2PC_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MFC_QCH,CMU_MFC_SLH_AXI_MI_P_MFC_QCH__QCH_EN, CMU_MFC_SLH_AXI_MI_P_MFC_QCH__CLK_REQ, CMU_MFC_SLH_AXI_MI_P_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MFC_QCH,CMU_MFC_SPC_MFC_QCH__QCH_EN, CMU_MFC_SPC_MFC_QCH__CLK_REQ, CMU_MFC_SPC_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MFC_QCH,CMU_MFC_SYSREG_MFC_QCH__QCH_EN, CMU_MFC_SYSREG_MFC_QCH__CLK_REQ, CMU_MFC_SYSREG_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_MFC_MFD_QCH,CMU_MFD_LH_AST_MI_OTF0_MFC_MFD_QCH__QCH_EN, CMU_MFD_LH_AST_MI_OTF0_MFC_MFD_QCH__CLK_REQ, CMU_MFD_LH_AST_MI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_MFC_MFD_QCH,CMU_MFD_LH_AST_MI_OTF1_MFC_MFD_QCH__QCH_EN, CMU_MFD_LH_AST_MI_OTF1_MFC_MFD_QCH__CLK_REQ, CMU_MFD_LH_AST_MI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_MFC_MFD_QCH,CMU_MFD_LH_AST_MI_OTF2_MFC_MFD_QCH__QCH_EN, CMU_MFD_LH_AST_MI_OTF2_MFC_MFD_QCH__CLK_REQ, CMU_MFD_LH_AST_MI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_MFC_MFD_QCH,CMU_MFD_LH_AST_MI_OTF3_MFC_MFD_QCH__QCH_EN, CMU_MFD_LH_AST_MI_OTF3_MFC_MFD_QCH__CLK_REQ, CMU_MFD_LH_AST_MI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_MFD_MFC_QCH,CMU_MFD_LH_AST_SI_OTF0_MFD_MFC_QCH__QCH_EN, CMU_MFD_LH_AST_SI_OTF0_MFD_MFC_QCH__CLK_REQ, CMU_MFD_LH_AST_SI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_MFD_MFC_QCH,CMU_MFD_LH_AST_SI_OTF1_MFD_MFC_QCH__QCH_EN, CMU_MFD_LH_AST_SI_OTF1_MFD_MFC_QCH__CLK_REQ, CMU_MFD_LH_AST_SI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_MFD_MFC_QCH,CMU_MFD_LH_AST_SI_OTF2_MFD_MFC_QCH__QCH_EN, CMU_MFD_LH_AST_SI_OTF2_MFD_MFC_QCH__CLK_REQ, CMU_MFD_LH_AST_SI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_MFD_MFC_QCH,CMU_MFD_LH_AST_SI_OTF3_MFD_MFC_QCH__QCH_EN, CMU_MFD_LH_AST_SI_OTF3_MFD_MFC_QCH__CLK_REQ, CMU_MFD_LH_AST_SI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_MFD_QCH,CMU_MFD_LH_AXI_SI_D0_MFD_QCH__QCH_EN, CMU_MFD_LH_AXI_SI_D0_MFD_QCH__CLK_REQ, CMU_MFD_LH_AXI_SI_D0_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_MFD_QCH,CMU_MFD_LH_AXI_SI_D1_MFD_QCH__QCH_EN, CMU_MFD_LH_AXI_SI_D1_MFD_QCH__CLK_REQ, CMU_MFD_LH_AXI_SI_D1_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_MFD_QCH,CMU_MFD_LLCAID_D0_MFD_QCH__QCH_EN, CMU_MFD_LLCAID_D0_MFD_QCH__CLK_REQ, CMU_MFD_LLCAID_D0_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_MFD_QCH,CMU_MFD_LLCAID_D1_MFD_QCH__QCH_EN, CMU_MFD_LLCAID_D1_MFD_QCH__CLK_REQ, CMU_MFD_LLCAID_D1_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFD_QCH,CMU_MFD_MFD_QCH__QCH_EN, CMU_MFD_MFD_QCH__CLK_REQ, CMU_MFD_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFD_QCH_VOTF,CMU_MFD_MFD_QCH_VOTF__QCH_EN, CMU_MFD_MFD_QCH_VOTF__CLK_REQ, CMU_MFD_MFD_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MFD_NOCD_MFD_QCH,CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH__QCH_EN, CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_MFD_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_PPMU_MFD_QCH,CMU_MFD_SIU_G0_PPMU_MFD_QCH__QCH_EN, CMU_MFD_SIU_G0_PPMU_MFD_QCH__CLK_REQ, CMU_MFD_SIU_G0_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MFD_QCH,CMU_MFD_SLH_AST_SI_G_PPMU_MFD_QCH__QCH_EN, CMU_MFD_SLH_AST_SI_G_PPMU_MFD_QCH__CLK_REQ, CMU_MFD_SLH_AST_SI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_MFC_MFD_QCH,CMU_MFD_SLH_AXI_MI_LP_MFC_MFD_QCH__QCH_EN, CMU_MFD_SLH_AXI_MI_LP_MFC_MFD_QCH__CLK_REQ, CMU_MFD_SLH_AXI_MI_LP_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MFD_QCH_S0,CMU_MFD_SYSMMU_S0_MFD_QCH_S0__QCH_EN, CMU_MFD_SYSMMU_S0_MFD_QCH_S0__CLK_REQ, CMU_MFD_SYSMMU_S0_MFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MFD_QCH_S0,CMU_MFD_SYSMMU_S0_PMMU0_MFD_QCH_S0__QCH_EN, CMU_MFD_SYSMMU_S0_PMMU0_MFD_QCH_S0__CLK_REQ, CMU_MFD_SYSMMU_S0_PMMU0_MFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_MFD_QCH_S0,CMU_MFD_SYSMMU_S0_PMMU1_MFD_QCH_S0__QCH_EN, CMU_MFD_SYSMMU_S0_PMMU1_MFD_QCH_S0__CLK_REQ, CMU_MFD_SYSMMU_S0_PMMU1_MFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MFD_QCH,CMU_MFD_VGEN_LITE_MFD_QCH__QCH_EN, CMU_MFD_VGEN_LITE_MFD_QCH__CLK_REQ, CMU_MFD_VGEN_LITE_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MFD_QCH,CMU_MFD_CMU_MFD_QCH__QCH_EN, CMU_MFD_CMU_MFD_QCH__CLK_REQ, CMU_MFD_CMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MFD_QCH,CMU_MFD_D_TZPC_MFD_QCH__QCH_EN, CMU_MFD_D_TZPC_MFD_QCH__CLK_REQ, CMU_MFD_D_TZPC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MFD_QCH,CMU_MFD_ECU_MFD_QCH__QCH_EN, CMU_MFD_ECU_MFD_QCH__CLK_REQ, CMU_MFD_ECU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_MFD_QCH,CMU_MFD_LH_INT_COMB_MFD_QCH__QCH_EN, CMU_MFD_LH_INT_COMB_MFD_QCH__CLK_REQ, CMU_MFD_LH_INT_COMB_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MFD_QCH,CMU_MFD_PPMU_D0_MFD_QCH__QCH_EN, CMU_MFD_PPMU_D0_MFD_QCH__CLK_REQ, CMU_MFD_PPMU_D0_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MFD_QCH,CMU_MFD_PPMU_D1_MFD_QCH__QCH_EN, CMU_MFD_PPMU_D1_MFD_QCH__CLK_REQ, CMU_MFD_PPMU_D1_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MFD_NOCP_QCH,CMU_MFD_RSTNSYNC_CLK_MFD_NOCP_QCH__QCH_EN, CMU_MFD_RSTNSYNC_CLK_MFD_NOCP_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_CLK_MFD_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCP_QCH,CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCP_QCH__QCH_EN, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCP_QCH__CLK_REQ, CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_MFD_QCH,CMU_MFD_S2PC_MFD_QCH__QCH_EN, CMU_MFD_S2PC_MFD_QCH__CLK_REQ, CMU_MFD_S2PC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MFD_QCH,CMU_MFD_SLH_AXI_MI_P_MFD_QCH__QCH_EN, CMU_MFD_SLH_AXI_MI_P_MFD_QCH__CLK_REQ, CMU_MFD_SLH_AXI_MI_P_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MFD_QCH,CMU_MFD_SPC_MFD_QCH__QCH_EN, CMU_MFD_SPC_MFD_QCH__CLK_REQ, CMU_MFD_SPC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MFD_QCH,CMU_MFD_SYSREG_MFD_QCH__QCH_EN, CMU_MFD_SYSREG_MFD_QCH__CLK_REQ, CMU_MFD_SYSREG_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMC_QCH,CMU_MIF_DMC_QCH__QCH_EN, CMU_MIF_DMC_QCH__CLK_REQ, CMU_MIF_DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MIF_QCH,CMU_MIF_SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, CMU_MIF_SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, CMU_MIF_SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MIF_QCH,CMU_MIF_CMU_MIF_QCH__QCH_EN, CMU_MIF_CMU_MIF_QCH__CLK_REQ, CMU_MIF_CMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MIF_QCH,CMU_MIF_D_TZPC_MIF_QCH__QCH_EN, CMU_MIF_D_TZPC_MIF_QCH__CLK_REQ, CMU_MIF_D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MIF_QCH,CMU_MIF_ECU_MIF_QCH__QCH_EN, CMU_MIF_ECU_MIF_QCH__CLK_REQ, CMU_MIF_ECU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_MIF_QCH,CMU_MIF_LH_INT_COMB_MIF_QCH__QCH_EN, CMU_MIF_LH_INT_COMB_MIF_QCH__CLK_REQ, CMU_MIF_LH_INT_COMB_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DDRPHY_QCH,CMU_MIF_QCH_ADAPTER_DDRPHY_QCH__QCH_EN, CMU_MIF_QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, CMU_MIF_QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DMC_QCH,CMU_MIF_QCH_ADAPTER_DMC_QCH__QCH_EN, CMU_MIF_QCH_ADAPTER_DMC_QCH__CLK_REQ, CMU_MIF_QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH,CMU_MIF_QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, CMU_MIF_QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, CMU_MIF_QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MIF_QCH,CMU_MIF_SLH_AXI_MI_P_MIF_QCH__QCH_EN, CMU_MIF_SLH_AXI_MI_P_MIF_QCH__CLK_REQ, CMU_MIF_SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MIF_QCH,CMU_MIF_SPC_MIF_QCH__QCH_EN, CMU_MIF_SPC_MIF_QCH__CLK_REQ, CMU_MIF_SPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MIF_QCH,CMU_MIF_SYSREG_MIF_QCH__QCH_EN, CMU_MIF_SYSREG_MIF_QCH__CLK_REQ, CMU_MIF_SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PRIVATE_MIF_QCH,CMU_MIF_SYSREG_PRIVATE_MIF_QCH__QCH_EN, CMU_MIF_SYSREG_PRIVATE_MIF_QCH__CLK_REQ, CMU_MIF_SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_S2D_QCH,CMU_S2D_CMU_S2D_QCH__QCH_EN, CMU_S2D_CMU_S2D_QCH__CLK_REQ, CMU_S2D_CMU_S2D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,CMU_S2D_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__QCH_EN, CMU_S2D_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__CLK_REQ, CMU_S2D_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_MLSC_QCH,CMU_MLSC_LH_ACEL_SI_D0_MLSC_QCH__QCH_EN, CMU_MLSC_LH_ACEL_SI_D0_MLSC_QCH__CLK_REQ, CMU_MLSC_LH_ACEL_SI_D0_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D1_MLSC_QCH,CMU_MLSC_LH_ACEL_SI_D1_MLSC_QCH__QCH_EN, CMU_MLSC_LH_ACEL_SI_D1_MLSC_QCH__CLK_REQ, CMU_MLSC_LH_ACEL_SI_D1_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_CSIS_MLSC_QCH,CMU_MLSC_LH_AST_MI_OTF0_CSIS_MLSC_QCH__QCH_EN, CMU_MLSC_LH_AST_MI_OTF0_CSIS_MLSC_QCH__CLK_REQ, CMU_MLSC_LH_AST_MI_OTF0_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_CSIS_MLSC_QCH,CMU_MLSC_LH_AST_MI_OTF1_CSIS_MLSC_QCH__QCH_EN, CMU_MLSC_LH_AST_MI_OTF1_CSIS_MLSC_QCH__CLK_REQ, CMU_MLSC_LH_AST_MI_OTF1_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_CSIS_MLSC_QCH,CMU_MLSC_LH_AST_MI_OTF2_CSIS_MLSC_QCH__QCH_EN, CMU_MLSC_LH_AST_MI_OTF2_CSIS_MLSC_QCH__CLK_REQ, CMU_MLSC_LH_AST_MI_OTF2_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_CSIS_MLSC_QCH,CMU_MLSC_LH_AST_MI_OTF3_CSIS_MLSC_QCH__QCH_EN, CMU_MLSC_LH_AST_MI_OTF3_CSIS_MLSC_QCH__CLK_REQ, CMU_MLSC_LH_AST_MI_OTF3_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_MLSC_QCH,CMU_MLSC_LLCAID_D0_MLSC_QCH__QCH_EN, CMU_MLSC_LLCAID_D0_MLSC_QCH__CLK_REQ, CMU_MLSC_LLCAID_D0_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_MLSC_QCH,CMU_MLSC_LLCAID_D1_MLSC_QCH__QCH_EN, CMU_MLSC_LLCAID_D1_MLSC_QCH__CLK_REQ, CMU_MLSC_LLCAID_D1_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MLSC_QCH,CMU_MLSC_MLSC_QCH__QCH_EN, CMU_MLSC_MLSC_QCH__CLK_REQ, CMU_MLSC_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MLSC_QCH_VOTF_R0,CMU_MLSC_MLSC_QCH_VOTF_R0__QCH_EN, CMU_MLSC_MLSC_QCH_VOTF_R0__CLK_REQ, CMU_MLSC_MLSC_QCH_VOTF_R0__IGNORE_FORCE_PM_EN),
        CLK_QCH(MLSC_QCH_VOTF_W0,CMU_MLSC_MLSC_QCH_VOTF_W0__QCH_EN, CMU_MLSC_MLSC_QCH_VOTF_W0__CLK_REQ, CMU_MLSC_MLSC_QCH_VOTF_W0__IGNORE_FORCE_PM_EN),
        CLK_QCH(MLSC_QCH_VOTF_W1,CMU_MLSC_MLSC_QCH_VOTF_W1__QCH_EN, CMU_MLSC_MLSC_QCH_VOTF_W1__CLK_REQ, CMU_MLSC_MLSC_QCH_VOTF_W1__IGNORE_FORCE_PM_EN),
        CLK_QCH(MLSC_QCH_VOTF_W2,CMU_MLSC_MLSC_QCH_VOTF_W2__QCH_EN, CMU_MLSC_MLSC_QCH_VOTF_W2__CLK_REQ, CMU_MLSC_MLSC_QCH_VOTF_W2__IGNORE_FORCE_PM_EN),
        CLK_QCH(MLSC_QCH_VOTF_W3,CMU_MLSC_MLSC_QCH_VOTF_W3__QCH_EN, CMU_MLSC_MLSC_QCH_VOTF_W3__CLK_REQ, CMU_MLSC_MLSC_QCH_VOTF_W3__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_MLSC_QCH,CMU_MLSC_SIU_G_PPMU_MLSC_QCH__QCH_EN, CMU_MLSC_SIU_G_PPMU_MLSC_QCH__CLK_REQ, CMU_MLSC_SIU_G_PPMU_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MLSC_QCH,CMU_MLSC_SLH_AST_SI_G_PPMU_MLSC_QCH__QCH_EN, CMU_MLSC_SLH_AST_SI_G_PPMU_MLSC_QCH__CLK_REQ, CMU_MLSC_SLH_AST_SI_G_PPMU_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MLSC_QCH_S0,CMU_MLSC_SYSMMU_S0_MLSC_QCH_S0__QCH_EN, CMU_MLSC_SYSMMU_S0_MLSC_QCH_S0__CLK_REQ, CMU_MLSC_SYSMMU_S0_MLSC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MLSC_QCH_S0,CMU_MLSC_SYSMMU_S0_PMMU0_MLSC_QCH_S0__QCH_EN, CMU_MLSC_SYSMMU_S0_PMMU0_MLSC_QCH_S0__CLK_REQ, CMU_MLSC_SYSMMU_S0_PMMU0_MLSC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_MLSC_QCH_S0,CMU_MLSC_SYSMMU_S0_PMMU1_MLSC_QCH_S0__QCH_EN, CMU_MLSC_SYSMMU_S0_PMMU1_MLSC_QCH_S0__CLK_REQ, CMU_MLSC_SYSMMU_S0_PMMU1_MLSC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D0_MLSC_QCH,CMU_MLSC_VGEN_D0_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D0_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D0_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D10_MLSC_QCH,CMU_MLSC_VGEN_D10_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D10_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D10_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D11_MLSC_QCH,CMU_MLSC_VGEN_D11_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D11_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D11_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D12_MLSC_QCH,CMU_MLSC_VGEN_D12_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D12_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D12_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D13_MLSC_QCH,CMU_MLSC_VGEN_D13_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D13_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D13_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D14_MLSC_QCH,CMU_MLSC_VGEN_D14_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D14_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D14_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D15_MLSC_QCH,CMU_MLSC_VGEN_D15_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D15_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D15_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D16_MLSC_QCH,CMU_MLSC_VGEN_D16_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D16_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D16_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D17_MLSC_QCH,CMU_MLSC_VGEN_D17_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D17_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D17_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D18_MLSC_QCH,CMU_MLSC_VGEN_D18_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D18_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D18_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D19_MLSC_QCH,CMU_MLSC_VGEN_D19_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D19_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D19_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D1_MLSC_QCH,CMU_MLSC_VGEN_D1_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D1_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D1_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D2_MLSC_QCH,CMU_MLSC_VGEN_D2_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D2_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D2_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D3_MLSC_QCH,CMU_MLSC_VGEN_D3_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D3_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D3_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D4_MLSC_QCH,CMU_MLSC_VGEN_D4_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D4_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D4_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D5_MLSC_QCH,CMU_MLSC_VGEN_D5_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D5_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D5_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D6_MLSC_QCH,CMU_MLSC_VGEN_D6_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D6_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D6_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D7_MLSC_QCH,CMU_MLSC_VGEN_D7_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D7_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D7_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D8_MLSC_QCH,CMU_MLSC_VGEN_D8_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D8_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D8_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D9_MLSC_QCH,CMU_MLSC_VGEN_D9_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_D9_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_D9_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_G_MLSC_QCH,CMU_MLSC_VGEN_LITE_G_MLSC_QCH__QCH_EN, CMU_MLSC_VGEN_LITE_G_MLSC_QCH__CLK_REQ, CMU_MLSC_VGEN_LITE_G_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MLSC_QCH,CMU_MLSC_CMU_MLSC_QCH__QCH_EN, CMU_MLSC_CMU_MLSC_QCH__CLK_REQ, CMU_MLSC_CMU_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MLSC_QCH,CMU_MLSC_D_TZPC_MLSC_QCH__QCH_EN, CMU_MLSC_D_TZPC_MLSC_QCH__CLK_REQ, CMU_MLSC_D_TZPC_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_MLSC_QCH,CMU_MLSC_LH_INT_COMB_MLSC_QCH__QCH_EN, CMU_MLSC_LH_INT_COMB_MLSC_QCH__CLK_REQ, CMU_MLSC_LH_INT_COMB_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MLSC_QCH,CMU_MLSC_PPMU_D0_MLSC_QCH__QCH_EN, CMU_MLSC_PPMU_D0_MLSC_QCH__CLK_REQ, CMU_MLSC_PPMU_D0_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MLSC_QCH,CMU_MLSC_PPMU_D1_MLSC_QCH__QCH_EN, CMU_MLSC_PPMU_D1_MLSC_QCH__CLK_REQ, CMU_MLSC_PPMU_D1_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_MLSC_QCH,CMU_MLSC_S2PC_MLSC_QCH__QCH_EN, CMU_MLSC_S2PC_MLSC_QCH__CLK_REQ, CMU_MLSC_S2PC_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MLSC_QCH,CMU_MLSC_SLH_AXI_MI_P_MLSC_QCH__QCH_EN, CMU_MLSC_SLH_AXI_MI_P_MLSC_QCH__CLK_REQ, CMU_MLSC_SLH_AXI_MI_P_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MLSC_QCH,CMU_MLSC_SPC_MLSC_QCH__QCH_EN, CMU_MLSC_SPC_MLSC_QCH__CLK_REQ, CMU_MLSC_SPC_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MLSC_QCH,CMU_MLSC_SYSREG_MLSC_QCH__QCH_EN, CMU_MLSC_SYSREG_MLSC_QCH__CLK_REQ, CMU_MLSC_SYSREG_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_MTNR_MSNR_QCH,CMU_MSNR_LH_AST_MI_OTF0_MTNR_MSNR_QCH__QCH_EN, CMU_MSNR_LH_AST_MI_OTF0_MTNR_MSNR_QCH__CLK_REQ, CMU_MSNR_LH_AST_MI_OTF0_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_MTNR_MSNR_QCH,CMU_MSNR_LH_AST_MI_OTF1_MTNR_MSNR_QCH__QCH_EN, CMU_MSNR_LH_AST_MI_OTF1_MTNR_MSNR_QCH__CLK_REQ, CMU_MSNR_LH_AST_MI_OTF1_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_MTNR_MSNR_QCH,CMU_MSNR_LH_AST_MI_OTF2_MTNR_MSNR_QCH__QCH_EN, CMU_MSNR_LH_AST_MI_OTF2_MTNR_MSNR_QCH__CLK_REQ, CMU_MSNR_LH_AST_MI_OTF2_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_MTNR_MSNR_QCH,CMU_MSNR_LH_AST_MI_OTF3_MTNR_MSNR_QCH__QCH_EN, CMU_MSNR_LH_AST_MI_OTF3_MTNR_MSNR_QCH__CLK_REQ, CMU_MSNR_LH_AST_MI_OTF3_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_MCSC_MSNR_QCH,CMU_MSNR_LH_AST_MI_OTF_MCSC_MSNR_QCH__QCH_EN, CMU_MSNR_LH_AST_MI_OTF_MCSC_MSNR_QCH__CLK_REQ, CMU_MSNR_LH_AST_MI_OTF_MCSC_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_MSNR_MCSC_QCH,CMU_MSNR_LH_AST_SI_OTF_MSNR_MCSC_QCH__QCH_EN, CMU_MSNR_LH_AST_SI_OTF_MSNR_MCSC_QCH__CLK_REQ, CMU_MSNR_LH_AST_SI_OTF_MSNR_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_MSNR_YUVP_QCH,CMU_MSNR_LH_AST_SI_OTF_MSNR_YUVP_QCH__QCH_EN, CMU_MSNR_LH_AST_SI_OTF_MSNR_YUVP_QCH__CLK_REQ, CMU_MSNR_LH_AST_SI_OTF_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD0_MSNR_YUVP_QCH,CMU_MSNR_LH_AXI_SI_LD0_MSNR_YUVP_QCH__QCH_EN, CMU_MSNR_LH_AXI_SI_LD0_MSNR_YUVP_QCH__CLK_REQ, CMU_MSNR_LH_AXI_SI_LD0_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD1_MSNR_YUVP_QCH,CMU_MSNR_LH_AXI_SI_LD1_MSNR_YUVP_QCH__QCH_EN, CMU_MSNR_LH_AXI_SI_LD1_MSNR_YUVP_QCH__CLK_REQ, CMU_MSNR_LH_AXI_SI_LD1_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MSNR_QCH,CMU_MSNR_MSNR_QCH__QCH_EN, CMU_MSNR_MSNR_QCH__CLK_REQ, CMU_MSNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MSNR_NOCD_QCH,CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCD_QCH__QCH_EN, CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCD_QCH__CLK_REQ, CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MSNR_NOCD_QCH,CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH__QCH_EN, CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH__CLK_REQ, CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MSNR_QCH,CMU_MSNR_VGEN_LITE_MSNR_QCH__QCH_EN, CMU_MSNR_VGEN_LITE_MSNR_QCH__CLK_REQ, CMU_MSNR_VGEN_LITE_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MSNR_QCH,CMU_MSNR_CMU_MSNR_QCH__QCH_EN, CMU_MSNR_CMU_MSNR_QCH__CLK_REQ, CMU_MSNR_CMU_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MSNR_QCH,CMU_MSNR_D_TZPC_MSNR_QCH__QCH_EN, CMU_MSNR_D_TZPC_MSNR_QCH__CLK_REQ, CMU_MSNR_D_TZPC_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MSNR_QCH,CMU_MSNR_ECU_MSNR_QCH__QCH_EN, CMU_MSNR_ECU_MSNR_QCH__CLK_REQ, CMU_MSNR_ECU_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_MSNR_QCH,CMU_MSNR_LH_INT_COMB_MSNR_QCH__QCH_EN, CMU_MSNR_LH_INT_COMB_MSNR_QCH__CLK_REQ, CMU_MSNR_LH_INT_COMB_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MSNR_NOCP_QCH,CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCP_QCH__QCH_EN, CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCP_QCH__CLK_REQ, CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MSNR_NOCP_QCH,CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH__QCH_EN, CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH__CLK_REQ, CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_MSNR_QCH,CMU_MSNR_S2PC_MSNR_QCH__QCH_EN, CMU_MSNR_S2PC_MSNR_QCH__CLK_REQ, CMU_MSNR_S2PC_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MSNR_QCH,CMU_MSNR_SLH_AXI_MI_P_MSNR_QCH__QCH_EN, CMU_MSNR_SLH_AXI_MI_P_MSNR_QCH__CLK_REQ, CMU_MSNR_SLH_AXI_MI_P_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MSNR_QCH,CMU_MSNR_SPC_MSNR_QCH__QCH_EN, CMU_MSNR_SPC_MSNR_QCH__CLK_REQ, CMU_MSNR_SPC_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MSNR_QCH,CMU_MSNR_SYSREG_MSNR_QCH__QCH_EN, CMU_MSNR_SYSREG_MSNR_QCH__CLK_REQ, CMU_MSNR_SYSREG_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_MTNR_QCH,CMU_MTNR_LH_ACEL_SI_D0_MTNR_QCH__QCH_EN, CMU_MTNR_LH_ACEL_SI_D0_MTNR_QCH__CLK_REQ, CMU_MTNR_LH_ACEL_SI_D0_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D1_MTNR_QCH,CMU_MTNR_LH_ACEL_SI_D1_MTNR_QCH__QCH_EN, CMU_MTNR_LH_ACEL_SI_D1_MTNR_QCH__CLK_REQ, CMU_MTNR_LH_ACEL_SI_D1_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_DLFE_MTNR_QCH,CMU_MTNR_LH_AST_MI_OTF_DLFE_MTNR_QCH__QCH_EN, CMU_MTNR_LH_AST_MI_OTF_DLFE_MTNR_QCH__CLK_REQ, CMU_MTNR_LH_AST_MI_OTF_DLFE_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_MTNR_DLFE_QCH,CMU_MTNR_LH_AST_SI_OTF0_MTNR_DLFE_QCH__QCH_EN, CMU_MTNR_LH_AST_SI_OTF0_MTNR_DLFE_QCH__CLK_REQ, CMU_MTNR_LH_AST_SI_OTF0_MTNR_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_MTNR_MSNR_QCH,CMU_MTNR_LH_AST_SI_OTF0_MTNR_MSNR_QCH__QCH_EN, CMU_MTNR_LH_AST_SI_OTF0_MTNR_MSNR_QCH__CLK_REQ, CMU_MTNR_LH_AST_SI_OTF0_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_MTNR_DLFE_QCH,CMU_MTNR_LH_AST_SI_OTF1_MTNR_DLFE_QCH__QCH_EN, CMU_MTNR_LH_AST_SI_OTF1_MTNR_DLFE_QCH__CLK_REQ, CMU_MTNR_LH_AST_SI_OTF1_MTNR_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_MTNR_MSNR_QCH,CMU_MTNR_LH_AST_SI_OTF1_MTNR_MSNR_QCH__QCH_EN, CMU_MTNR_LH_AST_SI_OTF1_MTNR_MSNR_QCH__CLK_REQ, CMU_MTNR_LH_AST_SI_OTF1_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_MTNR_MSNR_QCH,CMU_MTNR_LH_AST_SI_OTF2_MTNR_MSNR_QCH__QCH_EN, CMU_MTNR_LH_AST_SI_OTF2_MTNR_MSNR_QCH__CLK_REQ, CMU_MTNR_LH_AST_SI_OTF2_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_MTNR_MSNR_QCH,CMU_MTNR_LH_AST_SI_OTF3_MTNR_MSNR_QCH__QCH_EN, CMU_MTNR_LH_AST_SI_OTF3_MTNR_MSNR_QCH__CLK_REQ, CMU_MTNR_LH_AST_SI_OTF3_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_MTNR_MCSC_QCH,CMU_MTNR_LH_AST_SI_OTF_MTNR_MCSC_QCH__QCH_EN, CMU_MTNR_LH_AST_SI_OTF_MTNR_MCSC_QCH__CLK_REQ, CMU_MTNR_LH_AST_SI_OTF_MTNR_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DLFE_MTNR_QCH,CMU_MTNR_LH_AXI_MI_LD_DLFE_MTNR_QCH__QCH_EN, CMU_MTNR_LH_AXI_MI_LD_DLFE_MTNR_QCH__CLK_REQ, CMU_MTNR_LH_AXI_MI_LD_DLFE_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D2_MTNR_QCH,CMU_MTNR_LH_AXI_SI_D2_MTNR_QCH__QCH_EN, CMU_MTNR_LH_AXI_SI_D2_MTNR_QCH__CLK_REQ, CMU_MTNR_LH_AXI_SI_D2_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D3_MTNR_QCH,CMU_MTNR_LH_AXI_SI_D3_MTNR_QCH__QCH_EN, CMU_MTNR_LH_AXI_SI_D3_MTNR_QCH__CLK_REQ, CMU_MTNR_LH_AXI_SI_D3_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_MTNR_QCH,CMU_MTNR_LLCAID_D0_MTNR_QCH__QCH_EN, CMU_MTNR_LLCAID_D0_MTNR_QCH__CLK_REQ, CMU_MTNR_LLCAID_D0_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_MTNR_QCH,CMU_MTNR_LLCAID_D1_MTNR_QCH__QCH_EN, CMU_MTNR_LLCAID_D1_MTNR_QCH__CLK_REQ, CMU_MTNR_LLCAID_D1_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D2_MTNR_QCH,CMU_MTNR_LLCAID_D2_MTNR_QCH__QCH_EN, CMU_MTNR_LLCAID_D2_MTNR_QCH__CLK_REQ, CMU_MTNR_LLCAID_D2_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D3_MTNR_QCH,CMU_MTNR_LLCAID_D3_MTNR_QCH__QCH_EN, CMU_MTNR_LLCAID_D3_MTNR_QCH__CLK_REQ, CMU_MTNR_LLCAID_D3_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MTNR_QCH,CMU_MTNR_MTNR_QCH__QCH_EN, CMU_MTNR_MTNR_QCH__CLK_REQ, CMU_MTNR_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MTNR_NOCD_QCH,CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCD_QCH__QCH_EN, CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCD_QCH__CLK_REQ, CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MTNR_NOCD_QCH,CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH__QCH_EN, CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH__CLK_REQ, CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_MTNR_QCH,CMU_MTNR_SIU_G_PPMU_MTNR_QCH__QCH_EN, CMU_MTNR_SIU_G_PPMU_MTNR_QCH__CLK_REQ, CMU_MTNR_SIU_G_PPMU_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MTNR_QCH,CMU_MTNR_SLH_AST_SI_G_PPMU_MTNR_QCH__QCH_EN, CMU_MTNR_SLH_AST_SI_G_PPMU_MTNR_QCH__CLK_REQ, CMU_MTNR_SLH_AST_SI_G_PPMU_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MTNR_QCH_S0,CMU_MTNR_SYSMMU_S0_MTNR_QCH_S0__QCH_EN, CMU_MTNR_SYSMMU_S0_MTNR_QCH_S0__CLK_REQ, CMU_MTNR_SYSMMU_S0_MTNR_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MTNR_QCH_S0,CMU_MTNR_SYSMMU_S0_PMMU0_MTNR_QCH_S0__QCH_EN, CMU_MTNR_SYSMMU_S0_PMMU0_MTNR_QCH_S0__CLK_REQ, CMU_MTNR_SYSMMU_S0_PMMU0_MTNR_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_MTNR_QCH_S0,CMU_MTNR_SYSMMU_S0_PMMU1_MTNR_QCH_S0__QCH_EN, CMU_MTNR_SYSMMU_S0_PMMU1_MTNR_QCH_S0__CLK_REQ, CMU_MTNR_SYSMMU_S0_PMMU1_MTNR_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_MTNR_QCH_S0,CMU_MTNR_SYSMMU_S0_PMMU2_MTNR_QCH_S0__QCH_EN, CMU_MTNR_SYSMMU_S0_PMMU2_MTNR_QCH_S0__CLK_REQ, CMU_MTNR_SYSMMU_S0_PMMU2_MTNR_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU3_MTNR_QCH_S0,CMU_MTNR_SYSMMU_S0_PMMU3_MTNR_QCH_S0__QCH_EN, CMU_MTNR_SYSMMU_S0_PMMU3_MTNR_QCH_S0__CLK_REQ, CMU_MTNR_SYSMMU_S0_PMMU3_MTNR_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D0_MTNR_QCH,CMU_MTNR_VGEN_LITE_D0_MTNR_QCH__QCH_EN, CMU_MTNR_VGEN_LITE_D0_MTNR_QCH__CLK_REQ, CMU_MTNR_VGEN_LITE_D0_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D1_MTNR_QCH,CMU_MTNR_VGEN_LITE_D1_MTNR_QCH__QCH_EN, CMU_MTNR_VGEN_LITE_D1_MTNR_QCH__CLK_REQ, CMU_MTNR_VGEN_LITE_D1_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D2_MTNR_QCH,CMU_MTNR_VGEN_LITE_D2_MTNR_QCH__QCH_EN, CMU_MTNR_VGEN_LITE_D2_MTNR_QCH__CLK_REQ, CMU_MTNR_VGEN_LITE_D2_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D3_MTNR_QCH,CMU_MTNR_VGEN_LITE_D3_MTNR_QCH__QCH_EN, CMU_MTNR_VGEN_LITE_D3_MTNR_QCH__CLK_REQ, CMU_MTNR_VGEN_LITE_D3_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D4_MTNR_QCH,CMU_MTNR_VGEN_LITE_D4_MTNR_QCH__QCH_EN, CMU_MTNR_VGEN_LITE_D4_MTNR_QCH__CLK_REQ, CMU_MTNR_VGEN_LITE_D4_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MTNR_QCH,CMU_MTNR_CMU_MTNR_QCH__QCH_EN, CMU_MTNR_CMU_MTNR_QCH__CLK_REQ, CMU_MTNR_CMU_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MTNR_QCH,CMU_MTNR_D_TZPC_MTNR_QCH__QCH_EN, CMU_MTNR_D_TZPC_MTNR_QCH__CLK_REQ, CMU_MTNR_D_TZPC_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MTNR_QCH,CMU_MTNR_ECU_MTNR_QCH__QCH_EN, CMU_MTNR_ECU_MTNR_QCH__CLK_REQ, CMU_MTNR_ECU_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_MTNR_QCH,CMU_MTNR_LH_INT_COMB_MTNR_QCH__QCH_EN, CMU_MTNR_LH_INT_COMB_MTNR_QCH__CLK_REQ, CMU_MTNR_LH_INT_COMB_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MTNR_QCH,CMU_MTNR_PPMU_D0_MTNR_QCH__QCH_EN, CMU_MTNR_PPMU_D0_MTNR_QCH__CLK_REQ, CMU_MTNR_PPMU_D0_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MTNR_QCH,CMU_MTNR_PPMU_D1_MTNR_QCH__QCH_EN, CMU_MTNR_PPMU_D1_MTNR_QCH__CLK_REQ, CMU_MTNR_PPMU_D1_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_MTNR_QCH,CMU_MTNR_PPMU_D2_MTNR_QCH__QCH_EN, CMU_MTNR_PPMU_D2_MTNR_QCH__CLK_REQ, CMU_MTNR_PPMU_D2_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D3_MTNR_QCH,CMU_MTNR_PPMU_D3_MTNR_QCH__QCH_EN, CMU_MTNR_PPMU_D3_MTNR_QCH__CLK_REQ, CMU_MTNR_PPMU_D3_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_MTNR_NOCP_QCH,CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCP_QCH__QCH_EN, CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCP_QCH__CLK_REQ, CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_MTNR_NOCP_QCH,CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH__QCH_EN, CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH__CLK_REQ, CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_MTNR_QCH,CMU_MTNR_S2PC_MTNR_QCH__QCH_EN, CMU_MTNR_S2PC_MTNR_QCH__CLK_REQ, CMU_MTNR_S2PC_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MTNR_QCH,CMU_MTNR_SLH_AXI_MI_P_MTNR_QCH__QCH_EN, CMU_MTNR_SLH_AXI_MI_P_MTNR_QCH__CLK_REQ, CMU_MTNR_SLH_AXI_MI_P_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MTNR_QCH,CMU_MTNR_SPC_MTNR_QCH__QCH_EN, CMU_MTNR_SPC_MTNR_QCH__CLK_REQ, CMU_MTNR_SPC_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MTNR_QCH,CMU_MTNR_SYSREG_MTNR_QCH__QCH_EN, CMU_MTNR_SYSREG_MTNR_QCH__CLK_REQ, CMU_MTNR_SYSREG_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_G3D_QCH,CMU_NOCL0_LH_ACEL_MI_D0_G3D_QCH__QCH_EN, CMU_NOCL0_LH_ACEL_MI_D0_G3D_QCH__CLK_REQ, CMU_NOCL0_LH_ACEL_MI_D0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_G3D_QCH,CMU_NOCL0_LH_ACEL_MI_D1_G3D_QCH__QCH_EN, CMU_NOCL0_LH_ACEL_MI_D1_G3D_QCH__CLK_REQ, CMU_NOCL0_LH_ACEL_MI_D1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D2_G3D_QCH,CMU_NOCL0_LH_ACEL_MI_D2_G3D_QCH__QCH_EN, CMU_NOCL0_LH_ACEL_MI_D2_G3D_QCH__CLK_REQ, CMU_NOCL0_LH_ACEL_MI_D2_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D3_G3D_QCH,CMU_NOCL0_LH_ACEL_MI_D3_G3D_QCH__QCH_EN, CMU_NOCL0_LH_ACEL_MI_D3_G3D_QCH__CLK_REQ, CMU_NOCL0_LH_ACEL_MI_D3_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_G_NOCL1_NOCL0_QCH,CMU_NOCL0_LH_AST_MI_G_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL0_LH_AST_MI_G_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL0_LH_AST_MI_G_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_G_NOCL2A_NOCL0_QCH,CMU_NOCL0_LH_AST_MI_G_NOCL2A_NOCL0_QCH__QCH_EN, CMU_NOCL0_LH_AST_MI_G_NOCL2A_NOCL0_QCH__CLK_REQ, CMU_NOCL0_LH_AST_MI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_G_NOCL2B_NOCL0_QCH,CMU_NOCL0_LH_AST_MI_G_NOCL2B_NOCL0_QCH__QCH_EN, CMU_NOCL0_LH_AST_MI_G_NOCL2B_NOCL0_QCH__CLK_REQ, CMU_NOCL0_LH_AST_MI_G_NOCL2B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_T_BDU_CPUCL0_QCH,CMU_NOCL0_LH_ATB_SI_T_BDU_CPUCL0_QCH__QCH_EN, CMU_NOCL0_LH_ATB_SI_T_BDU_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_LH_ATB_SI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_MI_D0_CPUCL0_QCH,CMU_NOCL0_LH_CHI_MI_D0_CPUCL0_QCH__QCH_EN, CMU_NOCL0_LH_CHI_MI_D0_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_LH_CHI_MI_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_MI_D1_CPUCL0_QCH,CMU_NOCL0_LH_CHI_MI_D1_CPUCL0_QCH__QCH_EN, CMU_NOCL0_LH_CHI_MI_D1_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_LH_CHI_MI_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_MI_D2_CPUCL0_QCH,CMU_NOCL0_LH_CHI_MI_D2_CPUCL0_QCH__QCH_EN, CMU_NOCL0_LH_CHI_MI_D2_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_LH_CHI_MI_D2_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_MI_D3_CPUCL0_QCH,CMU_NOCL0_LH_CHI_MI_D3_CPUCL0_QCH__QCH_EN, CMU_NOCL0_LH_CHI_MI_D3_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_LH_CHI_MI_D3_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_NOCL1_NOCL0_QCH,CMU_NOCL0_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL0_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL0_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_NOCL1_NOCL0_QCH,CMU_NOCL0_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL0_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL0_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D2_NOCL1_NOCL0_QCH,CMU_NOCL0_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL0_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL0_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D3_NOCL1_NOCL0_QCH,CMU_NOCL0_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL0_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL0_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NOCL0_NOCD_QCH,CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCD_QCH__QCH_EN, CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCD_QCH__CLK_REQ, CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL0_NOCD_QCH,CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCD_QCH__QCH_EN, CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCD_QCH__CLK_REQ, CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_PPMU_NOCL0_QCH,CMU_NOCL0_SIU_G0_PPMU_NOCL0_QCH__QCH_EN, CMU_NOCL0_SIU_G0_PPMU_NOCL0_QCH__CLK_REQ, CMU_NOCL0_SIU_G0_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G1_PPMU_NOCL0_QCH,CMU_NOCL0_SIU_G1_PPMU_NOCL0_QCH__QCH_EN, CMU_NOCL0_SIU_G1_PPMU_NOCL0_QCH__CLK_REQ, CMU_NOCL0_SIU_G1_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G2_PPMU_NOCL0_QCH,CMU_NOCL0_SIU_G2_PPMU_NOCL0_QCH__QCH_EN, CMU_NOCL0_SIU_G2_PPMU_NOCL0_QCH__CLK_REQ, CMU_NOCL0_SIU_G2_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G3_PPMU_NOCL0_QCH,CMU_NOCL0_SIU_G3_PPMU_NOCL0_QCH__QCH_EN, CMU_NOCL0_SIU_G3_PPMU_NOCL0_QCH__CLK_REQ, CMU_NOCL0_SIU_G3_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_G3D_QCH,CMU_NOCL0_SLH_AST_MI_G_PPMU_G3D_QCH__QCH_EN, CMU_NOCL0_SLH_AST_MI_G_PPMU_G3D_QCH__CLK_REQ, CMU_NOCL0_SLH_AST_MI_G_PPMU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MIF0_QCH,CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF0_QCH__QCH_EN, CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF0_QCH__CLK_REQ, CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MIF1_QCH,CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF1_QCH__QCH_EN, CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF1_QCH__CLK_REQ, CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MIF2_QCH,CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF2_QCH__QCH_EN, CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF2_QCH__CLK_REQ, CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MIF3_QCH,CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF3_QCH__QCH_EN, CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF3_QCH__CLK_REQ, CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH,CMU_NOCL0_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH__QCH_EN, CMU_NOCL0_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH__CLK_REQ, CMU_NOCL0_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BDU_QCH,CMU_NOCL0_BDU_QCH__QCH_EN, CMU_NOCL0_BDU_QCH__CLK_REQ, CMU_NOCL0_BDU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL0_QCH,CMU_NOCL0_CMU_NOCL0_QCH__QCH_EN, CMU_NOCL0_CMU_NOCL0_QCH__CLK_REQ, CMU_NOCL0_CMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL0_QCH,CMU_NOCL0_D_TZPC_NOCL0_QCH__QCH_EN, CMU_NOCL0_D_TZPC_NOCL0_QCH__CLK_REQ, CMU_NOCL0_D_TZPC_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL0_QCH,CMU_NOCL0_ECU_NOCL0_QCH__QCH_EN, CMU_NOCL0_ECU_NOCL0_QCH__CLK_REQ, CMU_NOCL0_ECU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_NOCL0_QCH,CMU_NOCL0_LH_INT_COMB_NOCL0_QCH__QCH_EN, CMU_NOCL0_LH_INT_COMB_NOCL0_QCH__CLK_REQ, CMU_NOCL0_LH_INT_COMB_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(NOCIF_CMUTOPC_QCH,CMU_NOCL0_NOCIF_CMUTOPC_QCH__QCH_EN, CMU_NOCL0_NOCIF_CMUTOPC_QCH__CLK_REQ, CMU_NOCL0_NOCIF_CMUTOPC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_SCI_QCH,CMU_NOCL0_PPC_SCI_QCH__QCH_EN, CMU_NOCL0_PPC_SCI_QCH__CLK_REQ, CMU_NOCL0_PPC_SCI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_CPUCL0_QCH,CMU_NOCL0_PPMU_D0_CPUCL0_QCH__QCH_EN, CMU_NOCL0_PPMU_D0_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_PPMU_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_IRPS_QCH,CMU_NOCL0_PPMU_D0_IRPS_QCH__QCH_EN, CMU_NOCL0_PPMU_D0_IRPS_QCH__CLK_REQ, CMU_NOCL0_PPMU_D0_IRPS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_CPUCL0_QCH,CMU_NOCL0_PPMU_D1_CPUCL0_QCH__QCH_EN, CMU_NOCL0_PPMU_D1_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_PPMU_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_IRPS_QCH,CMU_NOCL0_PPMU_D1_IRPS_QCH__QCH_EN, CMU_NOCL0_PPMU_D1_IRPS_QCH__CLK_REQ, CMU_NOCL0_PPMU_D1_IRPS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_CPUCL0_QCH,CMU_NOCL0_PPMU_D2_CPUCL0_QCH__QCH_EN, CMU_NOCL0_PPMU_D2_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_PPMU_D2_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_IRPS_QCH,CMU_NOCL0_PPMU_D2_IRPS_QCH__QCH_EN, CMU_NOCL0_PPMU_D2_IRPS_QCH__CLK_REQ, CMU_NOCL0_PPMU_D2_IRPS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D3_CPUCL0_QCH,CMU_NOCL0_PPMU_D3_CPUCL0_QCH__QCH_EN, CMU_NOCL0_PPMU_D3_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_PPMU_D3_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D3_IRPS_QCH,CMU_NOCL0_PPMU_D3_IRPS_QCH__QCH_EN, CMU_NOCL0_PPMU_D3_IRPS_QCH__CLK_REQ, CMU_NOCL0_PPMU_D3_IRPS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NOCL0_NOCP_QCH,CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCP_QCH__QCH_EN, CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCP_QCH__CLK_REQ, CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL0_NOCP_QCH,CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCP_QCH__QCH_EN, CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCP_QCH__CLK_REQ, CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_NOCL1_NOCL0_QCH,CMU_NOCL0_SLH_AXI_MI_P_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL0_SLH_AXI_MI_P_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL0_SLH_AXI_MI_P_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_NOCL0_QCH,CMU_NOCL0_SPC_NOCL0_QCH__QCH_EN, CMU_NOCL0_SPC_NOCL0_QCH__CLK_REQ, CMU_NOCL0_SPC_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL0_QCH,CMU_NOCL0_SYSREG_NOCL0_QCH__QCH_EN, CMU_NOCL0_SYSREG_NOCL0_QCH__CLK_REQ, CMU_NOCL0_SYSREG_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL0_QCH,CMU_NOCL0_TREX_D_NOCL0_QCH__QCH_EN, CMU_NOCL0_TREX_D_NOCL0_QCH__CLK_REQ, CMU_NOCL0_TREX_D_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D0_CPUCL0_QCH,CMU_NOCL0_WOW_DVFS_D0_CPUCL0_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D0_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D0_G3D_QCH,CMU_NOCL0_WOW_DVFS_D0_G3D_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D0_G3D_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D0_IRPS_QCH,CMU_NOCL0_WOW_DVFS_D0_IRPS_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D0_IRPS_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D0_IRPS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D1_CPUCL0_QCH,CMU_NOCL0_WOW_DVFS_D1_CPUCL0_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D1_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D1_IRPS_QCH,CMU_NOCL0_WOW_DVFS_D1_IRPS_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D1_IRPS_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D1_IRPS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D2_CPUCL0_QCH,CMU_NOCL0_WOW_DVFS_D2_CPUCL0_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D2_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D2_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D2_IRPS_QCH,CMU_NOCL0_WOW_DVFS_D2_IRPS_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D2_IRPS_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D2_IRPS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D3_CPUCL0_QCH,CMU_NOCL0_WOW_DVFS_D3_CPUCL0_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D3_CPUCL0_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D3_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D3_IRPS_QCH,CMU_NOCL0_WOW_DVFS_D3_IRPS_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D3_IRPS_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D3_IRPS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D_MIF0_QCH,CMU_NOCL0_WOW_DVFS_D_MIF0_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D_MIF0_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D_MIF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D_MIF1_QCH,CMU_NOCL0_WOW_DVFS_D_MIF1_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D_MIF1_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D_MIF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D_MIF2_QCH,CMU_NOCL0_WOW_DVFS_D_MIF2_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D_MIF2_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D_MIF2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D_MIF3_QCH,CMU_NOCL0_WOW_DVFS_D_MIF3_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_D_MIF3_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_D_MIF3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_NOCL0_QCH,CMU_NOCL0_WOW_DVFS_NOCL0_QCH__QCH_EN, CMU_NOCL0_WOW_DVFS_NOCL0_QCH__CLK_REQ, CMU_NOCL0_WOW_DVFS_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CCI_QCH,CMU_NOCL0_CCI_QCH__QCH_EN, CMU_NOCL0_CCI_QCH__CLK_REQ, CMU_NOCL0_CCI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NOCL0_OSCCLK_QCH,CMU_NOCL0_RSTNSYNC_CLK_NOCL0_OSCCLK_QCH__QCH_EN, CMU_NOCL0_RSTNSYNC_CLK_NOCL0_OSCCLK_QCH__CLK_REQ, CMU_NOCL0_RSTNSYNC_CLK_NOCL0_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL0_OSCCLK_QCH,CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_QCH__QCH_EN, CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_QCH__CLK_REQ, CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_M2M_QCH,CMU_NOCL1_LH_ACEL_MI_D0_M2M_QCH__QCH_EN, CMU_NOCL1_LH_ACEL_MI_D0_M2M_QCH__CLK_REQ, CMU_NOCL1_LH_ACEL_MI_D0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_AUD_QCH,CMU_NOCL1_LH_ACEL_MI_D_AUD_QCH__QCH_EN, CMU_NOCL1_LH_ACEL_MI_D_AUD_QCH__CLK_REQ, CMU_NOCL1_LH_ACEL_MI_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_DOF_QCH,CMU_NOCL1_LH_ACEL_MI_D_DOF_QCH__QCH_EN, CMU_NOCL1_LH_ACEL_MI_D_DOF_QCH__CLK_REQ, CMU_NOCL1_LH_ACEL_MI_D_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_ICPU_QCH,CMU_NOCL1_LH_ACEL_MI_D_ICPU_QCH__QCH_EN, CMU_NOCL1_LH_ACEL_MI_D_ICPU_QCH__CLK_REQ, CMU_NOCL1_LH_ACEL_MI_D_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_PSP_QCH,CMU_NOCL1_LH_ACEL_MI_D_PSP_QCH__QCH_EN, CMU_NOCL1_LH_ACEL_MI_D_PSP_QCH__CLK_REQ, CMU_NOCL1_LH_ACEL_MI_D_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_UFS_QCH,CMU_NOCL1_LH_ACEL_MI_D_UFS_QCH__QCH_EN, CMU_NOCL1_LH_ACEL_MI_D_UFS_QCH__CLK_REQ, CMU_NOCL1_LH_ACEL_MI_D_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH,CMU_NOCL1_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH,CMU_NOCL1_LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_DP_NOCL1_QCH,CMU_NOCL1_LH_AST_MI_IG_DP_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AST_MI_IG_DP_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AST_MI_IG_DP_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_G3DPPMU_NOCL1_QCH,CMU_NOCL1_LH_AST_MI_IG_G3DPPMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AST_MI_IG_G3DPPMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AST_MI_IG_G3DPPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_G_NOCL1_NOCL0_QCH,CMU_NOCL1_LH_AST_SI_G_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL1_LH_AST_SI_G_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL1_LH_AST_SI_G_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_T_PPMU_CPUCL0_QCH,CMU_NOCL1_LH_ATB_SI_T_PPMU_CPUCL0_QCH__QCH_EN, CMU_NOCL1_LH_ATB_SI_T_PPMU_CPUCL0_QCH__CLK_REQ, CMU_NOCL1_LH_ATB_SI_T_PPMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_DPUF0_QCH,CMU_NOCL1_LH_AXI_MI_D0_DPUF0_QCH__QCH_EN, CMU_NOCL1_LH_AXI_MI_D0_DPUF0_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_MI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_DPUF0_QCH,CMU_NOCL1_LH_AXI_MI_D1_DPUF0_QCH__QCH_EN, CMU_NOCL1_LH_AXI_MI_D1_DPUF0_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_MI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_M2M_QCH,CMU_NOCL1_LH_AXI_MI_D1_M2M_QCH__QCH_EN, CMU_NOCL1_LH_AXI_MI_D1_M2M_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_MI_D1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_MODEM_QCH,CMU_NOCL1_LH_AXI_MI_D1_MODEM_QCH__QCH_EN, CMU_NOCL1_LH_AXI_MI_D1_MODEM_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_MI_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_PERIS_QCH,CMU_NOCL1_LH_AXI_MI_D_PERIS_QCH__QCH_EN, CMU_NOCL1_LH_AXI_MI_D_PERIS_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_MI_D_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_G_CSSYS_CPUCL0_QCH,CMU_NOCL1_LH_AXI_MI_G_CSSYS_CPUCL0_QCH__QCH_EN, CMU_NOCL1_LH_AXI_MI_G_CSSYS_CPUCL0_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_MI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_G_ETR_CPUCL0_QCH,CMU_NOCL1_LH_AXI_MI_G_ETR_CPUCL0_QCH__QCH_EN, CMU_NOCL1_LH_AXI_MI_G_ETR_CPUCL0_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_MI_G_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IDP_NOCL1_QCH,CMU_NOCL1_LH_AXI_SI_IDP_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AXI_SI_IDP_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_SI_IDP_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH,CMU_NOCL1_LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH,CMU_NOCL1_LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH,CMU_NOCL1_LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH,CMU_NOCL1_LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH,CMU_NOCL1_LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH,CMU_NOCL1_LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH,CMU_NOCL1_LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH,CMU_NOCL1_LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_NOCL1_NOCL0_QCH,CMU_NOCL1_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_NOCL1_NOCL0_QCH,CMU_NOCL1_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D2_NOCL1_NOCL0_QCH,CMU_NOCL1_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D3_NOCL1_NOCL0_QCH,CMU_NOCL1_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_MODEM_QCH,CMU_NOCL1_LLCAID_D0_MODEM_QCH__QCH_EN, CMU_NOCL1_LLCAID_D0_MODEM_QCH__CLK_REQ, CMU_NOCL1_LLCAID_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_MODEM_QCH,CMU_NOCL1_LLCAID_D1_MODEM_QCH__QCH_EN, CMU_NOCL1_LLCAID_D1_MODEM_QCH__CLK_REQ, CMU_NOCL1_LLCAID_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D2_MODEM_QCH,CMU_NOCL1_LLCAID_D2_MODEM_QCH__QCH_EN, CMU_NOCL1_LLCAID_D2_MODEM_QCH__CLK_REQ, CMU_NOCL1_LLCAID_D2_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NOCL1_NOCD_QCH,CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCD_QCH__QCH_EN, CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCD_QCH__CLK_REQ, CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL1_NOCD_QCH,CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCD_QCH__QCH_EN, CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCD_QCH__CLK_REQ, CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_PPMU_NOCL1_QCH,CMU_NOCL1_SIU_G0_PPMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_SIU_G0_PPMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SIU_G0_PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G1_PPMU_NOCL1_QCH,CMU_NOCL1_SIU_G1_PPMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_SIU_G1_PPMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SIU_G1_PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G2_PPMU_NOCL1_QCH,CMU_NOCL1_SIU_G2_PPMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_SIU_G2_PPMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SIU_G2_PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G3_PPMU_NOCL1_QCH,CMU_NOCL1_SIU_G3_PPMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_SIU_G3_PPMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SIU_G3_PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_ACEL_MI_D_HSI0_QCH,CMU_NOCL1_SLH_ACEL_MI_D_HSI0_QCH__QCH_EN, CMU_NOCL1_SLH_ACEL_MI_D_HSI0_QCH__CLK_REQ, CMU_NOCL1_SLH_ACEL_MI_D_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_AUD_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_AUD_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_AUD_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_DOF_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_DOF_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_DOF_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_DPUF0_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_DPUF0_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_DPUF0_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_HSI0_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_HSI0_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_HSI0_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_ICPU_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_ICPU_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_ICPU_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_M2M_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_M2M_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_M2M_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MODEM_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_MODEM_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_MODEM_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_PERIS_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_PERIS_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_PERIS_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_PSP_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_PSP_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_PSP_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_UFS_QCH,CMU_NOCL1_SLH_AST_MI_G_PPMU_UFS_QCH__QCH_EN, CMU_NOCL1_SLH_AST_MI_G_PPMU_UFS_QCH__CLK_REQ, CMU_NOCL1_SLH_AST_MI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D0_MODEM_QCH,CMU_NOCL1_SLH_AXI_MI_D0_MODEM_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_MI_D0_MODEM_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_MI_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D2_MODEM_QCH,CMU_NOCL1_SLH_AXI_MI_D2_MODEM_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_MI_D2_MODEM_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_MI_D2_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MODEM_QCH_S0,CMU_NOCL1_SYSMMU_S0_MODEM_QCH_S0__QCH_EN, CMU_NOCL1_SYSMMU_S0_MODEM_QCH_S0__CLK_REQ, CMU_NOCL1_SYSMMU_S0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MODEM_QCH_S0,CMU_NOCL1_SYSMMU_S0_PMMU0_MODEM_QCH_S0__QCH_EN, CMU_NOCL1_SYSMMU_S0_PMMU0_MODEM_QCH_S0__CLK_REQ, CMU_NOCL1_SYSMMU_S0_PMMU0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_P_MODEM_QCH,CMU_NOCL1_BARAC_P_MODEM_QCH__QCH_EN, CMU_NOCL1_BARAC_P_MODEM_QCH__CLK_REQ, CMU_NOCL1_BARAC_P_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL1_QCH,CMU_NOCL1_CMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_CMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_CMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL1_QCH,CMU_NOCL1_D_TZPC_NOCL1_QCH__QCH_EN, CMU_NOCL1_D_TZPC_NOCL1_QCH__CLK_REQ, CMU_NOCL1_D_TZPC_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL1_QCH,CMU_NOCL1_ECU_NOCL1_QCH__QCH_EN, CMU_NOCL1_ECU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_ECU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH,CMU_NOCL1_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH,CMU_NOCL1_LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_DP_NOCL1_QCH,CMU_NOCL1_LH_AST_SI_IG_DP_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AST_SI_IG_DP_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AST_SI_IG_DP_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_G3DPPMU_NOCL1_QCH,CMU_NOCL1_LH_AST_SI_IG_G3DPPMU_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AST_SI_IG_G3DPPMU_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AST_SI_IG_G3DPPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IDP_NOCL1_QCH,CMU_NOCL1_LH_AXI_MI_IDP_NOCL1_QCH__QCH_EN, CMU_NOCL1_LH_AXI_MI_IDP_NOCL1_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_MI_IDP_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_P_MODEM_QCH,CMU_NOCL1_LH_AXI_SI_P_MODEM_QCH__QCH_EN, CMU_NOCL1_LH_AXI_SI_P_MODEM_QCH__CLK_REQ, CMU_NOCL1_LH_AXI_SI_P_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_NOCL1_0_QCH,CMU_NOCL1_LH_INT_COMB_NOCL1_0_QCH__QCH_EN, CMU_NOCL1_LH_INT_COMB_NOCL1_0_QCH__CLK_REQ, CMU_NOCL1_LH_INT_COMB_NOCL1_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_NOCL1_1_QCH,CMU_NOCL1_LH_INT_COMB_NOCL1_1_QCH__QCH_EN, CMU_NOCL1_LH_INT_COMB_NOCL1_1_QCH__CLK_REQ, CMU_NOCL1_LH_INT_COMB_NOCL1_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_P_NOCL1_NOCL2A_QCH,CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2A_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2A_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_P_NOCL1_NOCL2B_QCH,CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2B_QCH__QCH_EN, CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2B_QCH__CLK_REQ, CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PBHA_GEN_D0_MODEM_QCH,CMU_NOCL1_PBHA_GEN_D0_MODEM_QCH__QCH_EN, CMU_NOCL1_PBHA_GEN_D0_MODEM_QCH__CLK_REQ, CMU_NOCL1_PBHA_GEN_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PBHA_GEN_D1_MODEM_QCH,CMU_NOCL1_PBHA_GEN_D1_MODEM_QCH__QCH_EN, CMU_NOCL1_PBHA_GEN_D1_MODEM_QCH__CLK_REQ, CMU_NOCL1_PBHA_GEN_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_DP_NOCL1_QCH,CMU_NOCL1_PPMU_DP_NOCL1_QCH__QCH_EN, CMU_NOCL1_PPMU_DP_NOCL1_QCH__CLK_REQ, CMU_NOCL1_PPMU_DP_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_P_PERIM_CPUCL0_QCH,CMU_NOCL1_PPMU_P_PERIM_CPUCL0_QCH__QCH_EN, CMU_NOCL1_PPMU_P_PERIM_CPUCL0_QCH__CLK_REQ, CMU_NOCL1_PPMU_P_PERIM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_P_PERIM_G3D_QCH,CMU_NOCL1_PPMU_P_PERIM_G3D_QCH__QCH_EN, CMU_NOCL1_PPMU_P_PERIM_G3D_QCH__CLK_REQ, CMU_NOCL1_PPMU_P_PERIM_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S0_NOCL1_QCH,CMU_NOCL1_PPMU_S0_NOCL1_QCH__QCH_EN, CMU_NOCL1_PPMU_S0_NOCL1_QCH__CLK_REQ, CMU_NOCL1_PPMU_S0_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S1_NOCL1_QCH,CMU_NOCL1_PPMU_S1_NOCL1_QCH__QCH_EN, CMU_NOCL1_PPMU_S1_NOCL1_QCH__CLK_REQ, CMU_NOCL1_PPMU_S1_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S2_NOCL1_QCH,CMU_NOCL1_PPMU_S2_NOCL1_QCH__QCH_EN, CMU_NOCL1_PPMU_S2_NOCL1_QCH__CLK_REQ, CMU_NOCL1_PPMU_S2_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S3_NOCL1_QCH,CMU_NOCL1_PPMU_S3_NOCL1_QCH__QCH_EN, CMU_NOCL1_PPMU_S3_NOCL1_QCH__CLK_REQ, CMU_NOCL1_PPMU_S3_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_D0_MODEM_QCH,CMU_NOCL1_PPMU_TREX_D0_MODEM_QCH__QCH_EN, CMU_NOCL1_PPMU_TREX_D0_MODEM_QCH__CLK_REQ, CMU_NOCL1_PPMU_TREX_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_D1_MODEM_QCH,CMU_NOCL1_PPMU_TREX_D1_MODEM_QCH__QCH_EN, CMU_NOCL1_PPMU_TREX_D1_MODEM_QCH__CLK_REQ, CMU_NOCL1_PPMU_TREX_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_D2_MODEM_QCH,CMU_NOCL1_PPMU_TREX_D2_MODEM_QCH__QCH_EN, CMU_NOCL1_PPMU_TREX_D2_MODEM_QCH__CLK_REQ, CMU_NOCL1_PPMU_TREX_D2_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NOCL1_NOCP_QCH,CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCP_QCH__QCH_EN, CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCP_QCH__CLK_REQ, CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL1_NOCP_QCH,CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCP_QCH__QCH_EN, CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCP_QCH__CLK_REQ, CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_NOCL1_QCH,CMU_NOCL1_S2PC_NOCL1_QCH__QCH_EN, CMU_NOCL1_S2PC_NOCL1_QCH__CLK_REQ, CMU_NOCL1_S2PC_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIM_CPUCL0_QCH,CMU_NOCL1_SLH_AXI_MI_P_PERIM_CPUCL0_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_MI_P_PERIM_CPUCL0_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_MI_P_PERIM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIM_G3D_QCH,CMU_NOCL1_SLH_AXI_MI_P_PERIM_G3D_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_MI_P_PERIM_G3D_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_MI_P_PERIM_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P0_G3D_QCH,CMU_NOCL1_SLH_AXI_SI_P0_G3D_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P0_G3D_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P1_G3D_QCH,CMU_NOCL1_SLH_AXI_SI_P1_G3D_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P1_G3D_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_AUD_QCH,CMU_NOCL1_SLH_AXI_SI_P_AUD_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_AUD_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CPUCL0_QCH,CMU_NOCL1_SLH_AXI_SI_P_CPUCL0_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_CPUCL0_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DOF_QCH,CMU_NOCL1_SLH_AXI_SI_P_DOF_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_DOF_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_DOF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DPUB_QCH,CMU_NOCL1_SLH_AXI_SI_P_DPUB_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_DPUB_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DPUF0_QCH,CMU_NOCL1_SLH_AXI_SI_P_DPUF0_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_DPUF0_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_GIC_PERIS_QCH,CMU_NOCL1_SLH_AXI_SI_P_GIC_PERIS_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_GIC_PERIS_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_HSI0_QCH,CMU_NOCL1_SLH_AXI_SI_P_HSI0_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_HSI0_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_ICPU_QCH,CMU_NOCL1_SLH_AXI_SI_P_ICPU_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_ICPU_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_M2M_QCH,CMU_NOCL1_SLH_AXI_SI_P_M2M_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_M2M_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF0_QCH,CMU_NOCL1_SLH_AXI_SI_P_MIF0_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_MIF0_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_MIF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF1_QCH,CMU_NOCL1_SLH_AXI_SI_P_MIF1_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_MIF1_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_MIF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF2_QCH,CMU_NOCL1_SLH_AXI_SI_P_MIF2_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_MIF2_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_MIF2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF3_QCH,CMU_NOCL1_SLH_AXI_SI_P_MIF3_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_MIF3_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_MIF3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_NOCL1_NOCL0_QCH,CMU_NOCL1_SLH_AXI_SI_P_NOCL1_NOCL0_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_NOCL1_NOCL0_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIC0_QCH,CMU_NOCL1_SLH_AXI_SI_P_PERIC0_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_PERIC0_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIC1_QCH,CMU_NOCL1_SLH_AXI_SI_P_PERIC1_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_PERIC1_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIC2_QCH,CMU_NOCL1_SLH_AXI_SI_P_PERIC2_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_PERIC2_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIS_QCH,CMU_NOCL1_SLH_AXI_SI_P_PERIS_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_PERIS_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PSP_QCH,CMU_NOCL1_SLH_AXI_SI_P_PSP_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_PSP_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_UFS_QCH,CMU_NOCL1_SLH_AXI_SI_P_UFS_QCH__QCH_EN, CMU_NOCL1_SLH_AXI_SI_P_UFS_QCH__CLK_REQ, CMU_NOCL1_SLH_AXI_SI_P_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_NOCL1_QCH,CMU_NOCL1_SPC_NOCL1_QCH__QCH_EN, CMU_NOCL1_SPC_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SPC_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL1_QCH,CMU_NOCL1_SYSREG_NOCL1_QCH__QCH_EN, CMU_NOCL1_SYSREG_NOCL1_QCH__CLK_REQ, CMU_NOCL1_SYSREG_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL1_QCH,CMU_NOCL1_TREX_D_NOCL1_QCH__QCH_EN, CMU_NOCL1_TREX_D_NOCL1_QCH__CLK_REQ, CMU_NOCL1_TREX_D_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_P_NOCL1_QCH,CMU_NOCL1_TREX_P_NOCL1_QCH__QCH_EN, CMU_NOCL1_TREX_P_NOCL1_QCH__CLK_REQ, CMU_NOCL1_TREX_P_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MODEM_QCH,CMU_NOCL1_VGEN_LITE_MODEM_QCH__QCH_EN, CMU_NOCL1_VGEN_LITE_MODEM_QCH__CLK_REQ, CMU_NOCL1_VGEN_LITE_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NOCL1_OSCCLK_QCH,CMU_NOCL1_RSTNSYNC_CLK_NOCL1_OSCCLK_QCH__QCH_EN, CMU_NOCL1_RSTNSYNC_CLK_NOCL1_OSCCLK_QCH__CLK_REQ, CMU_NOCL1_RSTNSYNC_CLK_NOCL1_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_MCSC_QCH,CMU_NOCL2A_LH_ACEL_MI_D0_MCSC_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D0_MCSC_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D0_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_MLSC_QCH,CMU_NOCL2A_LH_ACEL_MI_D0_MLSC_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D0_MLSC_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D0_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_MTNR_QCH,CMU_NOCL2A_LH_ACEL_MI_D0_MTNR_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D0_MTNR_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D0_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_RGBP_QCH,CMU_NOCL2A_LH_ACEL_MI_D0_RGBP_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D0_RGBP_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_YUVP_QCH,CMU_NOCL2A_LH_ACEL_MI_D0_YUVP_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D0_YUVP_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_MCSC_QCH,CMU_NOCL2A_LH_ACEL_MI_D1_MCSC_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D1_MCSC_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D1_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_MLSC_QCH,CMU_NOCL2A_LH_ACEL_MI_D1_MLSC_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D1_MLSC_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D1_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_MTNR_QCH,CMU_NOCL2A_LH_ACEL_MI_D1_MTNR_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D1_MTNR_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D1_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_RGBP_QCH,CMU_NOCL2A_LH_ACEL_MI_D1_RGBP_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D1_RGBP_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_YUVP_QCH,CMU_NOCL2A_LH_ACEL_MI_D1_YUVP_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D1_YUVP_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D2_CSIS_QCH,CMU_NOCL2A_LH_ACEL_MI_D2_CSIS_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D2_CSIS_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D2_MCSC_QCH,CMU_NOCL2A_LH_ACEL_MI_D2_MCSC_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D2_MCSC_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D2_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_BYRP_QCH,CMU_NOCL2A_LH_ACEL_MI_D_BYRP_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D_BYRP_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_HSI1_QCH,CMU_NOCL2A_LH_ACEL_MI_D_HSI1_QCH__QCH_EN, CMU_NOCL2A_LH_ACEL_MI_D_HSI1_QCH__CLK_REQ, CMU_NOCL2A_LH_ACEL_MI_D_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH,CMU_NOCL2A_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_G_NOCL2A_NOCL0_QCH,CMU_NOCL2A_LH_AST_SI_G_NOCL2A_NOCL0_QCH__QCH_EN, CMU_NOCL2A_LH_AST_SI_G_NOCL2A_NOCL0_QCH__CLK_REQ, CMU_NOCL2A_LH_AST_SI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_CSIS_QCH,CMU_NOCL2A_LH_AXI_MI_D0_CSIS_QCH__QCH_EN, CMU_NOCL2A_LH_AXI_MI_D0_CSIS_QCH__CLK_REQ, CMU_NOCL2A_LH_AXI_MI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_CSIS_QCH,CMU_NOCL2A_LH_AXI_MI_D1_CSIS_QCH__QCH_EN, CMU_NOCL2A_LH_AXI_MI_D1_CSIS_QCH__CLK_REQ, CMU_NOCL2A_LH_AXI_MI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D2_MTNR_QCH,CMU_NOCL2A_LH_AXI_MI_D2_MTNR_QCH__QCH_EN, CMU_NOCL2A_LH_AXI_MI_D2_MTNR_QCH__CLK_REQ, CMU_NOCL2A_LH_AXI_MI_D2_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D3_MTNR_QCH,CMU_NOCL2A_LH_AXI_MI_D3_MTNR_QCH__QCH_EN, CMU_NOCL2A_LH_AXI_MI_D3_MTNR_QCH__CLK_REQ, CMU_NOCL2A_LH_AXI_MI_D3_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_SDMA_NOCL2A_QCH,CMU_NOCL2A_LH_TAXI_MI_D0_SDMA_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_MI_D0_SDMA_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_MI_D0_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_SDMA_NOCL2A_QCH,CMU_NOCL2A_LH_TAXI_MI_D1_SDMA_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_MI_D1_SDMA_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_MI_D1_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D2_SDMA_NOCL2A_QCH,CMU_NOCL2A_LH_TAXI_MI_D2_SDMA_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_MI_D2_SDMA_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_MI_D2_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D3_SDMA_NOCL2A_QCH,CMU_NOCL2A_LH_TAXI_MI_D3_SDMA_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_MI_D3_SDMA_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_MI_D3_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH,CMU_NOCL2A_LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH,CMU_NOCL2A_LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH,CMU_NOCL2A_LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH,CMU_NOCL2A_LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL2A_NOCD_QCH,CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCD_QCH__QCH_EN, CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCD_QCH__CLK_REQ, CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_NOCL2A_QCH,CMU_NOCL2A_SIU_G0_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_SIU_G0_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_SIU_G0_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G1_NOCL2A_QCH,CMU_NOCL2A_SIU_G1_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_SIU_G1_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_SIU_G1_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G2_NOCL2A_QCH,CMU_NOCL2A_SIU_G2_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_SIU_G2_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_SIU_G2_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_BYRP_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_BYRP_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_BYRP_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_CSIS_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_CSIS_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_CSIS_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_HSI1_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_HSI1_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_HSI1_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MCSC_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_MCSC_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_MCSC_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MLSC_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_MLSC_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_MLSC_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MTNR_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_MTNR_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_MTNR_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_RGBP_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_RGBP_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_RGBP_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_SDMA_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_SDMA_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_SDMA_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_UFD_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_UFD_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_UFD_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_YUVP_QCH,CMU_NOCL2A_SLH_AST_MI_G_PPMU_YUVP_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_MI_G_PPMU_YUVP_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_MI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH,CMU_NOCL2A_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH__QCH_EN, CMU_NOCL2A_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH__CLK_REQ, CMU_NOCL2A_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D_UFD_QCH,CMU_NOCL2A_SLH_AXI_MI_D_UFD_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_MI_D_UFD_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_MI_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL2A_QCH,CMU_NOCL2A_CMU_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_CMU_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_CMU_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL2A_QCH,CMU_NOCL2A_D_TZPC_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_D_TZPC_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_D_TZPC_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL2A_QCH,CMU_NOCL2A_ECU_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_ECU_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_ECU_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH,CMU_NOCL2A_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_NOCL2A_0_QCH,CMU_NOCL2A_LH_INT_COMB_NOCL2A_0_QCH__QCH_EN, CMU_NOCL2A_LH_INT_COMB_NOCL2A_0_QCH__CLK_REQ, CMU_NOCL2A_LH_INT_COMB_NOCL2A_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_NOCL2A_1_QCH,CMU_NOCL2A_LH_INT_COMB_NOCL2A_1_QCH__QCH_EN, CMU_NOCL2A_LH_INT_COMB_NOCL2A_1_QCH__CLK_REQ, CMU_NOCL2A_LH_INT_COMB_NOCL2A_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_P_NOCL1_NOCL2A_QCH,CMU_NOCL2A_LH_TAXI_MI_P_NOCL1_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_LH_TAXI_MI_P_NOCL1_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_LH_TAXI_MI_P_NOCL1_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_S0_NOCL2A_QCH,CMU_NOCL2A_PPMU_TREX_S0_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_PPMU_TREX_S0_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_PPMU_TREX_S0_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_S1_NOCL2A_QCH,CMU_NOCL2A_PPMU_TREX_S1_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_PPMU_TREX_S1_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_PPMU_TREX_S1_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_S2_NOCL2A_QCH,CMU_NOCL2A_PPMU_TREX_S2_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_PPMU_TREX_S2_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_PPMU_TREX_S2_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_S3_NOCL2A_QCH,CMU_NOCL2A_PPMU_TREX_S3_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_PPMU_TREX_S3_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_PPMU_TREX_S3_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NOCL2A_NOCP_QCH,CMU_NOCL2A_RSTNSYNC_CLK_NOCL2A_NOCP_QCH__QCH_EN, CMU_NOCL2A_RSTNSYNC_CLK_NOCL2A_NOCP_QCH__CLK_REQ, CMU_NOCL2A_RSTNSYNC_CLK_NOCL2A_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL2A_NOCP_QCH,CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCP_QCH__QCH_EN, CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCP_QCH__CLK_REQ, CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_BYRP_QCH,CMU_NOCL2A_SLH_AXI_SI_P_BYRP_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_BYRP_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CSIS_QCH,CMU_NOCL2A_SLH_AXI_SI_P_CSIS_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_CSIS_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DLFE_QCH,CMU_NOCL2A_SLH_AXI_SI_P_DLFE_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_DLFE_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DNC_QCH,CMU_NOCL2A_SLH_AXI_SI_P_DNC_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_DNC_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_HSI1_QCH,CMU_NOCL2A_SLH_AXI_SI_P_HSI1_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_HSI1_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MCSC_QCH,CMU_NOCL2A_SLH_AXI_SI_P_MCSC_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_MCSC_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MLSC_QCH,CMU_NOCL2A_SLH_AXI_SI_P_MLSC_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_MLSC_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_MLSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MSNR_QCH,CMU_NOCL2A_SLH_AXI_SI_P_MSNR_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_MSNR_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_MSNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MTNR_QCH,CMU_NOCL2A_SLH_AXI_SI_P_MTNR_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_MTNR_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_MTNR_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_RGBP_QCH,CMU_NOCL2A_SLH_AXI_SI_P_RGBP_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_RGBP_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_YUVP_QCH,CMU_NOCL2A_SLH_AXI_SI_P_YUVP_QCH__QCH_EN, CMU_NOCL2A_SLH_AXI_SI_P_YUVP_QCH__CLK_REQ, CMU_NOCL2A_SLH_AXI_SI_P_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_NOCL2A_QCH,CMU_NOCL2A_SPC_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_SPC_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_SPC_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL2A_QCH,CMU_NOCL2A_SYSREG_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_SYSREG_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_SYSREG_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL2A_QCH,CMU_NOCL2A_TREX_D_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_TREX_D_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_TREX_D_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_P_NOCL2A_QCH,CMU_NOCL2A_TREX_P_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_TREX_P_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_TREX_P_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_LME_QCH,CMU_NOCL2B_LH_ACEL_MI_D0_LME_QCH__QCH_EN, CMU_NOCL2B_LH_ACEL_MI_D0_LME_QCH__CLK_REQ, CMU_NOCL2B_LH_ACEL_MI_D0_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_LME_QCH,CMU_NOCL2B_LH_ACEL_MI_D1_LME_QCH__QCH_EN, CMU_NOCL2B_LH_ACEL_MI_D1_LME_QCH__CLK_REQ, CMU_NOCL2B_LH_ACEL_MI_D1_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D2_LME_QCH,CMU_NOCL2B_LH_ACEL_MI_D2_LME_QCH__QCH_EN, CMU_NOCL2B_LH_ACEL_MI_D2_LME_QCH__CLK_REQ, CMU_NOCL2B_LH_ACEL_MI_D2_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_BDU_NOCL2B_QCH,CMU_NOCL2B_LH_AST_MI_IG_BDU_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_LH_AST_MI_IG_BDU_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_LH_AST_MI_IG_BDU_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_G_NOCL2B_NOCL0_QCH,CMU_NOCL2B_LH_AST_SI_G_NOCL2B_NOCL0_QCH__QCH_EN, CMU_NOCL2B_LH_AST_SI_G_NOCL2B_NOCL0_QCH__CLK_REQ, CMU_NOCL2B_LH_AST_SI_G_NOCL2B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_MFC_QCH,CMU_NOCL2B_LH_AXI_MI_D0_MFC_QCH__QCH_EN, CMU_NOCL2B_LH_AXI_MI_D0_MFC_QCH__CLK_REQ, CMU_NOCL2B_LH_AXI_MI_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_MFD_QCH,CMU_NOCL2B_LH_AXI_MI_D0_MFD_QCH__QCH_EN, CMU_NOCL2B_LH_AXI_MI_D0_MFD_QCH__CLK_REQ, CMU_NOCL2B_LH_AXI_MI_D0_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_MFC_QCH,CMU_NOCL2B_LH_AXI_MI_D1_MFC_QCH__QCH_EN, CMU_NOCL2B_LH_AXI_MI_D1_MFC_QCH__CLK_REQ, CMU_NOCL2B_LH_AXI_MI_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_MFD_QCH,CMU_NOCL2B_LH_AXI_MI_D1_MFD_QCH__QCH_EN, CMU_NOCL2B_LH_AXI_MI_D1_MFD_QCH__CLK_REQ, CMU_NOCL2B_LH_AXI_MI_D1_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_ALIVE_QCH,CMU_NOCL2B_LH_AXI_MI_D_ALIVE_QCH__QCH_EN, CMU_NOCL2B_LH_AXI_MI_D_ALIVE_QCH__CLK_REQ, CMU_NOCL2B_LH_AXI_MI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH,CMU_NOCL2B_LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL2B_LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL2B_LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH,CMU_NOCL2B_LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL2B_LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL2B_LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH,CMU_NOCL2B_LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL2B_LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL2B_LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH,CMU_NOCL2B_LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL2B_LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL2B_LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL2B_NOCD_QCH,CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCD_QCH__QCH_EN, CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCD_QCH__CLK_REQ, CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_PPMU_NOCL2B_QCH,CMU_NOCL2B_SIU_G0_PPMU_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_SIU_G0_PPMU_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_SIU_G0_PPMU_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_GNSS_QCH,CMU_NOCL2B_SLH_AST_MI_G_PPMU_GNSS_QCH__QCH_EN, CMU_NOCL2B_SLH_AST_MI_G_PPMU_GNSS_QCH__CLK_REQ, CMU_NOCL2B_SLH_AST_MI_G_PPMU_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_LME_QCH,CMU_NOCL2B_SLH_AST_MI_G_PPMU_LME_QCH__QCH_EN, CMU_NOCL2B_SLH_AST_MI_G_PPMU_LME_QCH__CLK_REQ, CMU_NOCL2B_SLH_AST_MI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MFC_QCH,CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFC_QCH__QCH_EN, CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFC_QCH__CLK_REQ, CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MFD_QCH,CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFD_QCH__QCH_EN, CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFD_QCH__CLK_REQ, CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH,CMU_NOCL2B_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH__QCH_EN, CMU_NOCL2B_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH__CLK_REQ, CMU_NOCL2B_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_P_GNSS_QCH,CMU_NOCL2B_BARAC_P_GNSS_QCH__QCH_EN, CMU_NOCL2B_BARAC_P_GNSS_QCH__CLK_REQ, CMU_NOCL2B_BARAC_P_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL2B_QCH,CMU_NOCL2B_CMU_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_CMU_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_CMU_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL2B_QCH,CMU_NOCL2B_D_TZPC_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_D_TZPC_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_D_TZPC_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL2B_QCH,CMU_NOCL2B_ECU_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_ECU_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_ECU_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_BDU_NOCL2B_QCH,CMU_NOCL2B_LH_AST_SI_IG_BDU_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_LH_AST_SI_IG_BDU_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_LH_AST_SI_IG_BDU_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_NOCL2B_QCH,CMU_NOCL2B_LH_INT_COMB_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_LH_INT_COMB_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_LH_INT_COMB_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_P_NOCL1_NOCL2B_QCH,CMU_NOCL2B_LH_TAXI_MI_P_NOCL1_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_LH_TAXI_MI_P_NOCL1_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_LH_TAXI_MI_P_NOCL1_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S0_NOCL2B_QCH,CMU_NOCL2B_PPMU_S0_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_PPMU_S0_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_PPMU_S0_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S1_NOCL2B_QCH,CMU_NOCL2B_PPMU_S1_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_PPMU_S1_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_PPMU_S1_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S2_NOCL2B_QCH,CMU_NOCL2B_PPMU_S2_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_PPMU_S2_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_PPMU_S2_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S3_NOCL2B_QCH,CMU_NOCL2B_PPMU_S3_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_PPMU_S3_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_PPMU_S3_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NOCL2B_NOCP_QCH,CMU_NOCL2B_RSTNSYNC_CLK_NOCL2B_NOCP_QCH__QCH_EN, CMU_NOCL2B_RSTNSYNC_CLK_NOCL2B_NOCP_QCH__CLK_REQ, CMU_NOCL2B_RSTNSYNC_CLK_NOCL2B_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NOCL2B_NOCP_QCH,CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCP_QCH__QCH_EN, CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCP_QCH__CLK_REQ, CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_ALIVE_QCH,CMU_NOCL2B_SLH_AXI_SI_P_ALIVE_QCH__QCH_EN, CMU_NOCL2B_SLH_AXI_SI_P_ALIVE_QCH__CLK_REQ, CMU_NOCL2B_SLH_AXI_SI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_GNSS_QCH,CMU_NOCL2B_SLH_AXI_SI_P_GNSS_QCH__QCH_EN, CMU_NOCL2B_SLH_AXI_SI_P_GNSS_QCH__CLK_REQ, CMU_NOCL2B_SLH_AXI_SI_P_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_LME_QCH,CMU_NOCL2B_SLH_AXI_SI_P_LME_QCH__QCH_EN, CMU_NOCL2B_SLH_AXI_SI_P_LME_QCH__CLK_REQ, CMU_NOCL2B_SLH_AXI_SI_P_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MFC_QCH,CMU_NOCL2B_SLH_AXI_SI_P_MFC_QCH__QCH_EN, CMU_NOCL2B_SLH_AXI_SI_P_MFC_QCH__CLK_REQ, CMU_NOCL2B_SLH_AXI_SI_P_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MFD_QCH,CMU_NOCL2B_SLH_AXI_SI_P_MFD_QCH__QCH_EN, CMU_NOCL2B_SLH_AXI_SI_P_MFD_QCH__CLK_REQ, CMU_NOCL2B_SLH_AXI_SI_P_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_NOCL2B_QCH,CMU_NOCL2B_SPC_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_SPC_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_SPC_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL2B_QCH,CMU_NOCL2B_SYSREG_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_SYSREG_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_SYSREG_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL2B_QCH,CMU_NOCL2B_TREX_D_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_TREX_D_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_TREX_D_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_P_NOCL2B_QCH,CMU_NOCL2B_TREX_P_NOCL2B_QCH__QCH_EN, CMU_NOCL2B_TREX_P_NOCL2B_QCH__CLK_REQ, CMU_NOCL2B_TREX_P_NOCL2B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_NPUMEM_QCH,CMU_NPUMEM_IP_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_IP_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_IP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_NPUMEM_QCH_2,CMU_NPUMEM_IP_NPUMEM_QCH_2__QCH_EN, CMU_NPUMEM_IP_NPUMEM_QCH_2__CLK_REQ, CMU_NPUMEM_IP_NPUMEM_QCH_2__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,CMU_NPUMEM_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH,CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH__QCH_EN, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH__CLK_REQ, CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NPUMEM_NOCD_QCH,CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCD_QCH__QCH_EN, CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCD_QCH__CLK_REQ, CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NPUMEM_NOCD_QCH,CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__QCH_EN, CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__CLK_REQ, CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH,CMU_NPUMEM_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NPUMEM_QCH,CMU_NPUMEM_CMU_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_CMU_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_CMU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NPUMEM_QCH,CMU_NPUMEM_D_TZPC_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_D_TZPC_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_D_TZPC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NPUMEM_QCH,CMU_NPUMEM_ECU_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_ECU_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_ECU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_NPUMEM_0_QCH,CMU_NPUMEM_LH_INT_COMB_NPUMEM_0_QCH__QCH_EN, CMU_NPUMEM_LH_INT_COMB_NPUMEM_0_QCH__CLK_REQ, CMU_NPUMEM_LH_INT_COMB_NPUMEM_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_NPUMEM_1_QCH,CMU_NPUMEM_LH_INT_COMB_NPUMEM_1_QCH__QCH_EN, CMU_NPUMEM_LH_INT_COMB_NPUMEM_1_QCH__CLK_REQ, CMU_NPUMEM_LH_INT_COMB_NPUMEM_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_NPUMEM_NOCP_QCH,CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCP_QCH__QCH_EN, CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCP_QCH__CLK_REQ, CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_NPUMEM_NOCP_QCH,CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__QCH_EN, CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__CLK_REQ, CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_NPUMEM_QCH,CMU_NPUMEM_SLH_AXI_MI_LP_DNC_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_SLH_AXI_MI_LP_DNC_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_SLH_AXI_MI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_NPUMEM_QCH,CMU_NPUMEM_SPC_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_SPC_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_SPC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NPUMEM_QCH,CMU_NPUMEM_SYSREG_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_SYSREG_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_SYSREG_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C00_QCH_P,CMU_PERIC0_I3C00_QCH_P__QCH_EN, CMU_PERIC0_I3C00_QCH_P__CLK_REQ, CMU_PERIC0_I3C00_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C00_QCH_S,CMU_PERIC0_I3C00_QCH_S__QCH_EN, CMU_PERIC0_I3C00_QCH_S__CLK_REQ, CMU_PERIC0_I3C00_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C01_QCH_P,CMU_PERIC0_I3C01_QCH_P__QCH_EN, CMU_PERIC0_I3C01_QCH_P__CLK_REQ, CMU_PERIC0_I3C01_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C01_QCH_S,CMU_PERIC0_I3C01_QCH_S__QCH_EN, CMU_PERIC0_I3C01_QCH_S__CLK_REQ, CMU_PERIC0_I3C01_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C12_QCH_P,CMU_PERIC0_I3C12_QCH_P__QCH_EN, CMU_PERIC0_I3C12_QCH_P__CLK_REQ, CMU_PERIC0_I3C12_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C12_QCH_S,CMU_PERIC0_I3C12_QCH_S__QCH_EN, CMU_PERIC0_I3C12_QCH_S__CLK_REQ, CMU_PERIC0_I3C12_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIC0_QCH,CMU_PERIC0_CMU_PERIC0_QCH__QCH_EN, CMU_PERIC0_CMU_PERIC0_QCH__CLK_REQ, CMU_PERIC0_CMU_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DBG_UART_QCH,CMU_PERIC0_DBG_UART_QCH__QCH_EN, CMU_PERIC0_DBG_UART_QCH__CLK_REQ, CMU_PERIC0_DBG_UART_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIC0_QCH,CMU_PERIC0_D_TZPC_PERIC0_QCH__QCH_EN, CMU_PERIC0_D_TZPC_PERIC0_QCH__CLK_REQ, CMU_PERIC0_D_TZPC_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_DSE_QCH,CMU_PERIC0_GPIO_DSE_QCH__QCH_EN, CMU_PERIC0_GPIO_DSE_QCH__CLK_REQ, CMU_PERIC0_GPIO_DSE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_PERIC0_QCH,CMU_PERIC0_GPIO_PERIC0_QCH__QCH_EN, CMU_PERIC0_GPIO_PERIC0_QCH__CLK_REQ, CMU_PERIC0_GPIO_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_PERIC0_QCH,CMU_PERIC0_LH_INT_COMB_PERIC0_QCH__QCH_EN, CMU_PERIC0_LH_INT_COMB_PERIC0_QCH__CLK_REQ, CMU_PERIC0_LH_INT_COMB_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PWM_QCH,CMU_PERIC0_PWM_QCH__QCH_EN, CMU_PERIC0_PWM_QCH__CLK_REQ, CMU_PERIC0_PWM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIC0_QCH,CMU_PERIC0_SLH_AXI_MI_P_PERIC0_QCH__QCH_EN, CMU_PERIC0_SLH_AXI_MI_P_PERIC0_QCH__CLK_REQ, CMU_PERIC0_SLH_AXI_MI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_PERIC0_QCH,CMU_PERIC0_SPC_PERIC0_QCH__QCH_EN, CMU_PERIC0_SPC_PERIC0_QCH__CLK_REQ, CMU_PERIC0_SPC_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIC0_QCH,CMU_PERIC0_SYSREG_PERIC0_QCH__QCH_EN, CMU_PERIC0_SYSREG_PERIC0_QCH__CLK_REQ, CMU_PERIC0_SYSREG_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI04_I2C_QCH,CMU_PERIC0_USI04_I2C_QCH__QCH_EN, CMU_PERIC0_USI04_I2C_QCH__CLK_REQ, CMU_PERIC0_USI04_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI04_USI_QCH,CMU_PERIC0_USI04_USI_QCH__QCH_EN, CMU_PERIC0_USI04_USI_QCH__CLK_REQ, CMU_PERIC0_USI04_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI12_I2C_QCH,CMU_PERIC0_USI12_I2C_QCH__QCH_EN, CMU_PERIC0_USI12_I2C_QCH__CLK_REQ, CMU_PERIC0_USI12_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI13_I2C_QCH,CMU_PERIC0_USI13_I2C_QCH__QCH_EN, CMU_PERIC0_USI13_I2C_QCH__CLK_REQ, CMU_PERIC0_USI13_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI22_SPI_I2C_QCH,CMU_PERIC0_USI22_SPI_I2C_QCH__QCH_EN, CMU_PERIC0_USI22_SPI_I2C_QCH__CLK_REQ, CMU_PERIC0_USI22_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C02_QCH_P,CMU_PERIC1_I3C02_QCH_P__QCH_EN, CMU_PERIC1_I3C02_QCH_P__CLK_REQ, CMU_PERIC1_I3C02_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C02_QCH_S,CMU_PERIC1_I3C02_QCH_S__QCH_EN, CMU_PERIC1_I3C02_QCH_S__CLK_REQ, CMU_PERIC1_I3C02_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C04_QCH_P,CMU_PERIC1_I3C04_QCH_P__QCH_EN, CMU_PERIC1_I3C04_QCH_P__CLK_REQ, CMU_PERIC1_I3C04_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C04_QCH_S,CMU_PERIC1_I3C04_QCH_S__QCH_EN, CMU_PERIC1_I3C04_QCH_S__CLK_REQ, CMU_PERIC1_I3C04_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C05_QCH_P,CMU_PERIC1_I3C05_QCH_P__QCH_EN, CMU_PERIC1_I3C05_QCH_P__CLK_REQ, CMU_PERIC1_I3C05_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C05_QCH_S,CMU_PERIC1_I3C05_QCH_S__QCH_EN, CMU_PERIC1_I3C05_QCH_S__CLK_REQ, CMU_PERIC1_I3C05_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(BT_UART_QCH,CMU_PERIC1_BT_UART_QCH__QCH_EN, CMU_PERIC1_BT_UART_QCH__CLK_REQ, CMU_PERIC1_BT_UART_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIC1_QCH,CMU_PERIC1_CMU_PERIC1_QCH__QCH_EN, CMU_PERIC1_CMU_PERIC1_QCH__CLK_REQ, CMU_PERIC1_CMU_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIC1_QCH,CMU_PERIC1_D_TZPC_PERIC1_QCH__QCH_EN, CMU_PERIC1_D_TZPC_PERIC1_QCH__CLK_REQ, CMU_PERIC1_D_TZPC_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_PERIC1_QCH,CMU_PERIC1_GPIO_PERIC1_QCH__QCH_EN, CMU_PERIC1_GPIO_PERIC1_QCH__CLK_REQ, CMU_PERIC1_GPIO_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_PERIC1_QCH,CMU_PERIC1_LH_INT_COMB_PERIC1_QCH__QCH_EN, CMU_PERIC1_LH_INT_COMB_PERIC1_QCH__CLK_REQ, CMU_PERIC1_LH_INT_COMB_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PERIC1_I2C_QCH,CMU_PERIC1_PERIC1_I2C_QCH__QCH_EN, CMU_PERIC1_PERIC1_I2C_QCH__CLK_REQ, CMU_PERIC1_PERIC1_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIC1_QCH,CMU_PERIC1_SLH_AXI_MI_P_PERIC1_QCH__QCH_EN, CMU_PERIC1_SLH_AXI_MI_P_PERIC1_QCH__CLK_REQ, CMU_PERIC1_SLH_AXI_MI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_PERIC1_QCH,CMU_PERIC1_SPC_PERIC1_QCH__QCH_EN, CMU_PERIC1_SPC_PERIC1_QCH__CLK_REQ, CMU_PERIC1_SPC_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIC1_QCH,CMU_PERIC1_SYSREG_PERIC1_QCH__QCH_EN, CMU_PERIC1_SYSREG_PERIC1_QCH__CLK_REQ, CMU_PERIC1_SYSREG_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI07_SPI_I2C_QCH,CMU_PERIC1_USI07_SPI_I2C_QCH__QCH_EN, CMU_PERIC1_USI07_SPI_I2C_QCH__CLK_REQ, CMU_PERIC1_USI07_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI07_USI_QCH,CMU_PERIC1_USI07_USI_QCH__QCH_EN, CMU_PERIC1_USI07_USI_QCH__CLK_REQ, CMU_PERIC1_USI07_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI08_SPI_I2C_QCH,CMU_PERIC1_USI08_SPI_I2C_QCH__QCH_EN, CMU_PERIC1_USI08_SPI_I2C_QCH__CLK_REQ, CMU_PERIC1_USI08_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI08_USI_QCH,CMU_PERIC1_USI08_USI_QCH__QCH_EN, CMU_PERIC1_USI08_USI_QCH__CLK_REQ, CMU_PERIC1_USI08_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI09_I2C_QCH,CMU_PERIC1_USI09_I2C_QCH__QCH_EN, CMU_PERIC1_USI09_I2C_QCH__CLK_REQ, CMU_PERIC1_USI09_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI09_USI_QCH,CMU_PERIC1_USI09_USI_QCH__QCH_EN, CMU_PERIC1_USI09_USI_QCH__CLK_REQ, CMU_PERIC1_USI09_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI10_I2C_QCH,CMU_PERIC1_USI10_I2C_QCH__QCH_EN, CMU_PERIC1_USI10_I2C_QCH__CLK_REQ, CMU_PERIC1_USI10_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI10_USI_QCH,CMU_PERIC1_USI10_USI_QCH__QCH_EN, CMU_PERIC1_USI10_USI_QCH__CLK_REQ, CMU_PERIC1_USI10_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI14_I2C_QCH,CMU_PERIC1_USI14_I2C_QCH__QCH_EN, CMU_PERIC1_USI14_I2C_QCH__CLK_REQ, CMU_PERIC1_USI14_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI15_I2C_QCH,CMU_PERIC1_USI15_I2C_QCH__QCH_EN, CMU_PERIC1_USI15_I2C_QCH__CLK_REQ, CMU_PERIC1_USI15_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI16_I2C_QCH,CMU_PERIC1_USI16_I2C_QCH__QCH_EN, CMU_PERIC1_USI16_I2C_QCH__CLK_REQ, CMU_PERIC1_USI16_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH,CMU_PERIC1_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__QCH_EN, CMU_PERIC1_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__CLK_REQ, CMU_PERIC1_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C03_OIS_QCH_P,CMU_PERIC2_I3C03_OIS_QCH_P__QCH_EN, CMU_PERIC2_I3C03_OIS_QCH_P__CLK_REQ, CMU_PERIC2_I3C03_OIS_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C03_OIS_QCH_S,CMU_PERIC2_I3C03_OIS_QCH_S__QCH_EN, CMU_PERIC2_I3C03_OIS_QCH_S__CLK_REQ, CMU_PERIC2_I3C03_OIS_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C06_QCH_P,CMU_PERIC2_I3C06_QCH_P__QCH_EN, CMU_PERIC2_I3C06_QCH_P__CLK_REQ, CMU_PERIC2_I3C06_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C06_QCH_S,CMU_PERIC2_I3C06_QCH_S__QCH_EN, CMU_PERIC2_I3C06_QCH_S__CLK_REQ, CMU_PERIC2_I3C06_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C07_QCH_P,CMU_PERIC2_I3C07_QCH_P__QCH_EN, CMU_PERIC2_I3C07_QCH_P__CLK_REQ, CMU_PERIC2_I3C07_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C07_QCH_S,CMU_PERIC2_I3C07_QCH_S__QCH_EN, CMU_PERIC2_I3C07_QCH_S__CLK_REQ, CMU_PERIC2_I3C07_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C08_QCH_P,CMU_PERIC2_I3C08_QCH_P__QCH_EN, CMU_PERIC2_I3C08_QCH_P__CLK_REQ, CMU_PERIC2_I3C08_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C08_QCH_S,CMU_PERIC2_I3C08_QCH_S__QCH_EN, CMU_PERIC2_I3C08_QCH_S__CLK_REQ, CMU_PERIC2_I3C08_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C09_QCH_P,CMU_PERIC2_I3C09_QCH_P__QCH_EN, CMU_PERIC2_I3C09_QCH_P__CLK_REQ, CMU_PERIC2_I3C09_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C09_QCH_S,CMU_PERIC2_I3C09_QCH_S__QCH_EN, CMU_PERIC2_I3C09_QCH_S__CLK_REQ, CMU_PERIC2_I3C09_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C10_QCH_P,CMU_PERIC2_I3C10_QCH_P__QCH_EN, CMU_PERIC2_I3C10_QCH_P__CLK_REQ, CMU_PERIC2_I3C10_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C10_QCH_S,CMU_PERIC2_I3C10_QCH_S__QCH_EN, CMU_PERIC2_I3C10_QCH_S__CLK_REQ, CMU_PERIC2_I3C10_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C11_QCH_P,CMU_PERIC2_I3C11_QCH_P__QCH_EN, CMU_PERIC2_I3C11_QCH_P__CLK_REQ, CMU_PERIC2_I3C11_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C11_QCH_S,CMU_PERIC2_I3C11_QCH_S__QCH_EN, CMU_PERIC2_I3C11_QCH_S__CLK_REQ, CMU_PERIC2_I3C11_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIC2_QCH,CMU_PERIC2_CMU_PERIC2_QCH__QCH_EN, CMU_PERIC2_CMU_PERIC2_QCH__CLK_REQ, CMU_PERIC2_CMU_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIC2_QCH,CMU_PERIC2_D_TZPC_PERIC2_QCH__QCH_EN, CMU_PERIC2_D_TZPC_PERIC2_QCH__CLK_REQ, CMU_PERIC2_D_TZPC_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_PERIC2_QCH,CMU_PERIC2_GPIO_PERIC2_QCH__QCH_EN, CMU_PERIC2_GPIO_PERIC2_QCH__CLK_REQ, CMU_PERIC2_GPIO_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_PERIC2_QCH,CMU_PERIC2_LH_INT_COMB_PERIC2_QCH__QCH_EN, CMU_PERIC2_LH_INT_COMB_PERIC2_QCH__CLK_REQ, CMU_PERIC2_LH_INT_COMB_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_CSIS_PERIC2_QCH,CMU_PERIC2_SLH_AXI_MI_LP_CSIS_PERIC2_QCH__QCH_EN, CMU_PERIC2_SLH_AXI_MI_LP_CSIS_PERIC2_QCH__CLK_REQ, CMU_PERIC2_SLH_AXI_MI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIC2_QCH,CMU_PERIC2_SLH_AXI_MI_P_PERIC2_QCH__QCH_EN, CMU_PERIC2_SLH_AXI_MI_P_PERIC2_QCH__CLK_REQ, CMU_PERIC2_SLH_AXI_MI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_PERIC2_QCH,CMU_PERIC2_SPC_PERIC2_QCH__QCH_EN, CMU_PERIC2_SPC_PERIC2_QCH__CLK_REQ, CMU_PERIC2_SPC_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIC2_QCH,CMU_PERIC2_SYSREG_PERIC2_QCH__QCH_EN, CMU_PERIC2_SYSREG_PERIC2_QCH__CLK_REQ, CMU_PERIC2_SYSREG_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI00_SPI_I2C_QCH,CMU_PERIC2_USI00_SPI_I2C_QCH__QCH_EN, CMU_PERIC2_USI00_SPI_I2C_QCH__CLK_REQ, CMU_PERIC2_USI00_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI00_USI_QCH,CMU_PERIC2_USI00_USI_QCH__QCH_EN, CMU_PERIC2_USI00_USI_QCH__CLK_REQ, CMU_PERIC2_USI00_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI01_SPI_I2C_QCH,CMU_PERIC2_USI01_SPI_I2C_QCH__QCH_EN, CMU_PERIC2_USI01_SPI_I2C_QCH__CLK_REQ, CMU_PERIC2_USI01_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI01_USI_QCH,CMU_PERIC2_USI01_USI_QCH__QCH_EN, CMU_PERIC2_USI01_USI_QCH__CLK_REQ, CMU_PERIC2_USI01_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI02_I2C_QCH,CMU_PERIC2_USI02_I2C_QCH__QCH_EN, CMU_PERIC2_USI02_I2C_QCH__CLK_REQ, CMU_PERIC2_USI02_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI02_USI_QCH,CMU_PERIC2_USI02_USI_QCH__QCH_EN, CMU_PERIC2_USI02_USI_QCH__CLK_REQ, CMU_PERIC2_USI02_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI03_I2C_QCH,CMU_PERIC2_USI03_I2C_QCH__QCH_EN, CMU_PERIC2_USI03_I2C_QCH__CLK_REQ, CMU_PERIC2_USI03_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI03_USI_QCH,CMU_PERIC2_USI03_USI_QCH__QCH_EN, CMU_PERIC2_USI03_USI_QCH__CLK_REQ, CMU_PERIC2_USI03_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI05_I2C_QCH,CMU_PERIC2_USI05_I2C_QCH__QCH_EN, CMU_PERIC2_USI05_I2C_QCH__CLK_REQ, CMU_PERIC2_USI05_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI05_USI_OIS_QCH,CMU_PERIC2_USI05_USI_OIS_QCH__QCH_EN, CMU_PERIC2_USI05_USI_OIS_QCH__CLK_REQ, CMU_PERIC2_USI05_USI_OIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI06_I2C_QCH,CMU_PERIC2_USI06_I2C_QCH__QCH_EN, CMU_PERIC2_USI06_I2C_QCH__CLK_REQ, CMU_PERIC2_USI06_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI06_USI_OIS_QCH,CMU_PERIC2_USI06_USI_OIS_QCH__QCH_EN, CMU_PERIC2_USI06_USI_OIS_QCH__CLK_REQ, CMU_PERIC2_USI06_USI_OIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI11_I2C_QCH,CMU_PERIC2_USI11_I2C_QCH__QCH_EN, CMU_PERIC2_USI11_I2C_QCH__CLK_REQ, CMU_PERIC2_USI11_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI11_USI_QCH,CMU_PERIC2_USI11_USI_QCH__QCH_EN, CMU_PERIC2_USI11_USI_QCH__CLK_REQ, CMU_PERIC2_USI11_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI17_I2C_QCH,CMU_PERIC2_USI17_I2C_QCH__QCH_EN, CMU_PERIC2_USI17_I2C_QCH__CLK_REQ, CMU_PERIC2_USI17_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI18_I2C_QCH,CMU_PERIC2_USI18_I2C_QCH__QCH_EN, CMU_PERIC2_USI18_I2C_QCH__CLK_REQ, CMU_PERIC2_USI18_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI19_I2C_QCH,CMU_PERIC2_USI19_I2C_QCH__QCH_EN, CMU_PERIC2_USI19_I2C_QCH__CLK_REQ, CMU_PERIC2_USI19_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI20_I2C_QCH,CMU_PERIC2_USI20_I2C_QCH__QCH_EN, CMU_PERIC2_USI20_I2C_QCH__CLK_REQ, CMU_PERIC2_USI20_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI21_I2C_QCH,CMU_PERIC2_USI21_I2C_QCH__QCH_EN, CMU_PERIC2_USI21_I2C_QCH__CLK_REQ, CMU_PERIC2_USI21_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH,CMU_PERIC2_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__QCH_EN, CMU_PERIC2_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__CLK_REQ, CMU_PERIC2_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(OTP_CON_SUB_QCH,CMU_PERIS_OTP_CON_SUB_QCH__QCH_EN, CMU_PERIS_OTP_CON_SUB_QCH__CLK_REQ, CMU_PERIS_OTP_CON_SUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(OTP_CON_TOP_QCH,CMU_PERIS_OTP_CON_TOP_QCH__QCH_EN, CMU_PERIS_OTP_CON_TOP_QCH__CLK_REQ, CMU_PERIS_OTP_CON_TOP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GIC_QCH,CMU_PERIS_GIC_QCH__QCH_EN, CMU_PERIS_GIC_QCH__CLK_REQ, CMU_PERIS_GIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH,CMU_PERIS_LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH__QCH_EN, CMU_PERIS_LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH__CLK_REQ, CMU_PERIS_LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH,CMU_PERIS_LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH__QCH_EN, CMU_PERIS_LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH__CLK_REQ, CMU_PERIS_LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_GIC_PERIS_QCH,CMU_PERIS_SLH_AXI_MI_P_GIC_PERIS_QCH__QCH_EN, CMU_PERIS_SLH_AXI_MI_P_GIC_PERIS_QCH__CLK_REQ, CMU_PERIS_SLH_AXI_MI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_PERIS_QCH,CMU_PERIS_LH_AXI_SI_D_PERIS_QCH__QCH_EN, CMU_PERIS_LH_AXI_SI_D_PERIS_QCH__CLK_REQ, CMU_PERIS_LH_AXI_SI_D_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_PERIS_QCH,CMU_PERIS_LLCAID_D_PERIS_QCH__QCH_EN, CMU_PERIS_LLCAID_D_PERIS_QCH__CLK_REQ, CMU_PERIS_LLCAID_D_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PDMA_QCH,CMU_PERIS_PDMA_QCH__QCH_EN, CMU_PERIS_PDMA_QCH__CLK_REQ, CMU_PERIS_PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PERIS_QCH_S0,CMU_PERIS_S2MPU_S0_PERIS_QCH_S0__QCH_EN, CMU_PERIS_S2MPU_S0_PERIS_QCH_S0__CLK_REQ, CMU_PERIS_S2MPU_S0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_PERIS_QCH_S0,CMU_PERIS_S2MPU_S0_PMMU0_PERIS_QCH_S0__QCH_EN, CMU_PERIS_S2MPU_S0_PMMU0_PERIS_QCH_S0__CLK_REQ, CMU_PERIS_S2MPU_S0_PMMU0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_PERIS_QCH,CMU_PERIS_SLH_AST_SI_G_PPMU_PERIS_QCH__QCH_EN, CMU_PERIS_SLH_AST_SI_G_PPMU_PERIS_QCH__CLK_REQ, CMU_PERIS_SLH_AST_SI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPDMA_QCH,CMU_PERIS_SPDMA_QCH__QCH_EN, CMU_PERIS_SPDMA_QCH__CLK_REQ, CMU_PERIS_SPDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_PDMA_QCH,CMU_PERIS_VGEN_D_PDMA_QCH__QCH_EN, CMU_PERIS_VGEN_D_PDMA_QCH__CLK_REQ, CMU_PERIS_VGEN_D_PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_SPDMA_QCH,CMU_PERIS_VGEN_D_SPDMA_QCH__QCH_EN, CMU_PERIS_VGEN_D_SPDMA_QCH__CLK_REQ, CMU_PERIS_VGEN_D_SPDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIS_QCH,CMU_PERIS_CMU_PERIS_QCH__QCH_EN, CMU_PERIS_CMU_PERIS_QCH__CLK_REQ, CMU_PERIS_CMU_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIS_QCH,CMU_PERIS_D_TZPC_PERIS_QCH__QCH_EN, CMU_PERIS_D_TZPC_PERIS_QCH__CLK_REQ, CMU_PERIS_D_TZPC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_PERIS_QCH,CMU_PERIS_LH_INT_COMB_PERIS_QCH__QCH_EN, CMU_PERIS_LH_INT_COMB_PERIS_QCH__CLK_REQ, CMU_PERIS_LH_INT_COMB_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PARITY_INT_COMB_QCH,CMU_PERIS_PARITY_INT_COMB_QCH__QCH_EN, CMU_PERIS_PARITY_INT_COMB_QCH__CLK_REQ, CMU_PERIS_PARITY_INT_COMB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_PERIS_QCH,CMU_PERIS_PPMU_D_PERIS_QCH__QCH_EN, CMU_PERIS_PPMU_D_PERIS_QCH__CLK_REQ, CMU_PERIS_PPMU_D_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_D_PDMA_QCH,CMU_PERIS_QE_D_PDMA_QCH__QCH_EN, CMU_PERIS_QE_D_PDMA_QCH__CLK_REQ, CMU_PERIS_QE_D_PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_D_SPDMA_QCH,CMU_PERIS_QE_D_SPDMA_QCH__QCH_EN, CMU_PERIS_QE_D_SPDMA_QCH__CLK_REQ, CMU_PERIS_QE_D_SPDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_PERIS_QCH,CMU_PERIS_S2PC_PERIS_QCH__QCH_EN, CMU_PERIS_S2PC_PERIS_QCH__CLK_REQ, CMU_PERIS_S2PC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIS_QCH,CMU_PERIS_SLH_AXI_MI_P_PERIS_QCH__QCH_EN, CMU_PERIS_SLH_AXI_MI_P_PERIS_QCH__CLK_REQ, CMU_PERIS_SLH_AXI_MI_P_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_PERIS_QCH,CMU_PERIS_SPC_PERIS_QCH__QCH_EN, CMU_PERIS_SPC_PERIS_QCH__CLK_REQ, CMU_PERIS_SPC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIS_QCH,CMU_PERIS_SYSREG_PERIS_QCH__QCH_EN, CMU_PERIS_SYSREG_PERIS_QCH__CLK_REQ, CMU_PERIS_SYSREG_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_0_QCH,CMU_PERIS_TMU_0_QCH__QCH_EN, CMU_PERIS_TMU_0_QCH__CLK_REQ, CMU_PERIS_TMU_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_1_QCH,CMU_PERIS_TMU_1_QCH__QCH_EN, CMU_PERIS_TMU_1_QCH__CLK_REQ, CMU_PERIS_TMU_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_2_QCH,CMU_PERIS_TMU_2_QCH__QCH_EN, CMU_PERIS_TMU_2_QCH__CLK_REQ, CMU_PERIS_TMU_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_3_QCH,CMU_PERIS_TMU_3_QCH__QCH_EN, CMU_PERIS_TMU_3_QCH__CLK_REQ, CMU_PERIS_TMU_3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_4_QCH,CMU_PERIS_TMU_4_QCH__QCH_EN, CMU_PERIS_TMU_4_QCH__CLK_REQ, CMU_PERIS_TMU_4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT0_QCH,CMU_PERIS_WDT0_QCH__QCH_EN, CMU_PERIS_WDT0_QCH__CLK_REQ, CMU_PERIS_WDT0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT1_QCH,CMU_PERIS_WDT1_QCH__QCH_EN, CMU_PERIS_WDT1_QCH__CLK_REQ, CMU_PERIS_WDT1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_RGBP_QCH,CMU_RGBP_LH_ACEL_SI_D0_RGBP_QCH__QCH_EN, CMU_RGBP_LH_ACEL_SI_D0_RGBP_QCH__CLK_REQ, CMU_RGBP_LH_ACEL_SI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D1_RGBP_QCH,CMU_RGBP_LH_ACEL_SI_D1_RGBP_QCH__QCH_EN, CMU_RGBP_LH_ACEL_SI_D1_RGBP_QCH__CLK_REQ, CMU_RGBP_LH_ACEL_SI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_BYRP_RGBP_QCH,CMU_RGBP_LH_AST_MI_OTF0_BYRP_RGBP_QCH__QCH_EN, CMU_RGBP_LH_AST_MI_OTF0_BYRP_RGBP_QCH__CLK_REQ, CMU_RGBP_LH_AST_MI_OTF0_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_BYRP_RGBP_QCH,CMU_RGBP_LH_AST_MI_OTF1_BYRP_RGBP_QCH__QCH_EN, CMU_RGBP_LH_AST_MI_OTF1_BYRP_RGBP_QCH__CLK_REQ, CMU_RGBP_LH_AST_MI_OTF1_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_BYRP_RGBP_QCH,CMU_RGBP_LH_AST_MI_OTF2_BYRP_RGBP_QCH__QCH_EN, CMU_RGBP_LH_AST_MI_OTF2_BYRP_RGBP_QCH__CLK_REQ, CMU_RGBP_LH_AST_MI_OTF2_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_BYRP_RGBP_QCH,CMU_RGBP_LH_AST_MI_OTF3_BYRP_RGBP_QCH__QCH_EN, CMU_RGBP_LH_AST_MI_OTF3_BYRP_RGBP_QCH__CLK_REQ, CMU_RGBP_LH_AST_MI_OTF3_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_RGBP_CSIS_QCH,CMU_RGBP_LH_AST_SI_OTF0_RGBP_CSIS_QCH__QCH_EN, CMU_RGBP_LH_AST_SI_OTF0_RGBP_CSIS_QCH__CLK_REQ, CMU_RGBP_LH_AST_SI_OTF0_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_RGBP_CSIS_QCH,CMU_RGBP_LH_AST_SI_OTF1_RGBP_CSIS_QCH__QCH_EN, CMU_RGBP_LH_AST_SI_OTF1_RGBP_CSIS_QCH__CLK_REQ, CMU_RGBP_LH_AST_SI_OTF1_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_RGBP_CSIS_QCH,CMU_RGBP_LH_AST_SI_OTF2_RGBP_CSIS_QCH__QCH_EN, CMU_RGBP_LH_AST_SI_OTF2_RGBP_CSIS_QCH__CLK_REQ, CMU_RGBP_LH_AST_SI_OTF2_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_RGBP_CSIS_QCH,CMU_RGBP_LH_AST_SI_OTF3_RGBP_CSIS_QCH__QCH_EN, CMU_RGBP_LH_AST_SI_OTF3_RGBP_CSIS_QCH__CLK_REQ, CMU_RGBP_LH_AST_SI_OTF3_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_RGBP_QCH,CMU_RGBP_LLCAID_D0_RGBP_QCH__QCH_EN, CMU_RGBP_LLCAID_D0_RGBP_QCH__CLK_REQ, CMU_RGBP_LLCAID_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_RGBP_QCH,CMU_RGBP_LLCAID_D1_RGBP_QCH__QCH_EN, CMU_RGBP_LLCAID_D1_RGBP_QCH__CLK_REQ, CMU_RGBP_LLCAID_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(L_SIU_RGBP_QCH,CMU_RGBP_L_SIU_RGBP_QCH__QCH_EN, CMU_RGBP_L_SIU_RGBP_QCH__CLK_REQ, CMU_RGBP_L_SIU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RGBP_QCH,CMU_RGBP_RGBP_QCH__QCH_EN, CMU_RGBP_RGBP_QCH__CLK_REQ, CMU_RGBP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RGBP_QCH_VOTF0,CMU_RGBP_RGBP_QCH_VOTF0__QCH_EN, CMU_RGBP_RGBP_QCH_VOTF0__CLK_REQ, CMU_RGBP_RGBP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_RGBP_QCH,CMU_RGBP_SLH_AST_SI_G_PPMU_RGBP_QCH__QCH_EN, CMU_RGBP_SLH_AST_SI_G_PPMU_RGBP_QCH__CLK_REQ, CMU_RGBP_SLH_AST_SI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_RGBP_QCH_S0,CMU_RGBP_SYSMMU_S0_PMMU0_RGBP_QCH_S0__QCH_EN, CMU_RGBP_SYSMMU_S0_PMMU0_RGBP_QCH_S0__CLK_REQ, CMU_RGBP_SYSMMU_S0_PMMU0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_RGBP_QCH_S0,CMU_RGBP_SYSMMU_S0_PMMU1_RGBP_QCH_S0__QCH_EN, CMU_RGBP_SYSMMU_S0_PMMU1_RGBP_QCH_S0__CLK_REQ, CMU_RGBP_SYSMMU_S0_PMMU1_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_RGBP_QCH_S0,CMU_RGBP_SYSMMU_S0_RGBP_QCH_S0__QCH_EN, CMU_RGBP_SYSMMU_S0_RGBP_QCH_S0__CLK_REQ, CMU_RGBP_SYSMMU_S0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D10_RGBP_QCH,CMU_RGBP_VGEN_D10_RGBP_QCH__QCH_EN, CMU_RGBP_VGEN_D10_RGBP_QCH__CLK_REQ, CMU_RGBP_VGEN_D10_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D11_RGBP_QCH,CMU_RGBP_VGEN_D11_RGBP_QCH__QCH_EN, CMU_RGBP_VGEN_D11_RGBP_QCH__CLK_REQ, CMU_RGBP_VGEN_D11_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D12_RGBP_QCH,CMU_RGBP_VGEN_D12_RGBP_QCH__QCH_EN, CMU_RGBP_VGEN_D12_RGBP_QCH__CLK_REQ, CMU_RGBP_VGEN_D12_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D13_RGBP_QCH,CMU_RGBP_VGEN_D13_RGBP_QCH__QCH_EN, CMU_RGBP_VGEN_D13_RGBP_QCH__CLK_REQ, CMU_RGBP_VGEN_D13_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_RGBP_QCH,CMU_RGBP_VGEN_LITE_RGBP_QCH__QCH_EN, CMU_RGBP_VGEN_LITE_RGBP_QCH__CLK_REQ, CMU_RGBP_VGEN_LITE_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_RGBP_QCH,CMU_RGBP_CMU_RGBP_QCH__QCH_EN, CMU_RGBP_CMU_RGBP_QCH__CLK_REQ, CMU_RGBP_CMU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_RGBP_QCH,CMU_RGBP_D_TZPC_RGBP_QCH__QCH_EN, CMU_RGBP_D_TZPC_RGBP_QCH__CLK_REQ, CMU_RGBP_D_TZPC_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_RGBP_QCH,CMU_RGBP_LH_INT_COMB_RGBP_QCH__QCH_EN, CMU_RGBP_LH_INT_COMB_RGBP_QCH__CLK_REQ, CMU_RGBP_LH_INT_COMB_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_RGBP_QCH,CMU_RGBP_PPMU_D0_RGBP_QCH__QCH_EN, CMU_RGBP_PPMU_D0_RGBP_QCH__CLK_REQ, CMU_RGBP_PPMU_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_RGBP_QCH,CMU_RGBP_PPMU_D1_RGBP_QCH__QCH_EN, CMU_RGBP_PPMU_D1_RGBP_QCH__CLK_REQ, CMU_RGBP_PPMU_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_RGBP_QCH,CMU_RGBP_S2PC_RGBP_QCH__QCH_EN, CMU_RGBP_S2PC_RGBP_QCH__CLK_REQ, CMU_RGBP_S2PC_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_RGBP_QCH,CMU_RGBP_SLH_AXI_MI_P_RGBP_QCH__QCH_EN, CMU_RGBP_SLH_AXI_MI_P_RGBP_QCH__CLK_REQ, CMU_RGBP_SLH_AXI_MI_P_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_RGBP_QCH,CMU_RGBP_SPC_RGBP_QCH__QCH_EN, CMU_RGBP_SPC_RGBP_QCH__CLK_REQ, CMU_RGBP_SPC_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_RGBP_QCH,CMU_RGBP_SYSREG_RGBP_QCH__QCH_EN, CMU_RGBP_SYSREG_RGBP_QCH__CLK_REQ, CMU_RGBP_SYSREG_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SDMA_QCH,CMU_SDMA_IP_SDMA_QCH__QCH_EN, CMU_SDMA_IP_SDMA_QCH__CLK_REQ, CMU_SDMA_IP_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ, CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,CMU_SDMA_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_MMU_DNC_SDMA_QCH,CMU_SDMA_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__QCH_EN, CMU_SDMA_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_SDMA_NOCL2A_QCH,CMU_SDMA_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH__QCH_EN, CMU_SDMA_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH__CLK_REQ, CMU_SDMA_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_SDMA_NOCL2A_QCH,CMU_SDMA_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH__QCH_EN, CMU_SDMA_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH__CLK_REQ, CMU_SDMA_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D2_SDMA_NOCL2A_QCH,CMU_SDMA_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH__QCH_EN, CMU_SDMA_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH__CLK_REQ, CMU_SDMA_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D3_SDMA_NOCL2A_QCH,CMU_SDMA_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH__QCH_EN, CMU_SDMA_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH__CLK_REQ, CMU_SDMA_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_SDMA_QCH,CMU_SDMA_LLCAID_D0_SDMA_QCH__QCH_EN, CMU_SDMA_LLCAID_D0_SDMA_QCH__CLK_REQ, CMU_SDMA_LLCAID_D0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_SDMA_QCH,CMU_SDMA_LLCAID_D1_SDMA_QCH__QCH_EN, CMU_SDMA_LLCAID_D1_SDMA_QCH__CLK_REQ, CMU_SDMA_LLCAID_D1_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D2_SDMA_QCH,CMU_SDMA_LLCAID_D2_SDMA_QCH__QCH_EN, CMU_SDMA_LLCAID_D2_SDMA_QCH__CLK_REQ, CMU_SDMA_LLCAID_D2_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D3_SDMA_QCH,CMU_SDMA_LLCAID_D3_SDMA_QCH__QCH_EN, CMU_SDMA_LLCAID_D3_SDMA_QCH__CLK_REQ, CMU_SDMA_LLCAID_D3_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_IPDNC_QCH,CMU_SDMA_LLCAID_D_IPDNC_QCH__QCH_EN, CMU_SDMA_LLCAID_D_IPDNC_QCH__CLK_REQ, CMU_SDMA_LLCAID_D_IPDNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SDMA_NOCD_QCH,CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCD_QCH__QCH_EN, CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCD_QCH__CLK_REQ, CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SDMA_NOCD_QCH,CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__QCH_EN, CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__CLK_REQ, CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_SDMA_QCH,CMU_SDMA_SIU_G_PPMU_SDMA_QCH__QCH_EN, CMU_SDMA_SIU_G_PPMU_SDMA_QCH__CLK_REQ, CMU_SDMA_SIU_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_SDMA_QCH,CMU_SDMA_SLH_AST_SI_G_PPMU_SDMA_QCH__QCH_EN, CMU_SDMA_SLH_AST_SI_G_PPMU_SDMA_QCH__CLK_REQ, CMU_SDMA_SLH_AST_SI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_SDMA_QCH_S0,CMU_SDMA_SYSMMU_S0_PMMU0_SDMA_QCH_S0__QCH_EN, CMU_SDMA_SYSMMU_S0_PMMU0_SDMA_QCH_S0__CLK_REQ, CMU_SDMA_SYSMMU_S0_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_SDMA_QCH_S0,CMU_SDMA_SYSMMU_S0_PMMU1_SDMA_QCH_S0__QCH_EN, CMU_SDMA_SYSMMU_S0_PMMU1_SDMA_QCH_S0__CLK_REQ, CMU_SDMA_SYSMMU_S0_PMMU1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_SDMA_QCH_S0,CMU_SDMA_SYSMMU_S0_PMMU2_SDMA_QCH_S0__QCH_EN, CMU_SDMA_SYSMMU_S0_PMMU2_SDMA_QCH_S0__CLK_REQ, CMU_SDMA_SYSMMU_S0_PMMU2_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU3_SDMA_QCH_S0,CMU_SDMA_SYSMMU_S0_PMMU3_SDMA_QCH_S0__QCH_EN, CMU_SDMA_SYSMMU_S0_PMMU3_SDMA_QCH_S0__CLK_REQ, CMU_SDMA_SYSMMU_S0_PMMU3_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_SDMA_QCH_S0,CMU_SDMA_SYSMMU_S0_SDMA_QCH_S0__QCH_EN, CMU_SDMA_SYSMMU_S0_SDMA_QCH_S0__CLK_REQ, CMU_SDMA_SYSMMU_S0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_PMMU0_SDMA_QCH_S0,CMU_SDMA_SYSMMU_S1_PMMU0_SDMA_QCH_S0__QCH_EN, CMU_SDMA_SYSMMU_S1_PMMU0_SDMA_QCH_S0__CLK_REQ, CMU_SDMA_SYSMMU_S1_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_SDMA_QCH_S0,CMU_SDMA_SYSMMU_S1_SDMA_QCH_S0__QCH_EN, CMU_SDMA_SYSMMU_S1_SDMA_QCH_S0__CLK_REQ, CMU_SDMA_SYSMMU_S1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D0_SDMA_QCH,CMU_SDMA_VGEN_D0_SDMA_QCH__QCH_EN, CMU_SDMA_VGEN_D0_SDMA_QCH__CLK_REQ, CMU_SDMA_VGEN_D0_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D1_SDMA_QCH,CMU_SDMA_VGEN_D1_SDMA_QCH__QCH_EN, CMU_SDMA_VGEN_D1_SDMA_QCH__CLK_REQ, CMU_SDMA_VGEN_D1_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D2_SDMA_QCH,CMU_SDMA_VGEN_D2_SDMA_QCH__QCH_EN, CMU_SDMA_VGEN_D2_SDMA_QCH__CLK_REQ, CMU_SDMA_VGEN_D2_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D3_SDMA_QCH,CMU_SDMA_VGEN_D3_SDMA_QCH__QCH_EN, CMU_SDMA_VGEN_D3_SDMA_QCH__CLK_REQ, CMU_SDMA_VGEN_D3_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_IPDNC_QCH,CMU_SDMA_VGEN_D_IPDNC_QCH__QCH_EN, CMU_SDMA_VGEN_D_IPDNC_QCH__CLK_REQ, CMU_SDMA_VGEN_D_IPDNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_SDMA_QCH,CMU_SDMA_CMU_SDMA_QCH__QCH_EN, CMU_SDMA_CMU_SDMA_QCH__CLK_REQ, CMU_SDMA_CMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_SDMA_QCH,CMU_SDMA_D_TZPC_SDMA_QCH__QCH_EN, CMU_SDMA_D_TZPC_SDMA_QCH__CLK_REQ, CMU_SDMA_D_TZPC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_SDMA_QCH,CMU_SDMA_ECU_SDMA_QCH__QCH_EN, CMU_SDMA_ECU_SDMA_QCH__CLK_REQ, CMU_SDMA_ECU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_SDMA_QCH,CMU_SDMA_LH_INT_COMB_SDMA_QCH__QCH_EN, CMU_SDMA_LH_INT_COMB_SDMA_QCH__CLK_REQ, CMU_SDMA_LH_INT_COMB_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_IPDNC_QCH,CMU_SDMA_PPMU_IPDNC_QCH__QCH_EN, CMU_SDMA_PPMU_IPDNC_QCH__CLK_REQ, CMU_SDMA_PPMU_IPDNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SDMA0_QCH,CMU_SDMA_PPMU_SDMA0_QCH__QCH_EN, CMU_SDMA_PPMU_SDMA0_QCH__CLK_REQ, CMU_SDMA_PPMU_SDMA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SDMA1_QCH,CMU_SDMA_PPMU_SDMA1_QCH__QCH_EN, CMU_SDMA_PPMU_SDMA1_QCH__CLK_REQ, CMU_SDMA_PPMU_SDMA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SDMA2_QCH,CMU_SDMA_PPMU_SDMA2_QCH__QCH_EN, CMU_SDMA_PPMU_SDMA2_QCH__CLK_REQ, CMU_SDMA_PPMU_SDMA2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SDMA3_QCH,CMU_SDMA_PPMU_SDMA3_QCH__QCH_EN, CMU_SDMA_PPMU_SDMA3_QCH__CLK_REQ, CMU_SDMA_PPMU_SDMA3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SDMA_NOCP_QCH,CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCP_QCH__QCH_EN, CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCP_QCH__CLK_REQ, CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SDMA_NOCP_QCH,CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__QCH_EN, CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__CLK_REQ, CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_SDMA_QCH,CMU_SDMA_S2PC_SDMA_QCH__QCH_EN, CMU_SDMA_S2PC_SDMA_QCH__CLK_REQ, CMU_SDMA_S2PC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_SDMA_QCH,CMU_SDMA_SLH_AXI_MI_LP_DNC_SDMA_QCH__QCH_EN, CMU_SDMA_SLH_AXI_MI_LP_DNC_SDMA_QCH__CLK_REQ, CMU_SDMA_SLH_AXI_MI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_SDMA_QCH,CMU_SDMA_SPC_SDMA_QCH__QCH_EN, CMU_SDMA_SPC_SDMA_QCH__CLK_REQ, CMU_SDMA_SPC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_SDMA_QCH,CMU_SDMA_SYSREG_SDMA_QCH__QCH_EN, CMU_SDMA_SYSREG_SDMA_QCH__CLK_REQ, CMU_SDMA_SYSREG_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_SDMA_QCH,CMU_SDMA_TREX_D_SDMA_QCH__QCH_EN, CMU_SDMA_TREX_D_SDMA_QCH__CLK_REQ, CMU_SDMA_TREX_D_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SNPU_QCH,CMU_SNPU_IP_SNPU_QCH__QCH_EN, CMU_SNPU_IP_SNPU_QCH__CLK_REQ, CMU_SNPU_IP_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SNPU_CU_QCH,CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_CU_QCH__QCH_EN, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_CU_QCH__CLK_REQ, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_CU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH,CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH,CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH__QCH_EN, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH__CLK_REQ, CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,CMU_SNPU_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__QCH_EN, CMU_SNPU_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,CMU_SNPU_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__QCH_EN, CMU_SNPU_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__CLK_REQ, CMU_SNPU_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,CMU_SNPU_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__QCH_EN, CMU_SNPU_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__CLK_REQ, CMU_SNPU_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SNPU_NOCD_QCH,CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCD_QCH__QCH_EN, CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCD_QCH__CLK_REQ, CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SNPU_NOCD_QCH,CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__QCH_EN, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__CLK_REQ, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_SNPU_QCH,CMU_SNPU_CMU_SNPU_QCH__QCH_EN, CMU_SNPU_CMU_SNPU_QCH__CLK_REQ, CMU_SNPU_CMU_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_SNPU_QCH,CMU_SNPU_D_TZPC_SNPU_QCH__QCH_EN, CMU_SNPU_D_TZPC_SNPU_QCH__CLK_REQ, CMU_SNPU_D_TZPC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_SNPU_QCH,CMU_SNPU_ECU_SNPU_QCH__QCH_EN, CMU_SNPU_ECU_SNPU_QCH__CLK_REQ, CMU_SNPU_ECU_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_SNPU_QCH_PCLK,CMU_SNPU_HTU_SNPU_QCH_PCLK__QCH_EN, CMU_SNPU_HTU_SNPU_QCH_PCLK__CLK_REQ, CMU_SNPU_HTU_SNPU_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_SNPU_QCH,CMU_SNPU_LH_INT_COMB_SNPU_QCH__QCH_EN, CMU_SNPU_LH_INT_COMB_SNPU_QCH__CLK_REQ, CMU_SNPU_LH_INT_COMB_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SNPU_NOCP_QCH,CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCP_QCH__QCH_EN, CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCP_QCH__CLK_REQ, CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SNPU_NOCP_QCH,CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__QCH_EN, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__CLK_REQ, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_SNPU_QCH,CMU_SNPU_SLH_AXI_MI_LP_DNC_SNPU_QCH__QCH_EN, CMU_SNPU_SLH_AXI_MI_LP_DNC_SNPU_QCH__CLK_REQ, CMU_SNPU_SLH_AXI_MI_LP_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_SNPU_QCH,CMU_SNPU_SPC_SNPU_QCH__QCH_EN, CMU_SNPU_SPC_SNPU_QCH__CLK_REQ, CMU_SNPU_SPC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_SNPU_QCH,CMU_SNPU_SYSREG_SNPU_QCH__QCH_EN, CMU_SNPU_SYSREG_SNPU_QCH__CLK_REQ, CMU_SNPU_SYSREG_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_SNPU_OSCCLK_QCH,CMU_SNPU_RSTNSYNC_CLK_SNPU_OSCCLK_QCH__QCH_EN, CMU_SNPU_RSTNSYNC_CLK_SNPU_OSCCLK_QCH__CLK_REQ, CMU_SNPU_RSTNSYNC_CLK_SNPU_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_SNPU_QCH_CLK,CMU_SNPU_HTU_SNPU_QCH_CLK__QCH_EN, CMU_SNPU_HTU_SNPU_QCH_CLK__CLK_REQ, CMU_SNPU_HTU_SNPU_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SNPU_XMAA0_QCH,CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH__QCH_EN, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH__CLK_REQ, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SNPU_QCH_CORE,CMU_SNPU_IP_SNPU_QCH_CORE__QCH_EN, CMU_SNPU_IP_SNPU_QCH_CORE__CLK_REQ, CMU_SNPU_IP_SNPU_QCH_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_SNPU_XMAA1_QCH,CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH__QCH_EN, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH__CLK_REQ, CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_PSP_QCH,CMU_PSP_LH_AXI_MI_IP_PSP_QCH__QCH_EN, CMU_PSP_LH_AXI_MI_IP_PSP_QCH__CLK_REQ, CMU_PSP_LH_AXI_MI_IP_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_PSP_QCH,CMU_PSP_LLCAID_D_PSP_QCH__QCH_EN, CMU_PSP_LLCAID_D_PSP_QCH__CLK_REQ, CMU_PSP_LLCAID_D_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_PSP_CM35P_QCH,CMU_PSP_RSTNSYNC_CLK_PSP_CM35P_QCH__QCH_EN, CMU_PSP_RSTNSYNC_CLK_PSP_CM35P_QCH__CLK_REQ, CMU_PSP_RSTNSYNC_CLK_PSP_CM35P_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_PSP_PUF_QCH,CMU_PSP_RSTNSYNC_SR_CLK_PSP_PUF_QCH__QCH_EN, CMU_PSP_RSTNSYNC_SR_CLK_PSP_PUF_QCH__CLK_REQ, CMU_PSP_RSTNSYNC_SR_CLK_PSP_PUF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_PSP_QCH,CMU_PSP_S2MPU_S0_PMMU0_PSP_QCH__QCH_EN, CMU_PSP_S2MPU_S0_PMMU0_PSP_QCH__CLK_REQ, CMU_PSP_S2MPU_S0_PMMU0_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PSP_QCH,CMU_PSP_S2MPU_S0_PSP_QCH__QCH_EN, CMU_PSP_S2MPU_S0_PSP_QCH__CLK_REQ, CMU_PSP_S2MPU_S0_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_PSP_QCH,CMU_PSP_SLH_AST_SI_G_PPMU_PSP_QCH__QCH_EN, CMU_PSP_SLH_AST_SI_G_PPMU_PSP_QCH__CLK_REQ, CMU_PSP_SLH_AST_SI_G_PPMU_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_BARAC_D,CMU_PSP_SS_PSP_QCH_BARAC_D__QCH_EN, CMU_PSP_SS_PSP_QCH_BARAC_D__CLK_REQ, CMU_PSP_SS_PSP_QCH_BARAC_D__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_BARAC_P,CMU_PSP_SS_PSP_QCH_BARAC_P__QCH_EN, CMU_PSP_SS_PSP_QCH_BARAC_P__CLK_REQ, CMU_PSP_SS_PSP_QCH_BARAC_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_CM35P,CMU_PSP_SS_PSP_QCH_CM35P__QCH_EN, CMU_PSP_SS_PSP_QCH_CM35P__CLK_REQ, CMU_PSP_SS_PSP_QCH_CM35P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_DBG,CMU_PSP_SS_PSP_QCH_DBG__QCH_EN, CMU_PSP_SS_PSP_QCH_DBG__CLK_REQ, CMU_PSP_SS_PSP_QCH_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_FPU,CMU_PSP_SS_PSP_QCH_FPU__QCH_EN, CMU_PSP_SS_PSP_QCH_FPU__CLK_REQ, CMU_PSP_SS_PSP_QCH_FPU__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_PUF,CMU_PSP_SS_PSP_QCH_PUF__QCH_EN, CMU_PSP_SS_PSP_QCH_PUF__CLK_REQ, CMU_PSP_SS_PSP_QCH_PUF__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_SC,CMU_PSP_SS_PSP_QCH_SC__QCH_EN, CMU_PSP_SS_PSP_QCH_SC__CLK_REQ, CMU_PSP_SS_PSP_QCH_SC__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_SPEX,CMU_PSP_SS_PSP_QCH_SPEX__QCH_EN, CMU_PSP_SS_PSP_QCH_SPEX__CLK_REQ, CMU_PSP_SS_PSP_QCH_SPEX__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_PSP_QCH,CMU_PSP_VGEN_LITE_PSP_QCH__QCH_EN, CMU_PSP_VGEN_LITE_PSP_QCH__CLK_REQ, CMU_PSP_VGEN_LITE_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_PSP_QCH,CMU_PSP_LH_ACEL_SI_D_PSP_QCH__QCH_EN, CMU_PSP_LH_ACEL_SI_D_PSP_QCH__CLK_REQ, CMU_PSP_LH_ACEL_SI_D_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PSP_QCH,CMU_PSP_CMU_PSP_QCH__QCH_EN, CMU_PSP_CMU_PSP_QCH__CLK_REQ, CMU_PSP_CMU_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PSP_QCH,CMU_PSP_D_TZPC_PSP_QCH__QCH_EN, CMU_PSP_D_TZPC_PSP_QCH__CLK_REQ, CMU_PSP_D_TZPC_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PSP_QCH,CMU_PSP_LH_AXI_SI_IP_PSP_QCH__QCH_EN, CMU_PSP_LH_AXI_SI_IP_PSP_QCH__CLK_REQ, CMU_PSP_LH_AXI_SI_IP_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_PSP_QCH,CMU_PSP_LH_INT_COMB_PSP_QCH__QCH_EN, CMU_PSP_LH_INT_COMB_PSP_QCH__CLK_REQ, CMU_PSP_LH_INT_COMB_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_PSP_QCH,CMU_PSP_PPMU_PSP_QCH__QCH_EN, CMU_PSP_PPMU_PSP_QCH__CLK_REQ, CMU_PSP_PPMU_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTIC_PSP_QCH,CMU_PSP_RTIC_PSP_QCH__QCH_EN, CMU_PSP_RTIC_PSP_QCH__CLK_REQ, CMU_PSP_RTIC_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_PSP_QCH,CMU_PSP_S2PC_PSP_QCH__QCH_EN, CMU_PSP_S2PC_PSP_QCH__CLK_REQ, CMU_PSP_S2PC_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PSP_QCH,CMU_PSP_SLH_AXI_MI_P_PSP_QCH__QCH_EN, CMU_PSP_SLH_AXI_MI_P_PSP_QCH__CLK_REQ, CMU_PSP_SLH_AXI_MI_P_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_PSP_QCH,CMU_PSP_SPC_PSP_QCH__QCH_EN, CMU_PSP_SPC_PSP_QCH__CLK_REQ, CMU_PSP_SPC_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PSP_QCH,CMU_PSP_SYSREG_PSP_QCH__QCH_EN, CMU_PSP_SYSREG_PSP_QCH__CLK_REQ, CMU_PSP_SYSREG_PSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_UFD0_QCH_PCLK,CMU_UFD_I3C_UFD0_QCH_PCLK__QCH_EN, CMU_UFD_I3C_UFD0_QCH_PCLK__CLK_REQ, CMU_UFD_I3C_UFD0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_UFD0_QCH_SCLK,CMU_UFD_I3C_UFD0_QCH_SCLK__QCH_EN, CMU_UFD_I3C_UFD0_QCH_SCLK__CLK_REQ, CMU_UFD_I3C_UFD0_QCH_SCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_UFD1_QCH_PCLK,CMU_UFD_I3C_UFD1_QCH_PCLK__QCH_EN, CMU_UFD_I3C_UFD1_QCH_PCLK__CLK_REQ, CMU_UFD_I3C_UFD1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_UFD1_QCH_SCLK,CMU_UFD_I3C_UFD1_QCH_SCLK__QCH_EN, CMU_UFD_I3C_UFD1_QCH_SCLK__CLK_REQ, CMU_UFD_I3C_UFD1_QCH_SCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_UFD_QCH,CMU_UFD_CMU_UFD_QCH__QCH_EN, CMU_UFD_CMU_UFD_QCH__CLK_REQ, CMU_UFD_CMU_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_UFD_QCH,CMU_UFD_D_TZPC_UFD_QCH__QCH_EN, CMU_UFD_D_TZPC_UFD_QCH__CLK_REQ, CMU_UFD_D_TZPC_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_UFD0_QCH,CMU_UFD_I2C_UFD0_QCH__QCH_EN, CMU_UFD_I2C_UFD0_QCH__CLK_REQ, CMU_UFD_I2C_UFD0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_UFD1_QCH,CMU_UFD_I2C_UFD1_QCH__QCH_EN, CMU_UFD_I2C_UFD1_QCH__CLK_REQ, CMU_UFD_I2C_UFD1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_UFD_QCH,CMU_UFD_LH_INT_COMB_UFD_QCH__QCH_EN, CMU_UFD_LH_INT_COMB_UFD_QCH__CLK_REQ, CMU_UFD_LH_INT_COMB_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_UFD_QCH,CMU_UFD_LLCAID_D_UFD_QCH__QCH_EN, CMU_UFD_LLCAID_D_UFD_QCH__CLK_REQ, CMU_UFD_LLCAID_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PDMA_UFD_QCH,CMU_UFD_PDMA_UFD_QCH__QCH_EN, CMU_UFD_PDMA_UFD_QCH__CLK_REQ, CMU_UFD_PDMA_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_UFD_QCH,CMU_UFD_PPMU_D_UFD_QCH__QCH_EN, CMU_UFD_PPMU_D_UFD_QCH__CLK_REQ, CMU_UFD_PPMU_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH,CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__QCH_EN, CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__CLK_REQ, CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH,CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__QCH_EN, CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__CLK_REQ, CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_UFD_QCH,CMU_UFD_S2PC_UFD_QCH__QCH_EN, CMU_UFD_S2PC_UFD_QCH__CLK_REQ, CMU_UFD_S2PC_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_OTF_CSIS_UFD_QCH,CMU_UFD_SLH_AST_MI_OTF_CSIS_UFD_QCH__QCH_EN, CMU_UFD_SLH_AST_MI_OTF_CSIS_UFD_QCH__CLK_REQ, CMU_UFD_SLH_AST_MI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_UFD_QCH,CMU_UFD_SLH_AST_SI_G_PPMU_UFD_QCH__QCH_EN, CMU_UFD_SLH_AST_SI_G_PPMU_UFD_QCH__CLK_REQ, CMU_UFD_SLH_AST_SI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_CMGP_UFD_QCH,CMU_UFD_SLH_AXI_MI_LP_CMGP_UFD_QCH__QCH_EN, CMU_UFD_SLH_AXI_MI_LP_CMGP_UFD_QCH__CLK_REQ, CMU_UFD_SLH_AXI_MI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_UFD_CSIS_QCH,CMU_UFD_SLH_AXI_SI_LP_UFD_CSIS_QCH__QCH_EN, CMU_UFD_SLH_AXI_SI_LP_UFD_CSIS_QCH__CLK_REQ, CMU_UFD_SLH_AXI_SI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_UFD_QCH,CMU_UFD_SPC_UFD_QCH__QCH_EN, CMU_UFD_SPC_UFD_QCH__CLK_REQ, CMU_UFD_SPC_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SRAM_MIU_UFD_QCH,CMU_UFD_SRAM_MIU_UFD_QCH__QCH_EN, CMU_UFD_SRAM_MIU_UFD_QCH__CLK_REQ, CMU_UFD_SRAM_MIU_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_UFD_QCH_S0,CMU_UFD_SYSMMU_S0_PMMU0_UFD_QCH_S0__QCH_EN, CMU_UFD_SYSMMU_S0_PMMU0_UFD_QCH_S0__CLK_REQ, CMU_UFD_SYSMMU_S0_PMMU0_UFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_UFD_QCH_S0,CMU_UFD_SYSMMU_S0_UFD_QCH_S0__QCH_EN, CMU_UFD_SYSMMU_S0_UFD_QCH_S0__CLK_REQ, CMU_UFD_SYSMMU_S0_UFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_UFD_QCH,CMU_UFD_SYSREG_UFD_QCH__QCH_EN, CMU_UFD_SYSREG_UFD_QCH__CLK_REQ, CMU_UFD_SYSREG_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_UFD_SECURE_QCH,CMU_UFD_SYSREG_UFD_SECURE_QCH__QCH_EN, CMU_UFD_SYSREG_UFD_SECURE_QCH__CLK_REQ, CMU_UFD_SYSREG_UFD_SECURE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_UFD_QCH,CMU_UFD_VGEN_LITE_D_UFD_QCH__QCH_EN, CMU_UFD_VGEN_LITE_D_UFD_QCH__CLK_REQ, CMU_UFD_VGEN_LITE_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(uFD_QCH,CMU_UFD_UFD_QCH__QCH_EN, CMU_UFD_UFD_QCH__CLK_REQ, CMU_UFD_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_D_UFD_QCH,CMU_UFD_SLH_AXI_SI_D_UFD_QCH__QCH_EN, CMU_UFD_SLH_AXI_SI_D_UFD_QCH__CLK_REQ, CMU_UFD_SLH_AXI_SI_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MMC_CARD_QCH,CMU_UFS_MMC_CARD_QCH__QCH_EN, CMU_UFS_MMC_CARD_QCH__CLK_REQ, CMU_UFS_MMC_CARD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_UFS_QCH,CMU_UFS_CMU_UFS_QCH__QCH_EN, CMU_UFS_CMU_UFS_QCH__CLK_REQ, CMU_UFS_CMU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_UFS_QCH,CMU_UFS_D_TZPC_UFS_QCH__QCH_EN, CMU_UFS_D_TZPC_UFS_QCH__CLK_REQ, CMU_UFS_D_TZPC_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_UFS_QCH,CMU_UFS_ECU_UFS_QCH__QCH_EN, CMU_UFS_ECU_UFS_QCH__CLK_REQ, CMU_UFS_ECU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_HSI1UFS_QCH,CMU_UFS_GPIO_HSI1UFS_QCH__QCH_EN, CMU_UFS_GPIO_HSI1UFS_QCH__CLK_REQ, CMU_UFS_GPIO_HSI1UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_UFS_QCH,CMU_UFS_GPIO_UFS_QCH__QCH_EN, CMU_UFS_GPIO_UFS_QCH__CLK_REQ, CMU_UFS_GPIO_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_UFS_QCH,CMU_UFS_LH_ACEL_SI_D_UFS_QCH__QCH_EN, CMU_UFS_LH_ACEL_SI_D_UFS_QCH__CLK_REQ, CMU_UFS_LH_ACEL_SI_D_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_UFS_QCH,CMU_UFS_LH_INT_COMB_UFS_QCH__QCH_EN, CMU_UFS_LH_INT_COMB_UFS_QCH__CLK_REQ, CMU_UFS_LH_INT_COMB_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D_UFS_QCH,CMU_UFS_LLCAID_D_UFS_QCH__QCH_EN, CMU_UFS_LLCAID_D_UFS_QCH__CLK_REQ, CMU_UFS_LLCAID_D_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_UFS_QCH,CMU_UFS_PPMU_UFS_QCH__QCH_EN, CMU_UFS_PPMU_UFS_QCH__CLK_REQ, CMU_UFS_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_UFS_EMBD_QCH,CMU_UFS_QE_UFS_EMBD_QCH__QCH_EN, CMU_UFS_QE_UFS_EMBD_QCH__CLK_REQ, CMU_UFS_QE_UFS_EMBD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU_UFS_QCH_S0,CMU_UFS_S2MPU_S0_PMMU_UFS_QCH_S0__QCH_EN, CMU_UFS_S2MPU_S0_PMMU_UFS_QCH_S0__CLK_REQ, CMU_UFS_S2MPU_S0_PMMU_UFS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_UFS_QCH_S0,CMU_UFS_S2MPU_S0_UFS_QCH_S0__QCH_EN, CMU_UFS_S2MPU_S0_UFS_QCH_S0__CLK_REQ, CMU_UFS_S2MPU_S0_UFS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_UFS_QCH,CMU_UFS_S2PC_UFS_QCH__QCH_EN, CMU_UFS_S2PC_UFS_QCH__CLK_REQ, CMU_UFS_S2PC_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_UFS_QCH,CMU_UFS_SLH_AST_SI_G_PPMU_UFS_QCH__QCH_EN, CMU_UFS_SLH_AST_SI_G_PPMU_UFS_QCH__CLK_REQ, CMU_UFS_SLH_AST_SI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_UFS_QCH,CMU_UFS_SLH_AXI_MI_P_UFS_QCH__QCH_EN, CMU_UFS_SLH_AXI_MI_P_UFS_QCH__CLK_REQ, CMU_UFS_SLH_AXI_MI_P_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_UFS_QCH,CMU_UFS_SPC_UFS_QCH__QCH_EN, CMU_UFS_SPC_UFS_QCH__CLK_REQ, CMU_UFS_SPC_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_UFS_QCH,CMU_UFS_SYSREG_UFS_QCH__QCH_EN, CMU_UFS_SYSREG_UFS_QCH__CLK_REQ, CMU_UFS_SYSREG_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH,CMU_UFS_UFS_EMBD_QCH__QCH_EN, CMU_UFS_UFS_EMBD_QCH__CLK_REQ, CMU_UFS_UFS_EMBD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH_FMP,CMU_UFS_UFS_EMBD_QCH_FMP__QCH_EN, CMU_UFS_UFS_EMBD_QCH_FMP__CLK_REQ, CMU_UFS_UFS_EMBD_QCH_FMP__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_UFS_QCH,CMU_UFS_VGEN_LITE_UFS_QCH__QCH_EN, CMU_UFS_VGEN_LITE_UFS_QCH__CLK_REQ, CMU_UFS_VGEN_LITE_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH_FPC,CMU_UFS_UFS_EMBD_QCH_FPC__QCH_EN, CMU_UFS_UFS_EMBD_QCH_FPC__CLK_REQ, CMU_UFS_UFS_EMBD_QCH_FPC__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH_PCS,CMU_UFS_UFS_EMBD_QCH_PCS__QCH_EN, CMU_UFS_UFS_EMBD_QCH_PCS__CLK_REQ, CMU_UFS_UFS_EMBD_QCH_PCS__IGNORE_FORCE_PM_EN),
        CLK_QCH(BARAC_UNPUALIVE_QCH,CMU_UNPU_BARAC_UNPUALIVE_QCH__QCH_EN, CMU_UNPU_BARAC_UNPUALIVE_QCH__CLK_REQ, CMU_UNPU_BARAC_UNPUALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_UNPU_QCH,CMU_UNPU_IP_UNPU_QCH__QCH_EN, CMU_UNPU_IP_UNPU_QCH__CLK_REQ, CMU_UNPU_IP_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_UNPU_QCH_CLKIN,CMU_UNPU_IP_UNPU_QCH_CLKIN__QCH_EN, CMU_UNPU_IP_UNPU_QCH_CLKIN__CLK_REQ, CMU_UNPU_IP_UNPU_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_UNPU_QCH_DBGCLK,CMU_UNPU_IP_UNPU_QCH_DBGCLK__QCH_EN, CMU_UNPU_IP_UNPU_QCH_DBGCLK__CLK_REQ, CMU_UNPU_IP_UNPU_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_UNPU_QCH_SNPU,CMU_UNPU_IP_UNPU_QCH_SNPU__QCH_EN, CMU_UNPU_IP_UNPU_QCH_SNPU__CLK_REQ, CMU_UNPU_IP_UNPU_QCH_SNPU__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,CMU_UNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN, CMU_UNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ, CMU_UNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,CMU_UNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN, CMU_UNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ, CMU_UNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,CMU_UNPU_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN, CMU_UNPU_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ, CMU_UNPU_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,CMU_UNPU_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN, CMU_UNPU_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ, CMU_UNPU_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_IPUNPU1_UNPU_QCH,CMU_UNPU_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__QCH_EN, CMU_UNPU_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__CLK_REQ, CMU_UNPU_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_UNPU_QCH,CMU_UNPU_VGEN_LITE_UNPU_QCH__QCH_EN, CMU_UNPU_VGEN_LITE_UNPU_QCH__CLK_REQ, CMU_UNPU_VGEN_LITE_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_UNPU_ALIVE_QCH,CMU_UNPU_LH_AXI_SI_LD_UNPU_ALIVE_QCH__QCH_EN, CMU_UNPU_LH_AXI_SI_LD_UNPU_ALIVE_QCH__CLK_REQ, CMU_UNPU_LH_AXI_SI_LD_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_UNPU_QCH,CMU_UNPU_CMU_UNPU_QCH__QCH_EN, CMU_UNPU_CMU_UNPU_QCH__CLK_REQ, CMU_UNPU_CMU_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_UNPU_QCH,CMU_UNPU_D_TZPC_UNPU_QCH__QCH_EN, CMU_UNPU_D_TZPC_UNPU_QCH__CLK_REQ, CMU_UNPU_D_TZPC_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_IPUNPU1_UNPU_QCH,CMU_UNPU_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__QCH_EN, CMU_UNPU_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__CLK_REQ, CMU_UNPU_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_UNPU_QCH,CMU_UNPU_LH_INT_COMB_UNPU_QCH__QCH_EN, CMU_UNPU_LH_INT_COMB_UNPU_QCH__CLK_REQ, CMU_UNPU_LH_INT_COMB_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_UNPU_QCH,CMU_UNPU_S2PC_UNPU_QCH__QCH_EN, CMU_UNPU_S2PC_UNPU_QCH__CLK_REQ, CMU_UNPU_S2PC_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_ALIVE_UNPU_QCH,CMU_UNPU_SLH_AXI_MI_LP_ALIVE_UNPU_QCH__QCH_EN, CMU_UNPU_SLH_AXI_MI_LP_ALIVE_UNPU_QCH__CLK_REQ, CMU_UNPU_SLH_AXI_MI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_UNPU_QCH,CMU_UNPU_SPC_UNPU_QCH__QCH_EN, CMU_UNPU_SPC_UNPU_QCH__CLK_REQ, CMU_UNPU_SPC_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_UNPU_QCH,CMU_UNPU_SYSREG_UNPU_QCH__QCH_EN, CMU_UNPU_SYSREG_UNPU_QCH__CLK_REQ, CMU_UNPU_SYSREG_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_YUVP_QCH,CMU_YUVP_LH_ACEL_SI_D0_YUVP_QCH__QCH_EN, CMU_YUVP_LH_ACEL_SI_D0_YUVP_QCH__CLK_REQ, CMU_YUVP_LH_ACEL_SI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D1_YUVP_QCH,CMU_YUVP_LH_ACEL_SI_D1_YUVP_QCH__QCH_EN, CMU_YUVP_LH_ACEL_SI_D1_YUVP_QCH__CLK_REQ, CMU_YUVP_LH_ACEL_SI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_MSNR_YUVP_QCH,CMU_YUVP_LH_AST_MI_OTF_MSNR_YUVP_QCH__QCH_EN, CMU_YUVP_LH_AST_MI_OTF_MSNR_YUVP_QCH__CLK_REQ, CMU_YUVP_LH_AST_MI_OTF_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_YUVP_MCSC_QCH,CMU_YUVP_LH_AST_SI_OTF_YUVP_MCSC_QCH__QCH_EN, CMU_YUVP_LH_AST_SI_OTF_YUVP_MCSC_QCH__CLK_REQ, CMU_YUVP_LH_AST_SI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD0_MSNR_YUVP_QCH,CMU_YUVP_LH_AXI_MI_LD0_MSNR_YUVP_QCH__QCH_EN, CMU_YUVP_LH_AXI_MI_LD0_MSNR_YUVP_QCH__CLK_REQ, CMU_YUVP_LH_AXI_MI_LD0_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD1_MSNR_YUVP_QCH,CMU_YUVP_LH_AXI_MI_LD1_MSNR_YUVP_QCH__QCH_EN, CMU_YUVP_LH_AXI_MI_LD1_MSNR_YUVP_QCH__CLK_REQ, CMU_YUVP_LH_AXI_MI_LD1_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D0_YUVP_QCH,CMU_YUVP_LLCAID_D0_YUVP_QCH__QCH_EN, CMU_YUVP_LLCAID_D0_YUVP_QCH__CLK_REQ, CMU_YUVP_LLCAID_D0_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LLCAID_D1_YUVP_QCH,CMU_YUVP_LLCAID_D1_YUVP_QCH__QCH_EN, CMU_YUVP_LLCAID_D1_YUVP_QCH__CLK_REQ, CMU_YUVP_LLCAID_D1_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_YUVP_NOCD_QCH,CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCD_QCH__QCH_EN, CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCD_QCH__CLK_REQ, CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_YUVP_NOCD_QCH,CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH__QCH_EN, CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH__CLK_REQ, CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_YUVP_QCH,CMU_YUVP_SIU_G_PPMU_YUVP_QCH__QCH_EN, CMU_YUVP_SIU_G_PPMU_YUVP_QCH__CLK_REQ, CMU_YUVP_SIU_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_YUVP_QCH,CMU_YUVP_SLH_AST_SI_G_PPMU_YUVP_QCH__QCH_EN, CMU_YUVP_SLH_AST_SI_G_PPMU_YUVP_QCH__CLK_REQ, CMU_YUVP_SLH_AST_SI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_YUVP_QCH_S0,CMU_YUVP_SYSMMU_S0_PMMU0_YUVP_QCH_S0__QCH_EN, CMU_YUVP_SYSMMU_S0_PMMU0_YUVP_QCH_S0__CLK_REQ, CMU_YUVP_SYSMMU_S0_PMMU0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_YUVP_QCH_S0,CMU_YUVP_SYSMMU_S0_PMMU1_YUVP_QCH_S0__QCH_EN, CMU_YUVP_SYSMMU_S0_PMMU1_YUVP_QCH_S0__CLK_REQ, CMU_YUVP_SYSMMU_S0_PMMU1_YUVP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_YUVP_QCH_S0,CMU_YUVP_SYSMMU_S0_YUVP_QCH_S0__QCH_EN, CMU_YUVP_SYSMMU_S0_YUVP_QCH_S0__CLK_REQ, CMU_YUVP_SYSMMU_S0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_YUVP0_QCH,CMU_YUVP_VGEN_LITE_YUVP0_QCH__QCH_EN, CMU_YUVP_VGEN_LITE_YUVP0_QCH__CLK_REQ, CMU_YUVP_VGEN_LITE_YUVP0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_YUVP1_QCH,CMU_YUVP_VGEN_LITE_YUVP1_QCH__QCH_EN, CMU_YUVP_VGEN_LITE_YUVP1_QCH__CLK_REQ, CMU_YUVP_VGEN_LITE_YUVP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YUVP_QCH,CMU_YUVP_YUVP_QCH__QCH_EN, CMU_YUVP_YUVP_QCH__CLK_REQ, CMU_YUVP_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YUVP_QCH_VOTF0,CMU_YUVP_YUVP_QCH_VOTF0__QCH_EN, CMU_YUVP_YUVP_QCH_VOTF0__CLK_REQ, CMU_YUVP_YUVP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_YUVP_QCH,CMU_YUVP_CMU_YUVP_QCH__QCH_EN, CMU_YUVP_CMU_YUVP_QCH__CLK_REQ, CMU_YUVP_CMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_YUVP_QCH,CMU_YUVP_D_TZPC_YUVP_QCH__QCH_EN, CMU_YUVP_D_TZPC_YUVP_QCH__CLK_REQ, CMU_YUVP_D_TZPC_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_YUVP_QCH,CMU_YUVP_ECU_YUVP_QCH__QCH_EN, CMU_YUVP_ECU_YUVP_QCH__CLK_REQ, CMU_YUVP_ECU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_INT_COMB_YUVP_QCH,CMU_YUVP_LH_INT_COMB_YUVP_QCH__QCH_EN, CMU_YUVP_LH_INT_COMB_YUVP_QCH__CLK_REQ, CMU_YUVP_LH_INT_COMB_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_YUVP_QCH,CMU_YUVP_PPMU_D0_YUVP_QCH__QCH_EN, CMU_YUVP_PPMU_D0_YUVP_QCH__CLK_REQ, CMU_YUVP_PPMU_D0_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_YUVP_QCH,CMU_YUVP_PPMU_D1_YUVP_QCH__QCH_EN, CMU_YUVP_PPMU_D1_YUVP_QCH__CLK_REQ, CMU_YUVP_PPMU_D1_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_CLK_YUVP_NOCP_QCH,CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCP_QCH__QCH_EN, CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCP_QCH__CLK_REQ, CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RSTnSYNC_SR_CLK_YUVP_NOCP_QCH,CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH__QCH_EN, CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH__CLK_REQ, CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_YUVP_QCH,CMU_YUVP_S2PC_YUVP_QCH__QCH_EN, CMU_YUVP_S2PC_YUVP_QCH__CLK_REQ, CMU_YUVP_S2PC_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_YUVP_QCH,CMU_YUVP_SLH_AXI_MI_P_YUVP_QCH__QCH_EN, CMU_YUVP_SLH_AXI_MI_P_YUVP_QCH__CLK_REQ, CMU_YUVP_SLH_AXI_MI_P_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_YUVP_QCH,CMU_YUVP_SPC_YUVP_QCH__QCH_EN, CMU_YUVP_SPC_YUVP_QCH__CLK_REQ, CMU_YUVP_SPC_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_YUVP_QCH,CMU_YUVP_SYSREG_YUVP_QCH__QCH_EN, CMU_YUVP_SYSREG_YUVP_QCH__CLK_REQ, CMU_YUVP_SYSREG_YUVP_QCH__IGNORE_FORCE_PM_EN),
		CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK0, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN),
		CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN),
		CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK2, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN),
		CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK3, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN),
		CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK4, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN),
		CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK5, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN),
		CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK6, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN),
};
unsigned int cmucal_qch_size = ARRAY_SIZE(cmucal_qch_list);

struct cmucal_option cmucal_option_list[] = {
#if 0
        CLK_OPTION(CTRL_OPTION_S5E9955.EVT1,CMU_S5E9955.EVT1_CMU_CTRL__ENABLE_PM_EN, CMU_S5E9955.EVT1_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_ALIVE,CMU_ALIVE_CMU_CTRL__ENABLE_PM_EN, CMU_ALIVE_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PMU_treeOnly,CMU_PMU_TREEONLY_CMU_CTRL__ENABLE_PM_EN, CMU_PMU_TREEONLY_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_SCA,CMU_SCA_CMU_CTRL__ENABLE_PM_EN, CMU_SCA_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DBGCORE,CMU_DBGCORE_CMU_CTRL__ENABLE_PM_EN, CMU_DBGCORE_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_AUD,CMU_AUD_CMU_CTRL__ENABLE_PM_EN, CMU_AUD_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_BYRP,CMU_BYRP_CMU_CTRL__ENABLE_PM_EN, CMU_BYRP_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CHUB,CMU_CHUB_CMU_CTRL__ENABLE_PM_EN, CMU_CHUB_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_VTS,CMU_VTS_CMU_CTRL__ENABLE_PM_EN, CMU_VTS_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CHUBVTS,CMU_CHUBVTS_CMU_CTRL__ENABLE_PM_EN, CMU_CHUBVTS_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CMGP,CMU_CMGP_CMU_CTRL__ENABLE_PM_EN, CMU_CMGP_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_TOP,CMU_TOP_CMU_CTRL__ENABLE_PM_EN, CMU_TOP_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL0,CMU_CPUCL0_CMU_CTRL__ENABLE_PM_EN, CMU_CPUCL0_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL0_GLB,CMU_CPUCL0_GLB_CMU_CTRL__ENABLE_PM_EN, CMU_CPUCL0_GLB_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL1,CMU_CPUCL1_CMU_CTRL__ENABLE_PM_EN, CMU_CPUCL1_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL2,CMU_CPUCL2_CMU_CTRL__ENABLE_PM_EN, CMU_CPUCL2_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL3,CMU_CPUCL3_CMU_CTRL__ENABLE_PM_EN, CMU_CPUCL3_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DSU,CMU_DSU_CMU_CTRL__ENABLE_PM_EN, CMU_DSU_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CSIS,CMU_CSIS_CMU_CTRL__ENABLE_PM_EN, CMU_CSIS_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_AOCCSIS,CMU_AOCCSIS_CMU_CTRL__ENABLE_PM_EN, CMU_AOCCSIS_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DLFE,CMU_DLFE_CMU_CTRL__ENABLE_PM_EN, CMU_DLFE_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DNC,CMU_DNC_CMU_CTRL__ENABLE_PM_EN, CMU_DNC_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DPUB,CMU_DPUB_CMU_CTRL__ENABLE_PM_EN, CMU_DPUB_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DPUF0,CMU_DPUF0_CMU_CTRL__ENABLE_PM_EN, CMU_DPUF0_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DPUF1,CMU_DPUF1_CMU_CTRL__ENABLE_PM_EN, CMU_DPUF1_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DSP,CMU_DSP_CMU_CTRL__ENABLE_PM_EN, CMU_DSP_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_G3D,CMU_G3D_CMU_CTRL__ENABLE_PM_EN, CMU_G3D_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_G3DCORE,CMU_G3DCORE_CMU_CTRL__ENABLE_PM_EN, CMU_G3DCORE_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_GNPU,CMU_GNPU_CMU_CTRL__ENABLE_PM_EN, CMU_GNPU_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_HSI0,CMU_HSI0_CMU_CTRL__ENABLE_PM_EN, CMU_HSI0_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_HSI1,CMU_HSI1_CMU_CTRL__ENABLE_PM_EN, CMU_HSI1_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_ICPU,CMU_ICPU_CMU_CTRL__ENABLE_PM_EN, CMU_ICPU_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DOF,CMU_DOF_CMU_CTRL__ENABLE_PM_EN, CMU_DOF_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_LME,CMU_LME_CMU_CTRL__ENABLE_PM_EN, CMU_LME_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_M2M,CMU_M2M_CMU_CTRL__ENABLE_PM_EN, CMU_M2M_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MCSC,CMU_MCSC_CMU_CTRL__ENABLE_PM_EN, CMU_MCSC_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MFC,CMU_MFC_CMU_CTRL__ENABLE_PM_EN, CMU_MFC_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MFD,CMU_MFD_CMU_CTRL__ENABLE_PM_EN, CMU_MFD_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MIF,CMU_MIF_CMU_CTRL__ENABLE_PM_EN, CMU_MIF_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_S2D,CMU_S2D_CMU_CTRL__ENABLE_PM_EN, CMU_S2D_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MLSC,CMU_MLSC_CMU_CTRL__ENABLE_PM_EN, CMU_MLSC_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MSNR,CMU_MSNR_CMU_CTRL__ENABLE_PM_EN, CMU_MSNR_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MTNR,CMU_MTNR_CMU_CTRL__ENABLE_PM_EN, CMU_MTNR_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL0,CMU_NOCL0_CMU_CTRL__ENABLE_PM_EN, CMU_NOCL0_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL1,CMU_NOCL1_CMU_CTRL__ENABLE_PM_EN, CMU_NOCL1_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL2A,CMU_NOCL2A_CMU_CTRL__ENABLE_PM_EN, CMU_NOCL2A_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL2B,CMU_NOCL2B_CMU_CTRL__ENABLE_PM_EN, CMU_NOCL2B_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NPUMEM,CMU_NPUMEM_CMU_CTRL__ENABLE_PM_EN, CMU_NPUMEM_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIC0,CMU_PERIC0_CMU_CTRL__ENABLE_PM_EN, CMU_PERIC0_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIC1,CMU_PERIC1_CMU_CTRL__ENABLE_PM_EN, CMU_PERIC1_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIC2,CMU_PERIC2_CMU_CTRL__ENABLE_PM_EN, CMU_PERIC2_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIS,CMU_PERIS_CMU_CTRL__ENABLE_PM_EN, CMU_PERIS_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_RGBP,CMU_RGBP_CMU_CTRL__ENABLE_PM_EN, CMU_RGBP_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_SDMA,CMU_SDMA_CMU_CTRL__ENABLE_PM_EN, CMU_SDMA_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_SNPU,CMU_SNPU_CMU_CTRL__ENABLE_PM_EN, CMU_SNPU_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PSP,CMU_PSP_CMU_CTRL__ENABLE_PM_EN, CMU_PSP_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_UFD,CMU_UFD_CMU_CTRL__ENABLE_PM_EN, CMU_UFD_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_UFS,CMU_UFS_CMU_CTRL__ENABLE_PM_EN, CMU_UFS_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_UNPU,CMU_UNPU_CMU_CTRL__ENABLE_PM_EN, CMU_UNPU_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_YUVP,CMU_YUVP_CMU_CTRL__ENABLE_PM_EN, CMU_YUVP_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MODEM_treeOnly,CMU_MODEM_TREEONLY_CMU_CTRL__ENABLE_PM_EN, CMU_MODEM_TREEONLY_CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
#endif
};
unsigned int cmucal_option_size = ARRAY_SIZE(cmucal_option_list);
