/*
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2015 Technologic Systems
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/interrupt-controller/irq.h>

/ {
	aliases {
		mxcfb0 = &mxcfb0;
		ethernet0 = &fec;
	};

	leds {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds1>;
		compatible = "gpio-leds";

		green-led {
			label = "green-led";
			gpios = <&gpio3 27 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		red-led {
			label = "red-led";
			gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		yel-led {
			label = "yellow-led";
			gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		blue-led {
			label = "blue-led";
			gpios = <&gpio4 25 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		// These are intended as userspace controlled IO.  In this kernel
		// version LEDs are the best interface I can find to allow both
		// userspace control and a default value.
		en-usb-5v {
			label = "en-usb-5v";
			gpios = <&gpio2 22 0>;
			default-state = "on";
		};

		sel_dc_usb {
			label = "sel_dc_usb";
			gpios = <&gpio5 17 0>;
			default-state = "off";
		};
	};

	regulators {
		compatible = "simple-bus";

		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};

		wl12xx_vmmc: wl12xx_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "wl12xx_vmmc";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			gpio = <&gpio8 14 0>;
			startup-delay-us = <100000>;
			enable-active-high;
			regulator-boot-on;
		};

		usb-hub-reset {
			label = "usb-hub-reset";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpios = <&gpio2 11 0>;
			enable-active-high;
			startup-delay-us = <200>;
		};

		reg_can1_3v3: reg_can1_3v3 {
			compatible = "regulator-fixed";
			regulator-name = "reg_can1_3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio4 21 1>;
		};

		reg_can2_3v3: en-reg_can2_3v3 {
			compatible = "regulator-fixed";
			regulator-name = "reg_can2_3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio6 31 1>;
		};
	};

	sound {
		compatible = "fsl,imx6q-ts7970-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-ts7970-sgtl5000";
		cpu-dai = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	mxcfb0: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	wlan {
		compatible = "ti,wilink8";
		interrupt-parent = <&gpio1>;
		wlen-gpio = <&gpio8 14 0>;
		interrupts = <26 IRQ_TYPE_EDGE_FALLING>;
	};
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: n25q064@0 {
		compatible = "st,n25q064";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;

		uboot@0 {
			label = "U-Boot";
			reg = <0x0000000 0x0100000>;
		};
		ubootenv@0100000 {
			label = "env";
			reg = <0x0100000 0x0020000>;
		};
		user@0400000 {
			label = "user-data";
			reg = <0x0400000 0x0400000>;
		};
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <3>;
	cs-gpios = <&gpio5 31 1>, <&gpio7 12 1>, <&gpio5 18 1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

	serial1: max3100-1@0 {
		compatible = "max3100-ts";
		reg = <0>;
		interrupt-parent = <&gpio1>;
		interrupts = <4 2>;
		spi-max-frequency = <1000000>;
		loopback = <0>;
		crystal = <1>;
		poll-time = <100>;
		fifo-size = <16>;
	};

	spidevfpga: spi@1 {
		compatible = "spidev";
		reg = <1>;
		spi-max-frequency = <1000000>;
	};

	spidevhd1: spi@2 {
		compatible = "spidev";
		reg = <2>;
		spi-max-frequency = <1000000>;
	};
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
	xceiver-supply = <&reg_can1_3v3>;
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
	xceiver-supply = <&reg_can2_3v3>;
};

&i2c1 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio3 21 0>;
	sda-gpios = <&gpio3 28 0>;

	rtc: isl12022@6f {
		compatible = "isl,isl12022";
		reg = <0x6f>;
	};

	gpio8: tsgpio@28 {
		compatible = "technologic,tsgpio-2bitio";
		reg = <0x28>;
		#gpio-cells = <2>;
		gpio-controller;
		base = <224>;
		ngpio = /bits/ 16 <64>;
	};

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
	};
};

&i2c2 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio4 12 0>;
	sda-gpios = <&gpio4 13 0>;

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6-ts4900 {
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
				MX6QDL_PAD_EIM_D19__GPIO3_IO19  0x100b1 // onboard flash cs#
			>;
		};

		pinctrl_ecspi2: ecspi2 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK      0x100b1
				MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI      0x100b1
				MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO     0x100b1
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31      0x1b0b1 // FPGA_SPI_CS0#
				MX6QDL_PAD_GPIO_17__GPIO7_IO12         0x1b0b1 // FPGA_SPI_CS1#
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18     0x1b0b1 // HD1_SPI_CS#
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21      0x1b0b1 // FPGA_RESET#
				MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M 0x10       // FPGA 24MHZ
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20    0x1b0b1 // FPGA_IRQ_0
				MX6QDL_PAD_GPIO_4__GPIO1_IO04          0x1b0b1 // FPGA_IRQ_1
			>;
		};

		pinctrl_enet: enet {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x4001b0a8
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28     0x1b0b1
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20       0x1b0b1 // ETH_PHY_RESET
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX  0x1b0b1
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX  0x1b0b1
				MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21 0x1b0b1 // EN_CAN_1#
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x1b0b1
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b0b1
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31  0x1b0b1 // EN_CAN_2#
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c1_gpio: i2c1gpiogrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__GPIO3_IO21 0x4001b8b1
				MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};

		pinctrl_i2c2_gpio: i2c2gpiogrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 0x4001b8b1
			>;
		};

		pinctrl_uart1: uart1-grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA    0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA    0x1b0b1
			>;
		};

		pinctrl_uart2: uart2-grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__UART2_TX_DATA    0x1b0b1
				MX6QDL_PAD_GPIO_8__UART2_RX_DATA    0x1b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B    0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B    0x1b0b1
			>;
		};

		pinctrl_uart3: uart3-grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D30__UART3_RTS_B     0x1b0b1
				MX6QDL_PAD_EIM_D31__UART3_CTS_B     0x1b0b1
			>;
		};

		pinctrl_uart4: uart4-grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA    0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA    0x1b0b1
			>;
		};

		pinctrl_uart5: uart5-grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA    0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA    0x1b0b1
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD      0x17059
				MX6QDL_PAD_SD1_CLK__SD1_CLK      0x10059
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0   0x17059
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1   0x17059
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2   0x17059
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3   0x17059
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x17059 // WIFI IRQ
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28 0x1b0b1 // EN_SD_POWER#
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
			>;
		};

		pinctrl_leds1: leds1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D27__GPIO3_IO27         0x1b0b1 // GREEN_LED#
				MX6QDL_PAD_GPIO_2__GPIO1_IO02          0x1b0b1 // RED_LED#
				MX6QDL_PAD_GPIO_9__GPIO1_IO09          0x1b0b1 // YEL_LED#
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25      0x1b0b1 // IMX6_BLUE_LED
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
				MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0    // Audio CLK
			>;
		};

		pinctrl_hog: hoggrp {
			fsl,pins = <
				// Onboard
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11        0x1b0b1 // USB_HUB_RESET#
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17     0x1b0b1 // SEL_DC_USB#
				MX6QDL_PAD_EIM_A16__GPIO2_IO22         0x1b0b1 // EN_USB_5V#
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08     0x1b0b1 // JTAG_FPGA_TMS
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11     0x1b0b1 // JTAG_FPGA_TCK
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12     0x1b0b1 // JTAG_FPGA_TDO
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16     0x1b0b1 // JTAG_FPGA_TDI
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14     0x1b0b1 // GYRO_INT
				MX6QDL_PAD_EIM_OE__GPIO2_IO25          0x1b0b1 // MODBUS_FAULT
				MX6QDL_PAD_EIM_RW__GPIO2_IO26          0x1b0b1 // BUS_DIR/JP_SD_BOOT#
				MX6QDL_PAD_EIM_A19__GPIO2_IO19         0x1b0b1 // EN_MODBUS_24V#
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26      0x1b0b1 // EN_MODBUS_3V#
				MX6QDL_PAD_EIM_A17__GPIO2_IO21         0x1b0b1 // I210_RESET#
				MX6QDL_PAD_EIM_D23__GPIO3_IO23         0x1b0b1 // EN_RTC_PWR#

				// Offboard
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28      0x1b0b1 // LCD_D09
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30      0x1b0b1 // HD1_IRQ
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31     0x1b0b1 // LCD_D10
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05     0x1b0b1 // LCD_D11
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27         0x1b0b1 // BUS_ALE#
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23         0x1b0b1 // BUS_CS#
				MX6QDL_PAD_EIM_A24__GPIO5_IO04         0x1b0b1 // DIO_20
				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00        0x1b0b1 // BUS_WAIT
				MX6QDL_PAD_EIM_DA0__GPIO3_IO00         0x1b0b1 // MUX_AD_00
				MX6QDL_PAD_EIM_DA1__GPIO3_IO01         0x1b0b1 // MUX_AD_01
				MX6QDL_PAD_EIM_DA2__GPIO3_IO02         0x1b0b1 // MUX_AD_02
				MX6QDL_PAD_EIM_DA3__GPIO3_IO03         0x1b0b1 // MUX_AD_03
				MX6QDL_PAD_EIM_DA4__GPIO3_IO04         0x1b0b1 // MUX_AD_04
				MX6QDL_PAD_EIM_DA5__GPIO3_IO05         0x1b0b1 // MUX_AD_05
				MX6QDL_PAD_EIM_DA6__GPIO3_IO06         0x1b0b1 // MUX_AD_06
				MX6QDL_PAD_EIM_DA7__GPIO3_IO07         0x1b0b1 // MUX_AD_07
				MX6QDL_PAD_EIM_DA8__GPIO3_IO08         0x1b0b1 // MUX_AD_08
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09         0x1b0b1 // MUX_AD_09
				MX6QDL_PAD_EIM_DA10__GPIO3_IO10        0x1b0b1 // MUX_AD_10
				MX6QDL_PAD_EIM_DA11__GPIO3_IO11        0x1b0b1 // MUX_AD_11
				MX6QDL_PAD_EIM_DA12__GPIO3_IO12        0x1b0b1 // MUX_AD_12
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13        0x1b0b1 // MUX_AD_13
				MX6QDL_PAD_EIM_DA14__GPIO3_IO14        0x1b0b1 // MUX_AD_14
				MX6QDL_PAD_EIM_DA15__GPIO3_IO15        0x1b0b1 // MUX_AD_15

				// Strapping only
				MX6QDL_PAD_EIM_A18__GPIO2_IO20         0x1b0b1
				MX6QDL_PAD_EIM_A21__GPIO2_IO17         0x1b0b1
			>;
		};
	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&hdmi_audio {
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&pcie {
	status = "okay";
	reset-gpio = <&gpio2 21 0>;
};

&uart1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
};

&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
};

&uart3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
};

&uart4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
};

&uart5 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
};

&usbh1 {
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

// WIFI
&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	vmmc-supply = <&wl12xx_vmmc>;
	bus-width = <4>;
	status = "okay";
	non-removable;
};

// SD
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	vmmc-supply = <&reg_3p3v>;
	bus-width = <4>;
	status = "okay";
	//fsl,cd-controller;
	fsl,wp-controller;
};

// eMMC
&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	vmmc-supply = <&reg_3p3v>;
	bus-width = <4>;
	status = "okay";
	fsl,wp-controller;
	non-removable;
};

&audmux {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
};
