# Implementing-Asynchronous-FIFO-Using-Verilog

Designed and implemented an Asynchronous FIFO (First-In-First-Out) memory module in Verilog, featuring
robust pointer handling and synchronization across different clock domains
