Efinity Synthesis report for project DDR3_MC
Version: 2023.1.150.1.5
Generated at: Nov 11, 2023 14:10:02
Copyright (C) 2013 - 2023  Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : example_top

### ### File List (begin) ### ### ###
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_axi.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\top_module\example_top.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\Source\memory_checker_axi.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\phasealign_v1.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\dvi_decoder.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\syncbase.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\frame_bitslip.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\i2c_edid.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\tmds_decoder.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\decoder.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\dvi_encoder.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\serdes_4b_10to1.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_rx\hdmi_rx.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_rx\I2Cslave.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\channelbond.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\Axi4FullDeplex.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DdrWrCtrl.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DdrRdCtrl.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\Ddr_Ctrl_Sc_Fifo.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\frame_buffer.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\rst_n_piple.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\vid_rx_align.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\frame_info_det.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\data_tx.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\src\asyn_fifo.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\IRC\edge_gen.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\IRC\inf_control.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\IRC\inf_rev.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\IRC\led_ctrl.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\my_rgb_to_yuv422.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\my_yuv422_to_rgb.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\VIP_RGB888_YCbCr444.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv444_yuv422.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\rgb_bram_top.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\IRC\apb3_slave.v
F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v
F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/efx_ddr3_axi_1\efx_ddr3_axi_1.v
F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/dsi_tx\dsi_tx.sv
F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v
F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v
F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/interconnect\interconnect.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'mem'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\src\asyn_fifo.v:37)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v:208)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v:208)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'FifoBuff'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v:208)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'rf_ram'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:19908)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'rf_scoreboards_0_target'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:19909)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'rf_scoreboards_0_hit'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:19910)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'rf_scoreboards_0_writes'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:19911)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'banks_0'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:29406)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_tags'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:29407)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_tags'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28633)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_data_symbol0'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28634)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_data_symbol1'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28635)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_data_symbol2'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28636)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_data_symbol3'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28637)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_data_symbol4'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28638)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_data_symbol5'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28639)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_data_symbol6'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28640)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ways_0_data_symbol7'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28641)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'RegFilePlugin_regFile'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:12374)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:28127)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:27943)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'logic_ram'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:27767)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8784)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'logic_ram'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:27267)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'logic_ram'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:26462)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'logic_ram'. (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:26303)
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$c1' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$b12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$2' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$c1' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$b12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$2' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$c1' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$b12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$2' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$c1' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$b12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$2' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$c1' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$b12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$2' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$c1' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$b12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$12' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0690" : Inserted write-first by-pass logic for memory block 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$2' (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21).
"MEM|SYN-0657" : Mapping into logic memory block 'nearest_inst/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
"MEM|SYN-0657" : Mapping into logic memory block 'bilinear_inst/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
"MEM|SYN-0657" : Mapping into logic memory block 'i74/u_tag_fifo/mem' (176 bits) (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\src\asyn_fifo.v:37) because read port is not synchronous.
"MEM|SYN-0657" : Mapping into logic memory block 'socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram' (64 bits) (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8784) because size is too small (<=64)
"MEM|SYN-0657" : Mapping into logic memory block 'socInst/u_EfxSapphireSoc/system_fpu_logic/rf_scoreboards_0_writes' (32 bits) (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:19911) because size is too small (<=64)
"MEM|SYN-0657" : Mapping into logic memory block 'socInst/u_EfxSapphireSoc/system_fpu_logic/rf_scoreboards_0_hit' (32 bits) (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:19910) because size is too small (<=64)
"MEM|SYN-0657" : Mapping into logic memory block 'socInst/u_EfxSapphireSoc/system_fpu_logic/rf_scoreboards_0_target' (32 bits) (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:19909) because size is too small (<=64)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 725
Total number of FFs with enable signals: 12203
CE signal <hdmi_tx_pll_RSTN>, number of controlling flip flops: 23
CE signal <i1554/n14>, number of controlling flip flops: 11
CE signal <i1554/n8>, number of controlling flip flops: 11
CE signal <HPD_N>, number of controlling flip flops: 26
CE signal <u_hdmi_rx/u_I2Cslave_edid/equal_10/n7>, number of controlling flip flops: 1
CE signal <u_hdmi_rx/u_I2Cslave_edid/equal_14/n7>, number of controlling flip flops: 1
CE signal <u_hdmi_rx/u_I2Cslave_edid/n46>, number of controlling flip flops: 1
CE signal <u_hdmi_rx/u_I2Cslave_edid/n59>, number of controlling flip flops: 4
CE signal <u_hdmi_rx/u_I2Cslave_edid/ack_cyc>, number of controlling flip flops: 4
CE signal <u_hdmi_rx/u_I2Cslave_edid/n140>, number of controlling flip flops: 8
CE signal <u_hdmi_rx/u_I2Cslave_edid/n110>, number of controlling flip flops: 1
CE signal <ceg_net35>, number of controlling flip flops: 8
CE signal <ceg_net14>, number of controlling flip flops: 8
CE signal <u_hdmi_rx/u_I2Cslave_edid/n245>, number of controlling flip flops: 8
CE signal <u_hdmi_rx/u_I2Cslave_edid/n86>, number of controlling flip flops: 2
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_bitslip/bitslip_pos>, number of controlling flip flops: 4
CE signal <ceg_net133>, number of controlling flip flops: 10
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_phasealgin/align_cnt[23]>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_decoder/reduce_nor_33/n3>, number of controlling flip flops: 8
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/ra_en>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/next_rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/n83>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_bitslip/bitslip_pos>, number of controlling flip flops: 4
CE signal <ceg_net134>, number of controlling flip flops: 10
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_phasealgin/align_cnt[23]>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_decoder/reduce_nor_33/n3>, number of controlling flip flops: 8
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_channelbond/rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_channelbond/ra_en>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_channelbond/next_rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_1/u_channelbond/n83>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_bitslip/bitslip_pos>, number of controlling flip flops: 4
CE signal <ceg_net135>, number of controlling flip flops: 10
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_phasealgin/align_cnt[23]>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_decoder/reduce_nor_33/n3>, number of controlling flip flops: 8
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_channelbond/rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_channelbond/ra_en>, number of controlling flip flops: 4
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_channelbond/next_rcvd_ctkn_pos>, number of controlling flip flops: 1
CE signal <u_dvi_decoder/u_tmds_decoder_2/u_channelbond/n83>, number of controlling flip flops: 1
CE signal <i34/inst1/i73_pre>, number of controlling flip flops: 24
CE signal <i34/inst2/i_de_d0>, number of controlling flip flops: 24
CE signal <i_de_422>, number of controlling flip flops: 10
CE signal <i35/inst1/n48>, number of controlling flip flops: 3
CE signal <ceg_net7273>, number of controlling flip flops: 16
CE signal <ceg_net7276>, number of controlling flip flops: 16
CE signal <i35/inst1/n1183>, number of controlling flip flops: 16
CE signal <i35/inst1/n1186>, number of controlling flip flops: 16
CE signal <ceg_net397>, number of controlling flip flops: 18
CE signal <ceg_net9519>, number of controlling flip flops: 2
CE signal <inf_control_inst/press_flag>, number of controlling flip flops: 3
CE signal <ceg_net534>, number of controlling flip flops: 6
CE signal <ceg_net8878>, number of controlling flip flops: 1
CE signal <inf_control_inst/inf_rev_inst/n677>, number of controlling flip flops: 8
CE signal <ceg_net8881>, number of controlling flip flops: 1
CE signal <ceg_net8884>, number of controlling flip flops: 1
CE signal <ceg_net8887>, number of controlling flip flops: 1
CE signal <ceg_net8890>, number of controlling flip flops: 1
CE signal <ceg_net8893>, number of controlling flip flops: 1
CE signal <ceg_net8896>, number of controlling flip flops: 1
CE signal <ceg_net8899>, number of controlling flip flops: 1
CE signal <ceg_net8902>, number of controlling flip flops: 1
CE signal <ceg_net8905>, number of controlling flip flops: 1
CE signal <ceg_net8908>, number of controlling flip flops: 1
CE signal <ceg_net8911>, number of controlling flip flops: 1
CE signal <ceg_net8914>, number of controlling flip flops: 1
CE signal <ceg_net8917>, number of controlling flip flops: 1
CE signal <ceg_net8920>, number of controlling flip flops: 1
CE signal <ceg_net8923>, number of controlling flip flops: 1
CE signal <ceg_net8926>, number of controlling flip flops: 1
CE signal <ceg_net8929>, number of controlling flip flops: 1
CE signal <ceg_net8932>, number of controlling flip flops: 1
CE signal <ceg_net8935>, number of controlling flip flops: 1
CE signal <ceg_net8938>, number of controlling flip flops: 1
CE signal <ceg_net8941>, number of controlling flip flops: 1
CE signal <ceg_net8944>, number of controlling flip flops: 1
CE signal <ceg_net8947>, number of controlling flip flops: 1
CE signal <ceg_net8950>, number of controlling flip flops: 1
CE signal <ceg_net8953>, number of controlling flip flops: 1
CE signal <ceg_net8956>, number of controlling flip flops: 1
CE signal <ceg_net8959>, number of controlling flip flops: 1
CE signal <ceg_net8962>, number of controlling flip flops: 1
CE signal <ceg_net8965>, number of controlling flip flops: 1
CE signal <ceg_net8968>, number of controlling flip flops: 1
CE signal <ceg_net8971>, number of controlling flip flops: 1
CE signal <i1556/n14>, number of controlling flip flops: 11
CE signal <i1556/n15>, number of controlling flip flops: 11
CE signal <i1556/n16>, number of controlling flip flops: 11
CE signal <i1554/n15>, number of controlling flip flops: 11
CE signal <i1556/n17>, number of controlling flip flops: 11
CE signal <i1556/n18>, number of controlling flip flops: 11
CE signal <i1556/n19>, number of controlling flip flops: 11
CE signal <i1556/n20>, number of controlling flip flops: 11
CE signal <i1556/n21>, number of controlling flip flops: 11
CE signal <i1554/n12>, number of controlling flip flops: 11
CE signal <i1554/n9>, number of controlling flip flops: 11
CE signal <i1554/n13>, number of controlling flip flops: 11
CE signal <i1554/n16>, number of controlling flip flops: 11
CE signal <i1555/n6>, number of controlling flip flops: 11
CE signal <i1555/n7>, number of controlling flip flops: 11
CE signal <i1555/n8>, number of controlling flip flops: 11
CE signal <i1555/n9>, number of controlling flip flops: 11
CE signal <i1555/n10>, number of controlling flip flops: 11
CE signal <i1555/n11>, number of controlling flip flops: 11
CE signal <i1555/n12>, number of controlling flip flops: 11
CE signal <i1555/n13>, number of controlling flip flops: 11
CE signal <i1555/n14>, number of controlling flip flops: 11
CE signal <i1554/n17>, number of controlling flip flops: 11
CE signal <i1554/n10>, number of controlling flip flops: 11
CE signal <i1554/n18>, number of controlling flip flops: 11
CE signal <i1555/n15>, number of controlling flip flops: 11
CE signal <nearest_inst/equal_92/n5>, number of controlling flip flops: 38
CE signal <ceg_net741>, number of controlling flip flops: 1
CE signal <nearest_inst/u_tag_fifo/n73>, number of controlling flip flops: 5
CE signal <nearest_inst/u_tag_fifo/n6>, number of controlling flip flops: 5
CE signal <i1554/n19>, number of controlling flip flops: 11
CE signal <nearest_inst/per_img_de_neg>, number of controlling flip flops: 11
CE signal <bilinear_inst/equal_72/n5>, number of controlling flip flops: 38
CE signal <ceg_net745>, number of controlling flip flops: 1
CE signal <bilinear_inst/u_tag_fifo/n73>, number of controlling flip flops: 5
CE signal <bilinear_inst/u_tag_fifo/n6>, number of controlling flip flops: 5
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/u_frame_info_det/de_r0>, number of controlling flip flops: 8
CE signal <i1554/n20>, number of controlling flip flops: 11
CE signal <i1554/n11>, number of controlling flip flops: 11
CE signal <i74/u_tag_fifo/n73>, number of controlling flip flops: 5
CE signal <i74/equal_72/n5>, number of controlling flip flops: 38
CE signal <ceg_net749>, number of controlling flip flops: 1
CE signal <i74/u_tag_fifo/n6>, number of controlling flip flops: 5
CE signal <i1554/n21>, number of controlling flip flops: 11
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/wr_en>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/n84>, number of controlling flip flops: 128
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/n954>, number of controlling flip flops: 7
CE signal <ceg_net866>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/wr_sw_ack>, number of controlling flip flops: 1
CE signal <ceg_net7619>, number of controlling flip flops: 2
CE signal <~u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/n511>, number of controlling flip flops: 29
CE signal <ceg_net832>, number of controlling flip flops: 72
CE signal <ceg_net850>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/RdAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net847>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/WrAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net855>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoWrEn>, number of controlling flip flops: 25
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/ReadEn>, number of controlling flip flops: 25
CE signal <ceg_net861>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/burst_start>, number of controlling flip flops: 35
CE signal <ceg_net907>, number of controlling flip flops: 8
CE signal <ceg_net872>, number of controlling flip flops: 1
CE signal <ceg_net875>, number of controlling flip flops: 1
CE signal <ceg_net883>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_ddr_wr_ctrl/DataWrEn>, number of controlling flip flops: 1
CE signal <ceg_net886>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/equal_63/n7>, number of controlling flip flops: 1
CE signal <ceg_net910>, number of controlling flip flops: 7
CE signal <ceg_net913>, number of controlling flip flops: 1
CE signal <~u_frame_buffer_ch0/u_ddr_tx_buffer/equal_165/n5_2>, number of controlling flip flops: 76
CE signal <ceg_net919>, number of controlling flip flops: 20
CE signal <ceg_net921>, number of controlling flip flops: 1
CE signal <ceg_net924>, number of controlling flip flops: 1
CE signal <ceg_net9535>, number of controlling flip flops: 4
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/equal_31/n7>, number of controlling flip flops: 24
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/addr_en>, number of controlling flip flops: 35
CE signal <ceg_net982>, number of controlling flip flops: 1
CE signal <ceg_net985>, number of controlling flip flops: 1
CE signal <ceg_net1020>, number of controlling flip flops: 9
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/n1156>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/DataRdEn>, number of controlling flip flops: 129
CE signal <ceg_net1124>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/RdAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net1121>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/WrAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net1129>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/FifoWrEn>, number of controlling flip flops: 21
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/n1191>, number of controlling flip flops: 21
CE signal <ceg_net1135>, number of controlling flip flops: 2
CE signal <ceg_net1146>, number of controlling flip flops: 1
CE signal <ceg_net9559>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/FifoWrEn>, number of controlling flip flops: 21
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/RdAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net9609>, number of controlling flip flops: 13
CE signal <ceg_net9554>, number of controlling flip flops: 2
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/WrAHighRise>, number of controlling flip flops: 1
CE signal <ceg_net1172>, number of controlling flip flops: 1
CE signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/ReadEn>, number of controlling flip flops: 21
CE signal <u_frame_buffer_ch0/u_bank_sw/n741>, number of controlling flip flops: 28
CE signal <u_frame_buffer_ch0/u_bank_sw/n745>, number of controlling flip flops: 4
CE signal <ceg_net7770>, number of controlling flip flops: 1
CE signal <ceg_net7773>, number of controlling flip flops: 1
CE signal <ceg_net1271>, number of controlling flip flops: 29
CE signal <ceg_net1274>, number of controlling flip flops: 29
CE signal <ceg_net1808>, number of controlling flip flops: 61
CE signal <inst_ddr3_axi/equal_77/n5>, number of controlling flip flops: 10
CE signal <inst_ddr3_axi/n1230>, number of controlling flip flops: 2
CE signal <ceg_net1645>, number of controlling flip flops: 9
CE signal <ceg_net1735>, number of controlling flip flops: 16
CE signal <~inst_ddr3_axi/n1284>, number of controlling flip flops: 16
CE signal <inst_ddr3_axi/n1783>, number of controlling flip flops: 2
CE signal <ceg_net1814>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_arburst_fifo/n20>, number of controlling flip flops: 6
CE signal <inst_ddr3_axi/n502>, number of controlling flip flops: 2
CE signal <ceg_net1894>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/u_wr_addr_fifo/n60>, number of controlling flip flops: 6
CE signal <ceg_net1934>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_awid_fifo/n20>, number of controlling flip flops: 6
CE signal <ceg_net1974>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_arid_fifo/n20>, number of controlling flip flops: 6
CE signal <i1555/n16>, number of controlling flip flops: 11
CE signal <inst_ddr3_axi/inst_respon_fifo/Fifo_Wr_En>, number of controlling flip flops: 1
CE signal <ceg_net2048>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_respon_fifo/n20>, number of controlling flip flops: 6
CE signal <inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En>, number of controlling flip flops: 1
CE signal <ceg_net2134>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_respon_len_fifo/n20>, number of controlling flip flops: 6
CE signal <ceg_net9633>, number of controlling flip flops: 4
CE signal <ceg_net8402>, number of controlling flip flops: 2
CE signal <ceg_net2184>, number of controlling flip flops: 1
CE signal <ceg_net9319>, number of controlling flip flops: 12
CE signal <ceg_net9822>, number of controlling flip flops: 13
CE signal <ceg_net7817>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n8232>, number of controlling flip flops: 1
CE signal <ceg_net2199>, number of controlling flip flops: 1
CE signal <ceg_net8823>, number of controlling flip flops: 3
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n9165>, number of controlling flip flops: 8
CE signal <ceg_net2209>, number of controlling flip flops: 6
CE signal <ceg_net2232>, number of controlling flip flops: 4
CE signal <ceg_net2245>, number of controlling flip flops: 3
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n8216>, number of controlling flip flops: 8
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n8235>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/n212>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/n212>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/n548>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/io_pop_valid>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/n500>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/w_ack_rd_valid>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/_zz_16>, number of controlling flip flops: 13
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_empty>, number of controlling flip flops: 13
CE signal <ceg_net2247>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n1528>, number of controlling flip flops: 2
CE signal <ceg_net2253>, number of controlling flip flops: 2
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dqs_state[1]>, number of controlling flip flops: 1
CE signal <~inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/equal_1667/n7>, number of controlling flip flops: 2
CE signal <ceg_net2262>, number of controlling flip flops: 14
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/w_init_done>, number of controlling flip flops: 45
CE signal <ceg_net9647>, number of controlling flip flops: 4
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8093>, number of controlling flip flops: 1
CE signal <ceg_net2324>, number of controlling flip flops: 1
CE signal <ceg_net2437>, number of controlling flip flops: 8
CE signal <ceg_net2334>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8088>, number of controlling flip flops: 1
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8085>, number of controlling flip flops: 1
CE signal <ceg_net2338>, number of controlling flip flops: 1
CE signal <ceg_net7924>, number of controlling flip flops: 16
CE signal <ceg_net2345>, number of controlling flip flops: 17
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8092>, number of controlling flip flops: 1
CE signal <ceg_net2351>, number of controlling flip flops: 2
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/n8014>, number of controlling flip flops: 1
CE signal <ceg_net2402>, number of controlling flip flops: 2
CE signal <ceg_net7988>, number of controlling flip flops: 16
CE signal <ceg_net8052>, number of controlling flip flops: 16
CE signal <ceg_net8116>, number of controlling flip flops: 16
CE signal <ceg_net8180>, number of controlling flip flops: 16
CE signal <ceg_net8244>, number of controlling flip flops: 16
CE signal <ceg_net8308>, number of controlling flip flops: 16
CE signal <ceg_net8372>, number of controlling flip flops: 16
CE signal <ceg_net3105>, number of controlling flip flops: 1
CE signal <i1555/n17>, number of controlling flip flops: 11
CE signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/n9087>, number of controlling flip flops: 8
CE signal <i1555/n18>, number of controlling flip flops: 11
CE signal <i1555/n19>, number of controlling flip flops: 11
CE signal <i1555/n20>, number of controlling flip flops: 11
CE signal <i1555/n21>, number of controlling flip flops: 11
CE signal <i1554/n6>, number of controlling flip flops: 11
CE signal <i1554/n7>, number of controlling flip flops: 11
CE signal <ceg_net8828>, number of controlling flip flops: 2
CE signal <ceg_net3535>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/rf_init_counter[5]>, number of controlling flip flops: 6
CE signal <socInst/u_EfxSapphireSoc/when_ClockDomainGenerator_l222_1>, number of controlling flip flops: 6
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_io_output_cmd_ready>, number of controlling flip flops: 189
CE signal <socInst/u_EfxSapphireSoc/_zz_io_input_rsp_ready_1>, number of controlling flip flops: 139
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rValidN>, number of controlling flip flops: 36
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_ready>, number of controlling flip flops: 37
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_ready>, number of controlling flip flops: 37
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_w_rValidN>, number of controlling flip flops: 145
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_w_s2mPipe_ready>, number of controlling flip flops: 146
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_w_s2mPipe_m2sPipe_ready>, number of controlling flip flops: 146
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cpuAccess_r_rValidN>, number of controlling flip flops: 131
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cpuAccess_r_s2mPipe_ready>, number of controlling flip flops: 132
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rValidN>, number of controlling flip flops: 37
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_ready>, number of controlling flip flops: 38
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared_io_output_w_ready>, number of controlling flip flops: 146
CE signal <socInst/u_EfxSapphireSoc/when_ClockDomainGenerator_l222_2>, number of controlling flip flops: 6
CE signal <socInst/u_EfxSapphireSoc/n29602>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_cores_0_logic_cpu_dBus_cmd_fire>, number of controlling flip flops: 44
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_cores_0_logic_cpu_dBus_Bridge_bus_cmd_ready>, number of controlling flip flops: 117
CE signal <socInst/u_EfxSapphireSoc/system_fabric_exclusiveMonitor_input_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN>, number of controlling flip flops: 116
CE signal <socInst/u_EfxSapphireSoc/system_fabric_exclusiveMonitor_input_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready>, number of controlling flip flops: 117
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_cmd_rValidN>, number of controlling flip flops: 117
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_cmd_s2mPipe_ready>, number of controlling flip flops: 118
CE signal <socInst/u_EfxSapphireSoc/system_ddr_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN>, number of controlling flip flops: 190
CE signal <socInst/u_EfxSapphireSoc/system_ddr_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready>, number of controlling flip flops: 191
CE signal <socInst/u_EfxSapphireSoc/_zz_io_input_rsp_ready_2>, number of controlling flip flops: 135
CE signal <socInst/u_EfxSapphireSoc/_zz_system_bmbPeripheral_bmb_rsp_valid_1>, number of controlling flip flops: 37
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 30
CE signal <socInst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1>, number of controlling flip flops: 32
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 28
CE signal <socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bus_rsp_ready_1>, number of controlling flip flops: 13
CE signal <socInst/u_EfxSapphireSoc/_zz_dBus_cmd_ready>, number of controlling flip flops: 1
CE signal <ceg_net3544>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/when_DataCache_l465>, number of controlling flip flops: 6
CE signal <socInst/u_EfxSapphireSoc/n29610>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_cores_0_logic_cpu_dBus_Bridge_bus_cmd_rValid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fabric_iBus_bmb_cmd_ready>, number of controlling flip flops: 28
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_arbiter_io_output_cmd_valid>, number of controlling flip flops: 4
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_upSizer_io_output_cmd_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_input_rsp_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_outputs_2_cmd_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_interrupt_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_interrupt_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_outputs_3_cmd_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_interrupts_0_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_interrupts_1_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/n29611>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/n29612>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/n29613>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/n29614>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/when_TrionDdrGenerator_l242>, number of controlling flip flops: 5
CE signal <socInst/u_EfxSapphireSoc/n29082>, number of controlling flip flops: 4
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge_io_output_w_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAAxi3_b_s2mPipe_rValid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cpuAccess_b_s2mPipe_ready>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/io_ddrA_r_rValid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/io_ddrA_b_s2mPipe_rValid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAAxi3_b_s2mPipe_ready>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAAxi3_w_fire>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_s2mPipe_ready>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/_zz_system_ddr_ddrLogic_ddrAAxi3_w_translated_ready_1>, number of controlling flip flops: 146
CE signal <ceg_net3547>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/_zz_1>, number of controlling flip flops: 146
CE signal <ceg_net3550>, number of controlling flip flops: 1
CE signal <ceg_net3553>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/io_ddrA_b_s2mPipe_ready>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_rValidN>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/_zz_system_ddr_ddrLogic_ddrAToAxi3_ddrA_wStreamPipelied_valid>, number of controlling flip flops: 145
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rValidN>, number of controlling flip flops: 37
CE signal <socInst/u_EfxSapphireSoc/when_ClockDomainGenerator_l222>, number of controlling flip flops: 12
CE signal <ceg_net3556>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/streamFork_1_io_outputs_1_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/system_fpu_logic_streamFork_1_io_outputs_1_rValidN>, number of controlling flip flops: 10
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu_FpuPlugin_port_cmd_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/read_output_isStall>, number of controlling flip flops: 16
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_load_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_load_s2mPipe_ready>, number of controlling flip flops: 12
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_load_s2mPipe_m2sPipe_ready>, number of controlling flip flops: 12
CE signal <~socInst/u_EfxSapphireSoc/system_fpu_logic/when_FpuCore_l529>, number of controlling flip flops: 45
CE signal <n70054>, number of controlling flip flops: 150
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/shortPip_rspStreams_0_ready>, number of controlling flip flops: 67
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_mul_ready>, number of controlling flip flops: 210
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/mul_preMul_output_ready>, number of controlling flip flops: 203
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/mul_mul_output_ready>, number of controlling flip flops: 100
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_ready>, number of controlling flip flops: 347
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum2_output_ready>, number of controlling flip flops: 206
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/mul_result_mulToAdd_ready>, number of controlling flip flops: 144
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_div_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/system_fpu_logic_div_divider_io_input_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_sqrt_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/system_fpu_logic_sqrt_sqrt_io_input_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/add_preShifter_output_ready>, number of controlling flip flops: 147
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/add_shifter_output_ready>, number of controlling flip flops: 147
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/add_math_output_ready>, number of controlling flip flops: 91
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/add_oh_output_ready>, number of controlling flip flops: 96
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/shortPip_output_ready>, number of controlling flip flops: 77
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic_io_port_0_cmd_ready>, number of controlling flip flops: 30
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_load_rValidN>, number of controlling flip flops: 11
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47706>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47703>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47712>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/shortPip_fsm_done>, number of controlling flip flops: 52
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47717>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47719>, number of controlling flip flops: 7
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47721>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_div_rValid>, number of controlling flip flops: 141
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/decode_sqrt_rValid>, number of controlling flip flops: 75
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider_io_output_valid>, number of controlling flip flops: 63
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider/when_FpuDiv_l31>, number of controlling flip flops: 1
CE signal <ceg_net3559>, number of controlling flip flops: 52
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider/busy>, number of controlling flip flops: 107
CE signal <ceg_net3564>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/sqrt_sqrt_io_output_valid>, number of controlling flip flops: 114
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/sqrt_sqrt/when_FpuSqrt_l28>, number of controlling flip flops: 1
CE signal <ceg_net3720>, number of controlling flip flops: 54
CE signal <ceg_net3728>, number of controlling flip flops: 1
CE signal <ceg_net3977>, number of controlling flip flops: 31
CE signal <socInst/u_EfxSapphireSoc/system_fpu_logic/load_s1_fsm_done>, number of controlling flip flops: 51
CE signal <ceg_net3982>, number of controlling flip flops: 3
CE signal <ceg_net3987>, number of controlling flip flops: 2
CE signal <ceg_net3997>, number of controlling flip flops: 1
CE signal <ceg_net4012>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1_io_mem_cmd_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/system_cores_0_logic_cpu_dataCache_1_io_mem_cmd_s2mPipe_ready>, number of controlling flip flops: 110
CE signal <ceg_net4029>, number of controlling flip flops: 1
CE signal <ceg_net4036>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31512>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31484>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31486>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31488>, number of controlling flip flops: 1
CE signal <ceg_net4209>, number of controlling flip flops: 3
CE signal <ceg_net4053>, number of controlling flip flops: 1
CE signal <ceg_net4058>, number of controlling flip flops: 1
CE signal <ceg_net4063>, number of controlling flip flops: 1
CE signal <ceg_net4068>, number of controlling flip flops: 1
CE signal <ceg_net4073>, number of controlling flip flops: 1
CE signal <ceg_net4214>, number of controlling flip flops: 2
CE signal <ceg_net9512>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/FpuPlugin_port_cmd_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/writeBack_FpuPlugin_commit_valid>, number of controlling flip flops: 1
CE signal <ceg_net4092>, number of controlling flip flops: 1
CE signal <ceg_net4097>, number of controlling flip flops: 1
CE signal <ceg_net4102>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_arbitration_isStuck>, number of controlling flip flops: 239
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_arbitration_isStuck>, number of controlling flip flops: 259
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/writeBack_arbitration_isStuck>, number of controlling flip flops: 280
CE signal <ceg_net4305>, number of controlling flip flops: 32
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/system_cores_0_logic_cpu_dataCache_1_io_mem_cmd_rValidN>, number of controlling flip flops: 109
CE signal <ceg_net4416>, number of controlling flip flops: 32
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/equal_1502/n11>, number of controlling flip flops: 1
CE signal <n49216>, number of controlling flip flops: 32
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31551>, number of controlling flip flops: 32
CE signal <ceg_net4596>, number of controlling flip flops: 36
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n40734>, number of controlling flip flops: 5
CE signal <ceg_net4755>, number of controlling flip flops: 32
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_hadException>, number of controlling flip flops: 32
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/writeBack_FpuPlugin_commit_rValidN>, number of controlling flip flops: 74
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31561>, number of controlling flip flops: 30
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31563>, number of controlling flip flops: 32
CE signal <ceg_net4848>, number of controlling flip flops: 32
CE signal <ceg_net4134>, number of controlling flip flops: 1
CE signal <ceg_net4139>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31572>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_DebugPlugin_l238>, number of controlling flip flops: 1
CE signal <ceg_net4144>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/bmbDecoder_4_io_outputs_0_cmd_valid>, number of controlling flip flops: 1
CE signal <ceg_net4150>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_Fetcher_l160>, number of controlling flip flops: 30
CE signal <ceg_net4155>, number of controlling flip flops: 1
CE signal <ceg_net4160>, number of controlling flip flops: 1
CE signal <ceg_net4165>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/io_mem_cmd_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[6]>, number of controlling flip flops: 7
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready>, number of controlling flip flops: 65
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/when_DataCache_l829>, number of controlling flip flops: 34
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/io_mem_cmd_fire>, number of controlling flip flops: 1
CE signal <ceg_net4169>, number of controlling flip flops: 6
CE signal <ceg_net4178>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/stageB_loaderValid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/systemCd_logic_outputReset>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/n1364>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/stageB_flusher_counter[6]>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_arbitration_isStuck>, number of controlling flip flops: 30
CE signal <ceg_net4657>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_Pipeline_l124_2>, number of controlling flip flops: 30
CE signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/jtag_writeArea_valid>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/flowCCByToggle_1/outputArea_flow_valid>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/bmbDecoder_4/logic_rspPendingCounter[0]>, number of controlling flip flops: 33
CE signal <ceg_net4853>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/n391>, number of controlling flip flops: 2
CE signal <ceg_net4858>, number of controlling flip flops: 1
CE signal <ceg_net4861>, number of controlling flip flops: 34
CE signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge_io_remote_cmd_valid>, number of controlling flip flops: 1
CE signal <ceg_net4978>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n551>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n555>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n552>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n557>, number of controlling flip flops: 60
CE signal <socInst/u_EfxSapphireSoc/bmbDecoder_4/when_BmbDecoder_l56>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_input_cmd_queue/io_push_fire>, number of controlling flip flops: 13
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_input_cmd_queue/io_pop_fire>, number of controlling flip flops: 13
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_output_rsp_queue/io_push_fire>, number of controlling flip flops: 13
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_output_rsp_queue/io_pop_fire>, number of controlling flip flops: 13
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/writeCmdInfo_fifo/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/cmdFork_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/dataFork_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/io_input_cmd_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/writeCmdInfo_fifo_io_pop_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/system_ddr_ddrLogic_bmbToAxiBridge_writeCmdInfo_fifo_io_pop_s2mPipe_ready>, number of controlling flip flops: 9
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/readCmdInfo_fifo_io_pop_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/when_BmbToAxi4Bridge_l83>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/when_BmbToAxi4Bridge_l41>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/system_ddr_ddrLogic_bmbToAxiBridge_writeCmdInfo_fifo_io_pop_rValidN>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/when_BmbToAxi4Bridge_l41_1>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/system_ddr_ddrLogic_bmbToAxiBridge_readCmdInfo_fifo_io_pop_rValid>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/rspSelLock>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/readCmdInfo_fifo/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/cmdRouteFork_thrown_translated_fifo/when_Stream_l1231>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/cmdArbiter_io_output_valid>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/cmdRouteFork_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/cmdRouteFork_thrown_translated_fifo_io_pop_ready>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/system_ddr_ddrLogic_arbiterAxi3Shared_cmdRouteFork_thrown_translated_fifo_io_pop_rValid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/cmdOutputFork_fire>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/when_Stream_l1231>, number of controlling flip flops: 1
CE signal <ceg_net4988>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_decoder/when_BmbDecoder_l56>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_decoder/logic_input_fire>, number of controlling flip flops: 2
CE signal <ceg_net4997>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_upSizer/io_input_cmd_fire>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/_zz_system_ddr_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_upSizer/when_BmbUpSizerBridge_l95>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_upSizer/when_BmbUpSizerBridge_l85>, number of controlling flip flops: 64
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_unburstify_io_input_rsp_valid>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_downSizer/io_output_cmd_fire>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_downSizer/n536>, number of controlling flip flops: 32
CE signal <ceg_net5000>, number of controlling flip flops: 14
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_unburstify/buffer_valid>, number of controlling flip flops: 15
CE signal <ceg_net5016>, number of controlling flip flops: 1
CE signal <ceg_net5052>, number of controlling flip flops: 12
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_unburstify_1/buffer_valid>, number of controlling flip flops: 2
CE signal <ceg_net5065>, number of controlling flip flops: 1
CE signal <ceg_net5103>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/io_input_cmd_rValid>, number of controlling flip flops: 59
CE signal <socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/logic_input_fire>, number of controlling flip flops: 4
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_unburstify/io_output_cmd_fire>, number of controlling flip flops: 7
CE signal <socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/when_BmbDecoder_l56>, number of controlling flip flops: 6
CE signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_unburstify_io_output_cmd_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_clint_logic/n1165>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_clint_logic_io_bus_cmd_ready>, number of controlling flip flops: 38
CE signal <socInst/u_EfxSapphireSoc/system_clint_logic/n1166>, number of controlling flip flops: 32
CE signal <socInst/u_EfxSapphireSoc/system_clint_logic/n1167>, number of controlling flip flops: 32
CE signal <~socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/tx/clockDivider_counter_willOverflow>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/n774>, number of controlling flip flops: 20
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/n935>, number of controlling flip flops: 6
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/n772>, number of controlling flip flops: 2
CE signal <ceg_net5111>, number of controlling flip flops: 1
CE signal <ceg_net5116>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/when_UartCtrl_l155>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/n769>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_cmd_ready>, number of controlling flip flops: 33
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/when_UartCtrlRx_l69>, number of controlling flip flops: 7
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/clockDivider_tickReg>, number of controlling flip flops: 4
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/sampler_tick>, number of controlling flip flops: 3
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n839>, number of controlling flip flops: 1
CE signal <ceg_net5119>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n766>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n765>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n764>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n763>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n762>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n761>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n844>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/bridge_write_streamUnbuffered_queueWithOccupancy/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/system_uart_0_io_logic_uartCtrl_1_io_read_queueWithOccupancy/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability_io_pop_valid>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/when_SpiXdrMasterCtrl_l781>, number of controlling flip flops: 12
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/n832>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/n833>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_cmd_ready>, number of controlling flip flops: 26
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/system_spi_0_io_logic_mapping_cmdLogic_streamUnbuffered_queueWithAvailability_io_pop_rValidN>, number of controlling flip flops: 11
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/n835>, number of controlling flip flops: 4
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/n961>, number of controlling flip flops: 12
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/n962>, number of controlling flip flops: 12
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/n963>, number of controlling flip flops: 12
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/n964>, number of controlling flip flops: 12
CE signal <ceg_net8857>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n474>, number of controlling flip flops: 3
CE signal <ceg_net5130>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/system_spi_0_io_logic_ctrl_io_rsp_queueWithOccupancy/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_logic/n487>, number of controlling flip flops: 4
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_logic/n490>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_logic/n492>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_logic/n494>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_logic/n496>, number of controlling flip flops: 2
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_cmd_ready>, number of controlling flip flops: 9
CE signal <socInst/u_EfxSapphireSoc/system_gpio_0_io_logic/n499>, number of controlling flip flops: 4
CE signal <ceg_net5134>, number of controlling flip flops: 1
CE signal <~socInst/u_EfxSapphireSoc/io_apbSlave_0_logic/io_input_rsp_isStall>, number of controlling flip flops: 38
CE signal <socInst/u_EfxSapphireSoc/n29488>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/n29496>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/n29504>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/n29512>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/n29520>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/n29528>, number of controlling flip flops: 8
CE signal <socInst/u_EfxSapphireSoc/n29536>, number of controlling flip flops: 8
CE signal <ceg_net5139>, number of controlling flip flops: 1
CE signal <ceg_net5144>, number of controlling flip flops: 1
CE signal <ceg_net5149>, number of controlling flip flops: 1
CE signal <ceg_net5154>, number of controlling flip flops: 1
CE signal <ceg_net5159>, number of controlling flip flops: 1
CE signal <ceg_net5164>, number of controlling flip flops: 1
CE signal <ceg_net5169>, number of controlling flip flops: 1
CE signal <ceg_net8859>, number of controlling flip flops: 1
CE signal <ceg_net5173>, number of controlling flip flops: 1
CE signal <ceg_net5175>, number of controlling flip flops: 1
CE signal <interconnectInst/u_efx_axi_interconnect/n1556>, number of controlling flip flops: 8
CE signal <~interconnectInst/u_efx_axi_interconnect/n2705>, number of controlling flip flops: 42
CE signal <ceg_net5190>, number of controlling flip flops: 1
CE signal <ceg_net5195>, number of controlling flip flops: 1
CE signal <ceg_net5212>, number of controlling flip flops: 1
CE signal <interconnectInst/u_efx_axi_interconnect/efx_axi_arbiter_inst/n62>, number of controlling flip flops: 6
CE signal <ceg_net8868>, number of controlling flip flops: 1
CE signal <ceg_net5217>, number of controlling flip flops: 1
CE signal <ceg_net5220>, number of controlling flip flops: 1
CE signal <ceg_net5262>, number of controlling flip flops: 28
CE signal <ceg_net5835>, number of controlling flip flops: 145
CE signal <ceg_net6276>, number of controlling flip flops: 145
CE signal <ceg_net6675>, number of controlling flip flops: 133
CE signal <ceg_net7098>, number of controlling flip flops: 133
CE signal <ceg_net7199>, number of controlling flip flops: 32
CE signal <apb3_slave_inst1/actRead>, number of controlling flip flops: 32
CE signal <apb3_slave_inst1/n687>, number of controlling flip flops: 32
CE signal <ceg_net7263>, number of controlling flip flops: 32
CE signal <i1556/n13>, number of controlling flip flops: 11
CE signal <i1556/n12>, number of controlling flip flops: 11
CE signal <i1556/n11>, number of controlling flip flops: 11
CE signal <i1556/n10>, number of controlling flip flops: 11
CE signal <i1556/n9>, number of controlling flip flops: 11
CE signal <i1556/n8>, number of controlling flip flops: 11
CE signal <i1556/n7>, number of controlling flip flops: 11
CE signal <i1556/n6>, number of controlling flip flops: 11
CE signal <i1557/n24>, number of controlling flip flops: 2
CE signal <i1557/n23>, number of controlling flip flops: 2
CE signal <i1557/n22>, number of controlling flip flops: 2
CE signal <i1557/n21>, number of controlling flip flops: 2
CE signal <i1558/n36>, number of controlling flip flops: 1
CE signal <i1558/n35>, number of controlling flip flops: 1
CE signal <i1558/n34>, number of controlling flip flops: 1
CE signal <i1558/n33>, number of controlling flip flops: 1
CE signal <i1558/n32>, number of controlling flip flops: 1
CE signal <i1558/n31>, number of controlling flip flops: 1
CE signal <i1558/n30>, number of controlling flip flops: 1
CE signal <i1558/n29>, number of controlling flip flops: 1
CE signal <i1558/n28>, number of controlling flip flops: 1
CE signal <i1558/n27>, number of controlling flip flops: 1
CE signal <i1558/n26>, number of controlling flip flops: 1
CE signal <i1558/n25>, number of controlling flip flops: 1
CE signal <i1558/n24>, number of controlling flip flops: 1
CE signal <i1558/n23>, number of controlling flip flops: 1
CE signal <i1558/n22>, number of controlling flip flops: 1
CE signal <i1558/n21>, number of controlling flip flops: 1
CE signal <i1558/n20>, number of controlling flip flops: 1
CE signal <i1558/n19>, number of controlling flip flops: 1
CE signal <i1558/n18>, number of controlling flip flops: 1
CE signal <i1558/n17>, number of controlling flip flops: 1
CE signal <i1558/n16>, number of controlling flip flops: 1
CE signal <i1558/n15>, number of controlling flip flops: 1
CE signal <i1558/n14>, number of controlling flip flops: 1
CE signal <i1558/n13>, number of controlling flip flops: 1
CE signal <i1558/n12>, number of controlling flip flops: 1
CE signal <i1558/n11>, number of controlling flip flops: 1
CE signal <i1558/n10>, number of controlling flip flops: 1
CE signal <i1558/n9>, number of controlling flip flops: 1
CE signal <i1558/n8>, number of controlling flip flops: 1
CE signal <i1558/n7>, number of controlling flip flops: 1
CE signal <i1558/n6>, number of controlling flip flops: 1
CE signal <i1558/n5>, number of controlling flip flops: 1
CE signal <i1559/n36>, number of controlling flip flops: 1
CE signal <i1559/n35>, number of controlling flip flops: 1
CE signal <i1559/n34>, number of controlling flip flops: 1
CE signal <i1559/n33>, number of controlling flip flops: 1
CE signal <i1559/n32>, number of controlling flip flops: 1
CE signal <i1559/n31>, number of controlling flip flops: 1
CE signal <i1559/n30>, number of controlling flip flops: 1
CE signal <i1559/n29>, number of controlling flip flops: 1
CE signal <i1559/n28>, number of controlling flip flops: 1
CE signal <i1559/n27>, number of controlling flip flops: 1
CE signal <i1559/n26>, number of controlling flip flops: 1
CE signal <i1559/n25>, number of controlling flip flops: 1
CE signal <i1559/n24>, number of controlling flip flops: 1
CE signal <i1559/n23>, number of controlling flip flops: 1
CE signal <i1559/n22>, number of controlling flip flops: 1
CE signal <i1559/n21>, number of controlling flip flops: 1
CE signal <i1559/n20>, number of controlling flip flops: 1
CE signal <i1559/n19>, number of controlling flip flops: 1
CE signal <i1559/n18>, number of controlling flip flops: 1
CE signal <i1559/n17>, number of controlling flip flops: 1
CE signal <i1559/n16>, number of controlling flip flops: 1
CE signal <i1559/n15>, number of controlling flip flops: 1
CE signal <i1559/n14>, number of controlling flip flops: 1
CE signal <i1559/n13>, number of controlling flip flops: 1
CE signal <i1559/n12>, number of controlling flip flops: 1
CE signal <i1559/n11>, number of controlling flip flops: 1
CE signal <i1559/n10>, number of controlling flip flops: 1
CE signal <i1559/n9>, number of controlling flip flops: 1
CE signal <i1559/n8>, number of controlling flip flops: 1
CE signal <i1559/n7>, number of controlling flip flops: 1
CE signal <i1559/n6>, number of controlling flip flops: 1
CE signal <i1559/n5>, number of controlling flip flops: 1
CE signal <i1560/n36>, number of controlling flip flops: 1
CE signal <i1560/n35>, number of controlling flip flops: 1
CE signal <i1560/n34>, number of controlling flip flops: 1
CE signal <i1560/n33>, number of controlling flip flops: 1
CE signal <i1560/n32>, number of controlling flip flops: 1
CE signal <i1560/n31>, number of controlling flip flops: 1
CE signal <i1560/n30>, number of controlling flip flops: 1
CE signal <i1560/n29>, number of controlling flip flops: 1
CE signal <i1560/n28>, number of controlling flip flops: 1
CE signal <i1560/n27>, number of controlling flip flops: 1
CE signal <i1560/n26>, number of controlling flip flops: 1
CE signal <i1560/n25>, number of controlling flip flops: 1
CE signal <i1560/n24>, number of controlling flip flops: 1
CE signal <i1560/n23>, number of controlling flip flops: 1
CE signal <i1560/n22>, number of controlling flip flops: 1
CE signal <i1560/n21>, number of controlling flip flops: 1
CE signal <i1560/n20>, number of controlling flip flops: 1
CE signal <i1560/n19>, number of controlling flip flops: 1
CE signal <i1560/n18>, number of controlling flip flops: 1
CE signal <i1560/n17>, number of controlling flip flops: 1
CE signal <i1560/n16>, number of controlling flip flops: 1
CE signal <i1560/n15>, number of controlling flip flops: 1
CE signal <i1560/n14>, number of controlling flip flops: 1
CE signal <i1560/n13>, number of controlling flip flops: 1
CE signal <i1560/n12>, number of controlling flip flops: 1
CE signal <i1560/n11>, number of controlling flip flops: 1
CE signal <i1560/n10>, number of controlling flip flops: 1
CE signal <i1560/n9>, number of controlling flip flops: 1
CE signal <i1560/n8>, number of controlling flip flops: 1
CE signal <i1560/n7>, number of controlling flip flops: 1
CE signal <i1560/n6>, number of controlling flip flops: 1
CE signal <i1560/n5>, number of controlling flip flops: 1
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 181
Total number of FFs with set/reset signals: 6114
SR signal <HPD_N>, number of controlling flip flops: 23
SR signal <Sys_Rst_N>, number of controlling flip flops: 1271
SR signal <u_hdmi_rx/u_I2Cslave_edid/equal_9/n7>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/equal_13/n7>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/n43>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/i2c_start>, number of controlling flip flops: 5
SR signal <u_hdmi_rx/u_I2Cslave_edid/n86>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/n94>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/n97>, number of controlling flip flops: 1
SR signal <u_hdmi_rx/u_I2Cslave_edid/n107>, number of controlling flip flops: 1
SR signal <u_dvi_decoder/reset>, number of controlling flip flops: 105
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_phasealgin/n439>, number of controlling flip flops: 32
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_phasealgin/n447>, number of controlling flip flops: 11
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_phasealgin/n443>, number of controlling flip flops: 25
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_decoder/n24>, number of controlling flip flops: 26
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/rawdata_vld>, number of controlling flip flops: 22
SR signal <u_dvi_decoder/u_tmds_decoder_0/u_channelbond/n79>, number of controlling flip flops: 3
SR signal <u_dvi_decoder/u_tmds_decoder_1/u_phasealgin/n439>, number of controlling flip flops: 32
SR signal <u_dvi_decoder/u_tmds_decoder_1/u_phasealgin/n447>, number of controlling flip flops: 11
SR signal <u_dvi_decoder/u_tmds_decoder_1/u_phasealgin/n443>, number of controlling flip flops: 25
SR signal <u_dvi_decoder/u_tmds_decoder_2/u_phasealgin/n439>, number of controlling flip flops: 32
SR signal <u_dvi_decoder/u_tmds_decoder_2/u_phasealgin/n447>, number of controlling flip flops: 11
SR signal <u_dvi_decoder/u_tmds_decoder_2/u_phasealgin/n443>, number of controlling flip flops: 25
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/logic_rstn>, number of controlling flip flops: 162
SR signal <i34/inst1/sign_cb>, number of controlling flip flops: 9
SR signal <i34/inst1/sign_cr>, number of controlling flip flops: 9
SR signal <i34/inst2/n147>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/w_init_done>, number of controlling flip flops: 5
SR signal <i35/inst2/sign_r>, number of controlling flip flops: 10
SR signal <i35/inst2/sign_g>, number of controlling flip flops: 10
SR signal <i35/inst2/sign_b>, number of controlling flip flops: 10
SR signal <nearest_inst/n2749>, number of controlling flip flops: 3
SR signal <nearest_inst/n1993>, number of controlling flip flops: 38
SR signal <nearest_inst/equal_112/n5>, number of controlling flip flops: 37
SR signal <bilinear_inst/n7211>, number of controlling flip flops: 3
SR signal <nearest_inst/n1994>, number of controlling flip flops: 11
SR signal <nearest_inst/n1995>, number of controlling flip flops: 11
SR signal <bilinear_inst/n6299>, number of controlling flip flops: 38
SR signal <bilinear_inst/equal_92/n5>, number of controlling flip flops: 37
SR signal <bilinear_inst/n4073>, number of controlling flip flops: 8
SR signal <bilinear_inst/n4093>, number of controlling flip flops: 8
SR signal <bilinear_inst/n4113>, number of controlling flip flops: 8
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/n31>, number of controlling flip flops: 8
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/tac_clk_rstn>, number of controlling flip flops: 248
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/twd_clk_rstn>, number of controlling flip flops: 379
SR signal <i74/n5801>, number of controlling flip flops: 3
SR signal <i74/n4315>, number of controlling flip flops: 38
SR signal <i74/equal_92/n5>, number of controlling flip flops: 37
SR signal <i74/n3227>, number of controlling flip flops: 8
SR signal <i74/n3247>, number of controlling flip flops: 8
SR signal <i74/n3267>, number of controlling flip flops: 8
SR signal <i74/n5404>, number of controlling flip flops: 6
SR signal <i74/n5819>, number of controlling flip flops: 6
SR signal <i74/n5823>, number of controlling flip flops: 6
SR signal <i74/n5406>, number of controlling flip flops: 6
SR signal <hdmi_tx_rst_n>, number of controlling flip flops: 45
SR signal <i35/inst2/equal_48/n3>, number of controlling flip flops: 8
SR signal <i35/inst2/equal_46/n3>, number of controlling flip flops: 8
SR signal <i35/inst2/equal_44/n3>, number of controlling flip flops: 8
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/fifo_rst>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/axi_clk_rst_n>, number of controlling flip flops: 194
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/n532>, number of controlling flip flops: 7
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/pos_frame_start_sync>, number of controlling flip flops: 7
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/n1001>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/frame_stable>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/last_wr_state[0]>, number of controlling flip flops: 4
SR signal <u_frame_buffer_ch0/i_clk_rst_n>, number of controlling flip flops: 304
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/n169>, number of controlling flip flops: 6
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/WrClkRst>, number of controlling flip flops: 52
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/RdClkRst>, number of controlling flip flops: 64
SR signal <u_frame_buffer_ch0/u_ddr_rx_buffer/u_ddr_wr_ctrl/DataWrEnd>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/equal_39/n7>, number of controlling flip flops: 3
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/n298>, number of controlling flip flops: 7
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/rd_shift[0]>, number of controlling flip flops: 16
SR signal <axi_m_rvalid[0]>, number of controlling flip flops: 8
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/n1159>, number of controlling flip flops: 1
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/n1179>, number of controlling flip flops: 6
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/WrClkRst>, number of controlling flip flops: 53
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/RdClkRst>, number of controlling flip flops: 44
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/fifo_wr_rst>, number of controlling flip flops: 3
SR signal <u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/RdClkRst>, number of controlling flip flops: 96
SR signal <cal_done>, number of controlling flip flops: 321
SR signal <inst_ddr3_axi/inst_arburst_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/u_wr_addr_fifo/n1218>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_awid_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_arid_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_respon_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_respon_len_fifo/n338>, number of controlling flip flops: 1
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/core_clk_rstn>, number of controlling flip flops: 705
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/tdqss_clk_rstn>, number of controlling flip flops: 84
SR signal <inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/clk_rstn>, number of controlling flip flops: 135
SR signal <socInst/u_EfxSapphireSoc/debugCd_logic_outputReset>, number of controlling flip flops: 13
SR signal <socInst/u_EfxSapphireSoc/ddrCd_logic_outputReset>, number of controlling flip flops: 91
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_debugReset>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/systemCd_logic_outputReset>, number of controlling flip flops: 454
SR signal <socInst/u_EfxSapphireSoc/ddrCd_logic_inputResetTrigger>, number of controlling flip flops: 6
SR signal <socInst/u_EfxSapphireSoc/bufferCC_14_io_dataOut>, number of controlling flip flops: 6
SR signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_decoder/logic_rspNoHit_doIt>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/_zz_system_cores_0_externalInterrupt_plic_target_bestRequest_priority_3>, number of controlling flip flops: 3
SR signal <socInst/u_EfxSapphireSoc/n29086>, number of controlling flip flops: 10
SR signal <socInst/u_EfxSapphireSoc/n29088>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29089>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29090>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29091>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29092>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29093>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29094>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29095>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29096>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29097>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29098>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29099>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29100>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29101>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29102>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29104>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29105>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29106>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29107>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29108>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/n29109>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAReset_reset>, number of controlling flip flops: 24
SR signal <socInst/u_EfxSapphireSoc/bufferCC_12_io_dataOut>, number of controlling flip flops: 12
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47687>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47688>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47689>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider/n1628>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47692>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47693>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47695>, number of controlling flip flops: 1
SR signal <~socInst/u_EfxSapphireSoc/system_fpu_logic/when_FpuCore_l529>, number of controlling flip flops: 3
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/shortPip_fsm_boot>, number of controlling flip flops: 1
SR signal <n70054>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n47683>, number of controlling flip flops: 56
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n61573>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider/busy>, number of controlling flip flops: 8
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/sqrt_sqrt/busy>, number of controlling flip flops: 114
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/LessThan_3730/n22>, number of controlling flip flops: 53
SR signal <socInst/u_EfxSapphireSoc/system_fpu_logic/n60456>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31530>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31531>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31536>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31537>, number of controlling flip flops: 6
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n40745>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31539>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31540>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31542>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31543>, number of controlling flip flops: 3
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31548>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_MulPlugin_l70>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_arbitration_isStuck>, number of controlling flip flops: 33
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31581>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/n1385>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351>, number of controlling flip flops: 7
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/n2182>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/n2183>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/n2239>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_exceptionBus_valid>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/bmbDecoder_4/logic_rspPendingCounter[0]>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n553>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_arbiter/memory_arbiter/n191>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_input_cmd_queue/bufferCC_12_io_dataOut>, number of controlling flip flops: 27
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_output_rsp_queue/bufferCC_12_io_dataOut>, number of controlling flip flops: 27
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/n1764>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/n1766>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/n1767>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/n1768>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/cmdArbiter/n117>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/n985>, number of controlling flip flops: 2
SR signal <socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared/n987>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_bridge_bmb_upSizer/n816>, number of controlling flip flops: 8
SR signal <socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/n1078>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/n784>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/n785>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n481>, number of controlling flip flops: 7
SR signal <socInst/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/select_110/Select_0/n5>, number of controlling flip flops: 3
SR signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n477>, number of controlling flip flops: 5
SR signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n484>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n483>, number of controlling flip flops: 1
SR signal <socInst/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/timer_reset>, number of controlling flip flops: 12
SR signal <m_cpu_rready_0>, number of controlling flip flops: 4
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Memory Trimming Report (begin) ### ### ### 
Memory instance 'u_hdmi_rx/u_simple_dual_port_ram/ram' WE[1] tied off to 0.
Memory instance 'u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram' WE[1] tied off to 0.
Memory instance 'u_dvi_decoder/u_tmds_decoder_1/u_channelbond/u_simple_dual_port_ram/ram' WE[1] tied off to 0.
Memory instance 'u_dvi_decoder/u_tmds_decoder_2/u_channelbond/u_simple_dual_port_ram/ram' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_2__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_2__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_3__D$2' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_3__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_2__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_3__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_2__D$2' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$m12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$p12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$o12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$l12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$n12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$b12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$j12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$2' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$i12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$h12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$g12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$f12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$e12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$d12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$c12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$k12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$q12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$r12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$s12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$t12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$u12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$v12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$w12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$x12' WE[1] tied off to 0.
Memory instance 'u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/FifoBuff__D$y1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_3__D$b12' WE[1] tied off to 0.
Memory instance 'inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/ram' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_fpu_logic/rf_ram_3__D$c1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_fpu_logic/rf_ram_2__D$c1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_fpu_logic/rf_ram__D$c1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/ways_0_tags__D$1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_tags__D$1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol2' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol3' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol4' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol5' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol6' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol7' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol0' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_output_rsp_queue/ram__D$g1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/writeCmdInfo_fifo/logic_ram' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/readCmdInfo_fifo/logic_ram' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol4' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol5' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol6' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol7' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_uart_0_io_logic/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_uart_0_io_logic/system_uart_0_io_logic_uartCtrl_1_io_read_queueWithOccupancy/logic_ram' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$c1' WE[1] tied off to 0.
Memory instance 'socInst/u_EfxSapphireSoc/system_spi_0_io_logic/system_spi_0_io_logic_ctrl_io_rsp_queueWithOccupancy/logic_ram' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$c1' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$b12' WE[1] tied off to 0.
Memory instance 'rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$2' WE[1] tied off to 0.
### ### Memory Trimming Report (end) ### ### ### 

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1643/i4
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1643/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1643/i5
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1643/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (26254)" removed instance : socInst/u_EfxSapphireSoc/system_fpu_logic/i4557
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (26254)" representative instance : socInst/u_EfxSapphireSoc/system_fpu_logic/i4558
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (26254)" removed instance : socInst/u_EfxSapphireSoc/system_fpu_logic/i4576
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (26254)" representative instance : socInst/u_EfxSapphireSoc/system_fpu_logic/i4577
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3081/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3037/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3038/i13
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29226)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/dff_396/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3039/i13
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29226)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/dff_402/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i20
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i20
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i13
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1643/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1643/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1643/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1643/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (28223)" removed instance : socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_input_cmd_queue/dff_68/i7
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (28223)" representative instance : socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_input_cmd_queue/dff_67/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (28237)" removed instance : socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_input_cmd_queue/dff_76/i7
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (28237)" representative instance : socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_input_cmd_queue/dff_75/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1667/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1663/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1615/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/i1611
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1622/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/i1618
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (5355)" removed instance : socInst/u_EfxSapphireSoc/i2003
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (5355)" representative instance : socInst/u_EfxSapphireSoc/i1994
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_59/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_58/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\channelbond.v (70)" removed instance : u_dvi_decoder/u_tmds_decoder_2/u_channelbond/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\channelbond.v (153)" representative instance : u_dvi_decoder/u_tmds_decoder_2/u_channelbond/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\channelbond.v (70)" removed instance : u_dvi_decoder/u_tmds_decoder_0/u_channelbond/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\channelbond.v (153)" representative instance : u_dvi_decoder/u_tmds_decoder_0/u_channelbond/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\channelbond.v (70)" removed instance : u_dvi_decoder/u_tmds_decoder_1/u_channelbond/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_in\channelbond.v (153)" representative instance : u_dvi_decoder/u_tmds_decoder_1/u_channelbond/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i13
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i14
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i15
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i16
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i17
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i18
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i19
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i20
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i21
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i22
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i23
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i24
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i25
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3824/i26
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3782/i25
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3782/i26
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3780/i26
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3780/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3782/i24
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3782/i26
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3780/i25
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3780/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3778/i26
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3778/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i314_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i314_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i314_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i314_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i314_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (78)" removed instance : bilinear_inst/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (70)" representative instance : nearest_inst/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i326_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i326_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i326_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i326_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i326_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i326_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i326_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i326_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (78)" removed instance : i74/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (70)" representative instance : nearest_inst/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" removed instance : nearest_inst/i249_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" removed instance : nearest_inst/i249_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" removed instance : nearest_inst/i249_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" removed instance : nearest_inst/i249_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" removed instance : nearest_inst/i249_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i313_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i313_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i313_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i313_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i313_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i313_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i313_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" removed instance : bilinear_inst/i313_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i325_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i325_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i325_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i325_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i325_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (589)" representative instance : nearest_inst/i250_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i325_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i325_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (843)" removed instance : i74/i325_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\bilinear_interpolation_rgb_v3.v (809)" representative instance : bilinear_inst/i314_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\vid_rx_align.v (50)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\frame_info_det.v (41)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/u_frame_info_det/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\vid_rx_align.v (50)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\frame_info_det.v (41)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/u_frame_info_det/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\vid_rx_align.v (60)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/dff_17/i7_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\vid_rx_align.v (76)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/u_vid_rx_align/i34
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_57/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_56/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/dff_63/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/dff_55/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rdpush/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/dff_63/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/dff_54/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_rd/dff_55/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/dff_55/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/dff_63/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ack/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/dff_55/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/dff_63/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_wr/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/dff_55/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/dff_63/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_ar/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/dff_63/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/dff_54/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/fifo_aw/dff_55/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\rst_n_piple.v (18)" removed instance : u_frame_buffer_ch0/u_o_clk_rst_pip/dff_4/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\rst_n_piple.v (18)" representative instance : u_frame_buffer_ch0/u_i_clk_rst_pip/dff_4/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\rst_n_piple.v (18)" removed instance : u_frame_buffer_ch0/u_o_clk_rst_pip/dff_4/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\rst_n_piple.v (18)" representative instance : u_frame_buffer_ch0/u_i_clk_rst_pip/dff_4/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\rst_n_piple.v (18)" removed instance : u_frame_buffer_ch0/u_o_clk_rst_pip/dff_4/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\rst_n_piple.v (18)" representative instance : u_frame_buffer_ch0/u_i_clk_rst_pip/dff_4/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (28036)" removed instance : socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_output_rsp_queue/dff_65/i7
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (28036)" representative instance : socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_output_rsp_queue/dff_64/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (28050)" removed instance : socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_output_rsp_queue/dff_73/i7
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (28050)" representative instance : socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc/io_output_rsp_queue/dff_72/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i14
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i14
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i16
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i15
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i15
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i17
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i17
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i18
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i18
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i19
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i21
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i23
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i23
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i25
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i26
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i26
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i27
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i28
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i28
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i29
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i29
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i31
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i30
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i22
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i22
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3037/i6
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/i3056
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (16876)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2608/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (16876)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2608/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/i3065
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/i3066
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/i3057
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29226)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/i396
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/i3058
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29226)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/i402
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i24
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i24
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (7486)" removed instance : socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/i181
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (7486)" representative instance : socInst/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/dff_185/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3025/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3025/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29226)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/dff_396/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3038/i14
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3024/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3024/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i49
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i49
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i50
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i50
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i51
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i51
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i52
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i52
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i53
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i53
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i54
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i54
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i55
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i55
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i56
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i56
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i57
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i57
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i58
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i58
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i59
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i59
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i60
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i60
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i61
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i61
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i62
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i62
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i63
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i63
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i64
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i64
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29226)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/dff_402/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3039/i14
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1643/i6
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1643/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i17
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i17
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i18
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i18
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i19
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i20
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i20
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i21
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i22
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i22
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i23
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i23
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i24
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i24
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i25
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i26
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i26
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i27
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i28
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i28
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i29
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i29
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i30
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i31
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i32
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/i1641
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1643/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i32
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i33
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i33
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i34
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i34
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i35
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i35
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i36
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i36
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i37
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i37
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i38
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i38
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i39
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i39
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i40
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i40
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i41
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i42
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i42
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i43
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i43
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i44
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i44
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i45
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i45
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i46
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i46
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i47
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i47
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i48
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i48
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i7
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i8
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i9
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i10
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i11
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29601)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/dff_133/i12
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2980/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29226)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/i409
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (29226)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/i408
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i3
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i4
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i5
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i6
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i7
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i8
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i9
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i10
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i11
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i12
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i13
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i14
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i14
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i15
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i15
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1608/i16
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1632/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/i1608
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/i1632
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3782/i25
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3782/i26
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i13
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i14
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i15
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i16
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i17
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i18
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i19
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i20
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i21
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i22
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i23
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i24
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i25
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3824/i26
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3824/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3782/i27
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3782/i26
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3780/i26
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3780/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3778/i27
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3778/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_187/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_185/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1518
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1441
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1512
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1435
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1506
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1429
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1500
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1305
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1376
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1299
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1370
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1293
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1364
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1287
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1358
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1163
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1234
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1157
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1228
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1151
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1222
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1145
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" removed instance : i1216
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v (21)" representative instance : i1447
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" removed instance : i34/inst1/dff_32/i16
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_34/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i109
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i110
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i111
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i112
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i115
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i117
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i118
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i119
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i120
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i122
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i123
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i124
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i85
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i86
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i87
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i88
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i89
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i121
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i90
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i91
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i114
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i92
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i93
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i94
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i95
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i96
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i97
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i98
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i99
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i100
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i101
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i102
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i103
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i104
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i65
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i66
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i67
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i68
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i69
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i70
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i71
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i72
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i73
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i105
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i74
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i105
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i75
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i76
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i77
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i78
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i79
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i80
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i81
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i82
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i121
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i83
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i114
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i84
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i35/inst1/dff_7/i4_rst_0
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i35/inst1/dff_8/i4_rst_0
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i35/inst1/dff_8/i4_rst_1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i35/inst1/dff_8/i4_rst_2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i35/inst1/dff_8/i4_rst_3
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i125
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i126
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i127
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i128
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i128_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i105
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i105
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i105
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i13
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i105
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i14
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i15
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i16
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i111_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i112_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i17
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i18
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i19
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i114
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i20
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i21
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i121
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i22
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i23
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i24
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i25
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i121
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i26
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i114
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i27
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i28
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i29
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i114
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i30
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i31
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i32
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i30_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i3_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i31_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i107_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i108_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i109_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i127_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i119_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i120_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i32_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i33_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i33
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i34
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i35
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i36
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i37
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i38
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i39
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i40
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i41
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i105
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i42
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i43
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i44
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i45
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i106
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i46
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i108
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i47
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i48
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i107
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i34_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i110_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i11_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i12_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i18_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i19_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i35_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i36_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i37_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i113_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i114_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i115_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i20_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i13_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i14_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i38_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i39_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i40_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i124_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i125_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i126_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i2_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i24_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i25_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i26_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i4_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i41_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i116_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i117_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i118_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i21_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i22_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i42_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i43_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i44_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i121_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i122_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i123_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i23_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i27_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i28_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i29_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i45_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i46_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i47_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i106_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i15_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i16_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i17_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i48_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i49
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i50
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i51
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i52
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i53
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i114
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i54
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i55
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i56
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i57
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i121
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i58
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i59
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i60
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i114
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i61
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i62
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i116
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i63
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i64
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_231/i113
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i54_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i55_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i88_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i89_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i90_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i49_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i50_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i5_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i61_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i62_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i9_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i91_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i92_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i51_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i52_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i53_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i76_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i77_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i93_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i94_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i56_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i57_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i58_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i66_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i75_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i78_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i7_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i71_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i69_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i95_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i96_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i97_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i72_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i67_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i68_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i79_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i82_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i83_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i98_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i99_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i100_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i59_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i60_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i6_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i63_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i84_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i80_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i8_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i10_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i64_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i65_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i81_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i85_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i86_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i35/inst1/dff_7/i4_rst_1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i35/inst1/dff_7/i4_rst_2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\yuv422_2_ycbcr444.v (49)" removed instance : i35/inst1/dff_7/i4_rst_3
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/dffrs_3776/i26_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i73_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i87_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i74_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i70_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i104_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i103_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i102_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i101_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i1_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i10_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i9_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i8_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i7_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i6_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i5_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i4_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i3_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i2_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i16_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i15_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i14_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i13_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i12_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i11_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_0
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3986/i1_rst_7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dffrs_3976/i105_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_26/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_26/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_26/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_26/i13
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_26/i14
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_26/i15
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_26/i16
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\data_tx.v (381)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/i169
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\data_tx.v (369)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/i162
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_30/i17
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_30/i14
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_30/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_30/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_30/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\ycbcr_to_rgb.v (155)" removed instance : i35/inst2/dff_30/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" representative instance : i34/inst1/dff_31/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" removed instance : dvi_encoder_m0/encb/dff_57/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" representative instance : dvi_encoder_m0/encb/dff_58/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" removed instance : dvi_encoder_m0/encr/i70
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" representative instance : dvi_encoder_m0/encb/i70
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" removed instance : dvi_encoder_m0/encr/i71
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" representative instance : dvi_encoder_m0/encb/i71
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" removed instance : dvi_encoder_m0/encr/dff_57/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" representative instance : dvi_encoder_m0/encr/dff_58/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" removed instance : dvi_encoder_m0/encg/i70
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" representative instance : dvi_encoder_m0/encb/i70
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" removed instance : dvi_encoder_m0/encg/i71
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (145)" representative instance : dvi_encoder_m0/encb/i71
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" removed instance : dvi_encoder_m0/encg/dff_57/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_tx\encode.v (111)" representative instance : dvi_encoder_m0/encg/dff_58/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/dff_55/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/dff_63/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/ac_fifo/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2330
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2322
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2331
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2323
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2321
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2312
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2304
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/i2314
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1695/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1694/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1694/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" removed instance : socInst/u_EfxSapphireSoc/dff_1354/i3
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" representative instance : socInst/u_EfxSapphireSoc/dff_1355/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" removed instance : socInst/u_EfxSapphireSoc/dff_1355/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" representative instance : socInst/u_EfxSapphireSoc/dff_1355/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" removed instance : socInst/u_EfxSapphireSoc/dff_1355/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" representative instance : socInst/u_EfxSapphireSoc/dff_1355/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" removed instance : socInst/u_EfxSapphireSoc/dff_1356/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" representative instance : socInst/u_EfxSapphireSoc/dff_1355/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" removed instance : socInst/u_EfxSapphireSoc/dff_1355/i4
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4732)" representative instance : socInst/u_EfxSapphireSoc/dff_1355/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1697/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1698/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1698/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i15
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i14
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i13
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (30248)" removed instance : socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider/dff_54/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (30248)" representative instance : socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider/dff_55/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1675/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1671/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/dff_1629/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/i1625
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i30
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i29
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i28
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i27
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i29
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i28
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i27
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i18
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i31
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i30
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i29
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i28
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i27
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i20
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i19
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i18
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i17
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" removed instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i16
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_rx_buffer.v (192)" representative instance : u_frame_buffer_ch0/u_ddr_rx_buffer/dff_54/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_81/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" removed instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i32
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\bank_switch.v (156)" representative instance : u_frame_buffer_ch0/u_bank_sw/dff_82/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i32
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i31
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (193)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_37/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i21
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i20
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\ddr_tx_buffer.v (213)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/dff_56/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/i1693
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1696/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" removed instance : socInst/u_EfxSapphireSoc/i1703
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (4927)" representative instance : socInst/u_EfxSapphireSoc/dff_1706/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" removed instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3024/i2
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v (17310)" representative instance : socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_3025/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" removed instance : nearest_inst/dff_188/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Nearest_Interpolation\nearest_interpolation_rgb_v4.v (440)" representative instance : nearest_inst/dff_186/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_296/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_295/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_294/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_293/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_300/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_299/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_298/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_297/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_292/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_291/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_290/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" removed instance : i74/dff_289/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_295/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (166)" removed instance : i34/inst1/dff_35/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\nine_point_interpolation\nine_point_interpolation_v3.v (788)" representative instance : i74/dff_296/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (154)" removed instance : i34/inst1/dff_20/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (154)" representative instance : i34/inst1/dff_22/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (154)" removed instance : i34/inst1/dff_20/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\RGB_YCbCr_YC\rgb_to_ycbcr.v (154)" representative instance : i34/inst1/dff_22/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i15
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i14
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i13
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i12
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i11
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i10
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i9
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i8
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i7
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i6
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i5
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i4
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i3
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][3]~FF_frt_23
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3847/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3780/i27
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3821/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][26]_2~FF
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3818/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3847/i1
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][0]~FF_frt_10
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : y_radio_calculator/u_divider/dffrs_3776/i27
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3815/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v (173)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/WrClkRst_2~FF
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v (178)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/RdClkRst_2~FF
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v (157)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/dff_10/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v (163)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/dff_18/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v (157)" removed instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/dff_10/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\frame_buffer\DC_FIFO.v (163)" representative instance : u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/dff_18/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_251/i1
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_249/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : n34253~FF
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : n34254~FF
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" removed instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_251/i2
@ "F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v (0)" representative instance : inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/dff_249/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" removed instance : x_radio_calculator/u_divider/dffrs_3815/i3
@ "F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/radio_calculator\radio_calculator.v (187)" representative instance : x_radio_calculator/u_divider/dffrs_3815/i1
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][18](=0)
FF Output: i34/inst1/mult_r_for_cb_18b[0](=0)
FF Output: i34/inst1/mult_r_for_cr_18b[0](=0)
FF Output: i34/inst1/mult_g_for_cb_18b[0](=0)
FF Output: i34/inst1/mult_g_for_cr_18b[0](=0)
FF Output: i34/inst1/mult_b_for_y_18b[0](=0)
FF Output: i34/inst1/mult_b_for_cb_18b[0](=0)
FF Output: i34/inst1/add_cb_0_18b[0](=0)
FF Output: i34/inst1/add_cr_0_18b[0](=0)
FF Output: i34/inst1/mult_r_for_cb_18b[13](=0)
FF Output: i34/inst1/mult_r_for_cb_18b[14](=0)
FF Output: i34/inst1/mult_r_for_cb_18b[15](=0)
FF Output: i34/inst1/mult_r_for_cb_18b[16](=0)
FF Output: i34/inst1/mult_r_for_cb_18b[17](=0)
FF Output: i34/inst1/mult_r_for_cr_18b[1](=0)
FF Output: i34/inst1/mult_r_for_cr_18b[2](=0)
FF Output: i34/inst1/mult_r_for_cr_18b[3](=0)
FF Output: i34/inst1/mult_r_for_cr_18b[15](=0)
FF Output: i34/inst1/mult_r_for_cr_18b[16](=0)
FF Output: i34/inst1/mult_r_for_cr_18b[17](=0)
FF Output: i34/inst1/mult_g_for_y_18b[16](=0)
FF Output: i34/inst1/mult_g_for_y_18b[17](=0)
FF Output: i34/inst1/mult_g_for_cb_18b[15](=0)
FF Output: i34/inst1/mult_g_for_cb_18b[16](=0)
FF Output: i34/inst1/mult_g_for_cb_18b[17](=0)
FF Output: i34/inst1/mult_g_for_cr_18b[15](=0)
FF Output: i34/inst1/mult_g_for_cr_18b[16](=0)
FF Output: i34/inst1/mult_g_for_cr_18b[17](=0)
FF Output: i34/inst1/mult_b_for_y_18b[1](=0)
FF Output: i34/inst1/mult_b_for_y_18b[2](=0)
FF Output: i34/inst1/mult_b_for_y_18b[3](=0)
FF Output: i34/inst1/mult_b_for_y_18b[12](=0)
FF Output: i34/inst1/mult_b_for_y_18b[13](=0)
FF Output: i34/inst1/mult_b_for_y_18b[14](=0)
FF Output: i34/inst1/mult_b_for_y_18b[15](=0)
FF Output: i34/inst1/mult_b_for_y_18b[16](=0)
FF Output: i34/inst1/mult_b_for_y_18b[17](=0)
FF Output: i34/inst1/mult_b_for_cb_18b[1](=0)
FF Output: i34/inst1/mult_b_for_cb_18b[2](=0)
FF Output: i34/inst1/mult_b_for_cb_18b[3](=0)
FF Output: i34/inst1/mult_b_for_cb_18b[15](=0)
FF Output: i34/inst1/mult_b_for_cb_18b[16](=0)
FF Output: i34/inst1/mult_b_for_cb_18b[17](=0)
FF Output: i34/inst1/mult_b_for_cr_18b[12](=0)
FF Output: i34/inst1/mult_b_for_cr_18b[13](=0)
FF Output: i34/inst1/mult_b_for_cr_18b[14](=0)
FF Output: i34/inst1/mult_b_for_cr_18b[15](=0)
FF Output: i34/inst1/mult_b_for_cr_18b[16](=0)
FF Output: i34/inst1/mult_b_for_cr_18b[17](=0)
FF Output: i34/inst1/add_y_1_18b[0](=0)
FF Output: i34/inst1/add_y_1_18b[1](=0)
FF Output: i34/inst1/add_y_1_18b[2](=0)
FF Output: i34/inst1/add_y_1_18b[3](=0)
FF Output: i34/inst1/add_cb_0_18b[1](=0)
FF Output: i34/inst1/add_cb_0_18b[2](=0)
FF Output: i34/inst1/add_cb_0_18b[3](=0)
FF Output: i34/inst1/add_cb_0_18b[16](=0)
FF Output: i34/inst1/add_cb_0_18b[17](=0)
FF Output: i34/inst1/add_cr_0_18b[1](=0)
FF Output: i34/inst1/add_cr_0_18b[2](=0)
FF Output: i34/inst1/add_cr_0_18b[3](=0)
FF Output: i34/inst1/add_cr_0_18b[16](=0)
FF Output: i34/inst1/add_cr_0_18b[17](=0)
FF Output: i34/inst1/mult_r_for_y_18b[14](=0)
FF Output: i34/inst1/mult_r_for_y_18b[15](=0)
FF Output: i34/inst1/mult_r_for_y_18b[16](=0)
FF Output: i34/inst1/mult_r_for_y_18b[17](=0)
FF Output: i34/inst2/line_end_d0(=0)
FF Output: i34/inst2/line_end_d1(=0)
FF Output: i35/inst2/mult_cb_for_g_18b[0](=0)
FF Output: i35/inst2/add_b_1_18b[0](=0)
FF Output: i35/inst2/mult_y_for_g_18b[17](=0)
FF Output: i35/inst2/mult_cb_for_g_18b[14](=0)
FF Output: i35/inst2/mult_cb_for_g_18b[15](=0)
FF Output: i35/inst2/mult_cb_for_g_18b[16](=0)
FF Output: i35/inst2/mult_cb_for_g_18b[17](=0)
FF Output: i35/inst2/mult_cr_for_r_18b[17](=0)
FF Output: i35/inst2/mult_cr_for_g_18b[16](=0)
FF Output: i35/inst2/mult_cr_for_g_18b[17](=0)
FF Output: i35/inst2/add_r_1_18b[1](=0)
FF Output: i35/inst2/add_r_1_18b[2](=0)
FF Output: i35/inst2/add_r_1_18b[3](=0)
FF Output: i35/inst2/add_r_1_18b[4](=0)
FF Output: i35/inst2/add_r_1_18b[6](=0)
FF Output: i35/inst2/add_r_1_18b[7](=0)
FF Output: i35/inst2/add_r_1_18b[8](=0)
FF Output: i35/inst2/add_r_1_18b[9](=0)
FF Output: i35/inst2/add_r_1_18b[10](=0)
FF Output: i35/inst2/add_r_1_18b[16](=0)
FF Output: i35/inst2/add_r_1_18b[17](=0)
FF Output: i35/inst2/add_b_1_18b[1](=0)
FF Output: i35/inst2/add_b_1_18b[2](=0)
FF Output: i35/inst2/add_b_1_18b[5](=0)
FF Output: i35/inst2/add_b_1_18b[7](=0)
FF Output: i35/inst2/add_b_1_18b[9](=0)
FF Output: i35/inst2/add_b_1_18b[10](=0)
FF Output: i35/inst2/add_b_1_18b[11](=0)
FF Output: i35/inst2/add_b_1_18b[12](=0)
FF Output: i35/inst2/add_b_1_18b[14](=0)
FF Output: i35/inst2/add_b_1_18b[15](=0)
FF Output: i35/inst2/add_b_1_18b[17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][4](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][3](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][3](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][4](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][3](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][4](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][4](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][5](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][6](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][4](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][3](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][2](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][1](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[1][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][2](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][3](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][4](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[2][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][3](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][4](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[3][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][4](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[4][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][5](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[5][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][6](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[6][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][19](=0)
FF Output: nearest_inst/x_int_c1[10](=0)
FF Output: nearest_inst/y_int_c1[10](=0)
FF Output: bilinear_inst/x_int_c1[10](=0)
FF Output: bilinear_inst/y_int_c1[10](=0)
FF Output: bilinear_inst/x_fra_c1[16](=0)
FF Output: bilinear_inst/y_fra_c1[16](=0)
FF Output: i74/x_int_c1[10](=0)
FF Output: i74/y_int_c1[10](=0)
FF Output: dvi_encoder_m0/encr/c0_q(=0)
FF Output: dvi_encoder_m0/encr/c0_reg(=0)
FF Output: dvi_encoder_m0/encr/c1_q(=0)
FF Output: dvi_encoder_m0/encr/c1_reg(=0)
FF Output: dvi_encoder_m0/encg/c0_q(=0)
FF Output: dvi_encoder_m0/encg/c0_reg(=0)
FF Output: dvi_encoder_m0/encg/c1_q(=0)
FF Output: dvi_encoder_m0/encg/c1_reg(=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/u_wr_fifo/RdFirst(=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[24](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[25](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[26](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[27](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[28](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[29](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[30](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_len[31](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[31](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[30](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[29](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[28](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[27](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_len[26](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/u_wr_fifo/RdFirst(=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/u_data_tx/u_rd_fifo/RdFirst(=0)
FF Output: inst_ddr3_axi/r_i_wr_addr_en(=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[0](=0)
FF Output: o_dqs_hi[1](=0)
FF Output: o_dqs_n_lo[1](=0)
FF Output: o_dqs_hi[0](=0)
FF Output: o_dqs_n_lo[0](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/dqs_writing(=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/next_write(=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/odt_cnt[0](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/Latency_counter[0](=0)
FF Output: shift_sel[0](=0)
FF Output: shift_sel[1](=0)
FF Output: shift_sel[3](=0)
FF Output: shift_sel[4](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[1](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[2](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[3](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[4](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[5](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[6](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[7](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[8](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[9](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[10](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[11](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[12](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[13](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[14](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/cal_wr_datamask[15](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/r_last_pass_round[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_size[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_prot[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_id[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_region[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_lock[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_qos[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fabric_iBus_bmb_cmd_rData_fragment_address[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fabric_iBus_bmb_cmd_rData_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_ramA_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/io_ddrA_b_rData_resp[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/load_s1_fsm_shift_output[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/decode_mul_rData_divSqrt(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_preMul_output_rData_divSqrt(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_mul_output_rData_divSqrt(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_divSqrt(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum2_output_rData_divSqrt(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_result_mulToAdd_rData_rs2_mantissa[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_result_mulToAdd_rData_needCommit(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/load_s1_output_rData_value_mantissa[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/load_s1_output_rData_scrap(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/load_s1_output_rData_NV(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/load_s1_output_rData_DZ(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/shortPip_output_rData_value_mantissa[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/shortPip_output_rData_scrap(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/shortPip_output_rData_DZ(=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider/div1[53](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/div_divider/div1[54](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_result_mulToAdd_rData_rs2_mantissa[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_s1_tightlyCoupledHit(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_s2_tightlyCoupledHit(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_to_execute_PC[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_PC[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_to_writeBack_PC[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_BRANCH_CALC[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_fetchPc_pcReg[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/stageA_wayInvalidate[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/stageB_mmuRsp_isPaging(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/stageB_mmuRsp_exception(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/stageB_mmuRsp_refilling(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/stageB_wayInvalidate[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/loader_killReg(=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_to_execute_PC[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_PC[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_to_writeBack_PC[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_clint_logic_io_bus_rsp_payload_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[10](=0)
FF Output: socInst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[11](=0)
FF Output: socInst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[12](=0)
FF Output: socInst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[13](=0)
FF Output: socInst/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[14](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[10](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[11](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[12](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[13](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[14](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[15](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[25](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[26](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[27](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[28](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[29](=0)
FF Output: socInst/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[30](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[4](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[5](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[6](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[7](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[8](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[9](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[10](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[11](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[12](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[13](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[14](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[15](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[16](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[17](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[18](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[19](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[20](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[21](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[22](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[23](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[24](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[25](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[26](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[27](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[28](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[29](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[30](=0)
FF Output: socInst/u_EfxSapphireSoc/system_gpio_0_io_logic_io_bus_rsp_payload_fragment_data[31](=0)
FF Output: socInst/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_len[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_len[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_len[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_len[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_len[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_len[7](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_size[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_rData_prot[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_id[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_id[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_id[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_id[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_id[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_id[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_id[7](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_region[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_region[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_region[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_burst[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_qos[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_qos[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_qos[3](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fabric_iBus_bmb_cmd_rData_fragment_address[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fabric_iBus_bmb_cmd_rData_fragment_address[2](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fabric_iBus_bmb_cmd_rData_fragment_address[3](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fabric_iBus_bmb_cmd_rData_fragment_address[4](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fabric_iBus_bmb_cmd_rData_fragment_address[5](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[10](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[11](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[12](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[13](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[14](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[5](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[6](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[7](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[8](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[9](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[10](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[11](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[14](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[15](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[16](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[17](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[18](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[19](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[20](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[21](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[22](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[23](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[24](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[25](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[26](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[27](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[28](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[29](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[30](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[31](=0)
FF Output: socInst/u_EfxSapphireSoc/system_cores_0_externalInterrupt_plic_target_bestRequest_id[1](=0)
FF Output: socInst/u_EfxSapphireSoc/io_ddrA_b_rData_resp[1](=0)
FF Output: interconnectInst/u_efx_axi_interconnect/selected_m_hold[0](=0)
FF Output: interconnectInst/u_efx_axi_interconnect/genblk5.rddata_skid_buffer/axi_skid_data_inst/bufreg[129](=0)
FF Output: interconnectInst/u_efx_axi_interconnect/genblk5.rddata_skid_buffer/axi_skid_data_inst/bufreg[130](=0)
FF Output: i34/inst1/add_y_1_18b[13](=0)
FF Output: i34/inst1/add_y_1_18b[14](=0)
FF Output: i34/inst1/add_y_1_18b[15](=0)
FF Output: i34/inst1/add_y_1_18b[16](=0)
FF Output: i34/inst1/add_y_1_18b[17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][7](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][8](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][9](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][10](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][11](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][12](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][13](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][14](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][15](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][16](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][17](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][18](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][26](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][7](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][8](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][9](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][12](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][13](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][14](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][15](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][16](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][17](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][18](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.quotient_temp[7][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][26](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[1](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[2](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[3](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[4](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[5](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[6](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[7](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[8](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[9](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[10](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[11](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[12](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[13](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[14](=0)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/inc_addr_p[15](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_size[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_prot[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_size[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_prot[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_size[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_prot[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_id[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_region[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_lock[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_qos[0](=0)
FF Output: socInst/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_opcode[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_id[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_region[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_lock[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_qos[0](=0)
FF Output: socInst/u_EfxSapphireSoc/io_ddrA_b_s2mPipe_rData_resp[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/add_preShifter_output_rData_rs2_mantissa[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/add_preShifter_output_rData_rs2_mantissa[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_len[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_len[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_len[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_len[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_len[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_len[7](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_size[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_rData_prot[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_len[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_len[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_len[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_len[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_len[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_len[7](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_size[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_bmbToAxiBridge_io_output_arw_s2mPipe_m2sPipe_rData_prot[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_len[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_len[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_len[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_len[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_len[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_len[7](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_size[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_rData_prot[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_id[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_id[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_id[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_id[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_id[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_id[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_id[7](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_region[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_region[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_region[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_burst[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_qos[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_qos[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_qos[3](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_id[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_id[2](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_id[3](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_id[4](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_id[5](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_id[6](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_id[7](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_region[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_region[2](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_region[3](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_burst[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_qos[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_qos[2](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_qos[3](=0)
FF Output: socInst/u_EfxSapphireSoc/io_ddrA_b_s2mPipe_rData_resp[1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][19](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][20](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][21](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][22](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][23](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][24](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][25](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][26](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][19](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][20](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][21](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][22](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][23](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][24](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][25](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][26](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_size[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_prot[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAAxi3_b_rData_resp[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_size[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_prot[0](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_len[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_len[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_len[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_len[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_len[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_len[7](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_size[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_arbiterAxi3Shared_io_output_arw_s2mPipe_rData_prot[2](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAAxi3_b_rData_resp[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_len[2](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_len[3](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_len[4](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_len[5](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_len[6](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_len[7](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_size[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_ioArw_rData_prot[2](=0)
FF Output: interconnectInst/u_efx_axi_interconnect/s_rresp_int[0](=0)
FF Output: interconnectInst/u_efx_axi_interconnect/s_rresp_int[1](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[0][10](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[0][11](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[0][12](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[0][13](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[0][14](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[0][15](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[1][10](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[1][11](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[1][12](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[1][13](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[1][14](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[1][15](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[2][10](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[2][11](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[2][12](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[2][13](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[2][14](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[2][15](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[3][10](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[3][11](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[3][12](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[3][13](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[3][14](=0)
FF Output: i1557/socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo/ram[3][15](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared_io_sharedInputs_0_b_payload_resp[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_arbiterAxi3Shared_io_sharedInputs_0_b_payload_resp[1](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cpuAccess_b_rData_resp[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cpuAccess_b_rData_resp[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_rData_len[2](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cpuAccess_b_s2mPipe_rData_resp[0](=0)
FF Output: socInst/u_EfxSapphireSoc/system_ddr_ddrLogic_cpuAccess_b_s2mPipe_rData_resp[1](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_rData_len[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_rData_len[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_rData_len[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_rData_len[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_rData_len[7](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_s2mPipe_rData_len[2](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_s2mPipe_rData_len[3](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_s2mPipe_rData_len[4](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_s2mPipe_rData_len[5](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_s2mPipe_rData_len[6](=0)
FF Output: socInst/u_EfxSapphireSoc/toplevel_system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_thrown_fifo_io_pop_s2mPipe_rData_len[7](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[73](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[74](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[75](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[76](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[77](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[78](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[79](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[80](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[81](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[82](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[83](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[84](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[85](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[86](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[87](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[88](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[89](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[90](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[91](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[92](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[93](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[94](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[95](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[96](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[97](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[98](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[99](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[100](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[101](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[102](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[103](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[104](=0)
FF Output: socInst/u_EfxSapphireSoc/system_fpu_logic/mul_sum1_output_rData_mulC2[105](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_burst_len[24](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_burst_len[25](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_burst_len[26](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/frame_burst_len[27](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[22](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[15](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[23](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[16](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[24](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[17](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[25](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[18](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[26](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[19](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/frame_burst_len[27](=0)
FF Output: u_frame_buffer_ch0/u_ddr_rx_buffer/burst_num_0[20](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/burst_num_0[17](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/burst_num_0[18](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/burst_num_0[19](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/burst_num_0[20](=0)
FF Output: i34/inst1/mult_b_for_cr_18b[0](=0)
FF Output: i34/inst1/add_cr_1_18b[17](=0)
FF Output: i34/inst1/add_cr_1_18b[16](=0)
FF Output: i34/inst1/add_cb_1_18b[17](=0)
FF Output: i34/inst1/add_cb_1_18b[16](=0)
FF Output: i34/inst1/add_cb_1_18b[0](=0)
FF Output: i35/inst2/add_g_1_18b[17](=0)
FF Output: c_dst_img_width[0](=0)
FF Output: c_dst_img_width[1](=0)
FF Output: c_dst_img_width[2](=0)
FF Output: u_frame_buffer_ch0/rd_start_addr[30](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/r_start_addr[29](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/last_burst_addr_0[0](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/last_burst_addr[0](=0)
FF Output: u_frame_buffer_ch0/wr_start_addr[31](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][0](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][2](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][1](=0)
FF Output: x_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][0](=0)
FF Output: i74/g_data11_c7[11](=0)
FF Output: i74/g_data10_c7[11](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[1][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[2][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[3][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[4][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[5][10](=0)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[6][10](=0)
FF Output: u_frame_buffer_ch0/u_ddr_tx_buffer/ddr_burst_len[7](=0)
FF Output: axi_m_arlen[7](=0)
FF Output: n34194(=1)
FF Output: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/next_read(=1)
FF Output: y_radio_calculator/u_divider/genblk1.pipeline.denom_copy[7][10]~FF_frt_0_q_pinv(=0)
FF instance: cnt[0]~FF(unreachable)
FF instance: u_dvi_decoder/u_tmds_decoder_0/pc1~FF(unreachable)
FF instance: u_dvi_decoder/u_tmds_decoder_0/pc0~FF(unreachable)
FF instance: rx_hsync~FF(unreachable)
FF instance: u_dvi_decoder/u_tmds_decoder_2/pc1~FF(unreachable)
FF instance: u_dvi_decoder/u_tmds_decoder_2/pc0~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/edge_gen_inst1/inf_r2~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[1]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[0]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/edge_gen_inst1/inf_r1~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[2]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[3]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[4]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[5]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[6]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[7]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[8]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[9]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[10]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[11]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[12]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[13]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[14]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[15]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[16]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[17]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[18]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[19]~FF(unreachable)
FF instance: inf_control_inst/led_ctrl_inst/cnt[20]~FF(unreachable)
FF instance: nearest_inst/x_dec[26]~FF(unreachable)
FF instance: bilinear_inst/x_dec[26]~FF(unreachable)
FF instance: i74/x_dec[26]~FF(unreachable)
FF instance: axi_m_araddr[3]~FF(unreachable)
FF instance: axi_m_araddr[2]~FF(unreachable)
FF instance: axi_m_araddr[1]~FF(unreachable)
FF instance: axi_m_araddr[0]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[0]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[1]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[2]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[3]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[4]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[5]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[6]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[7]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[8]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[9]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[10]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[11]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[12]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[13]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[14]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[15]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[16]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[17]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[18]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[19]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[20]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[21]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[22]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[23]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[24]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[25]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[26]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[27]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[28]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[29]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[30]~FF(unreachable)
FF instance: u_frame_buffer_ch0/u_ddr_tx_buffer/u_ddr_rd_ctrl/RdAddrCnt[31]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[0]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_wr_addr[29]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_wr_addr[30]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_wr_addr[31]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_rd_addr[29]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_rd_addr[30]~FF(unreachable)
FF instance: inst_ddr3_axi/r_i_rd_addr[31]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[1]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[2]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[3]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[4]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[5]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[6]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[7]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[8]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[9]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[10]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[11]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[12]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[13]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[14]~FF(unreachable)
FF instance: inst_ddr3_axi/r_wr_cnt[15]~FF(unreachable)
FF instance: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/ram_rd_ack_ap[3]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[0]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[0]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[0]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[1]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[2]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[3]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[4]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[5]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[6]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[7]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[8]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[9]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[10]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[11]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[12]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[13]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[14]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[15]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[16]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[17]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[18]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[19]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[20]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[21]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[22]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[23]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[24]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[25]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[26]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[27]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[28]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[29]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[30]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_rspCounter[31]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[1]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[2]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[3]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[4]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[5]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[6]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[7]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[8]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[9]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[10]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[11]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[12]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[13]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[14]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[15]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[16]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[17]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[18]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[19]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[20]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[21]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[22]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[23]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[24]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[25]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[26]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[27]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[28]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[29]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[30]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/DBusCachedPlugin_rspCounter[31]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[1]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[2]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[3]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[4]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[5]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[6]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[7]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[8]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[9]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[10]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[11]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[12]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[13]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[14]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[15]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[16]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[17]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[18]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[19]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[20]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[21]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[22]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[23]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[24]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[25]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[26]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[27]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[28]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[29]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[30]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[31]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[32]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[33]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[34]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[35]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[36]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[37]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[38]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[39]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[40]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[41]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[42]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[43]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[44]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[45]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[46]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[47]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[48]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[49]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[50]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[51]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[52]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[53]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[54]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[55]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[56]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[57]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[58]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[59]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[60]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[61]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[62]~FF(unreachable)
FF instance: socInst/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[63]~FF(unreachable)
FF instance: cnt[1]~FF(unreachable)
FF instance: cnt[2]~FF(unreachable)
FF instance: cnt[3]~FF(unreachable)
FF instance: cnt[4]~FF(unreachable)
FF instance: cnt[5]~FF(unreachable)
FF instance: cnt[6]~FF(unreachable)
FF instance: cnt[7]~FF(unreachable)
FF instance: cnt[8]~FF(unreachable)
FF instance: cnt[9]~FF(unreachable)
FF instance: cnt[10]~FF(unreachable)
FF instance: cnt[11]~FF(unreachable)
FF instance: cnt[12]~FF(unreachable)
FF instance: cnt[13]~FF(unreachable)
FF instance: cnt[14]~FF(unreachable)
FF instance: cnt[15]~FF(unreachable)
FF instance: cnt[16]~FF(unreachable)
FF instance: cnt[17]~FF(unreachable)
FF instance: cnt[18]~FF(unreachable)
FF instance: cnt[19]~FF(unreachable)
FF instance: cnt[20]~FF(unreachable)
FF instance: cnt[21]~FF(unreachable)
FF instance: cnt[22]~FF(unreachable)
FF instance: cnt[23]~FF(unreachable)
FF instance: cnt[24]~FF(unreachable)
FF instance: cnt[25]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        SRLs        ADDs        LUTs    COMB4s      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----        ----      ----      ---- ---------
example_top:example_top                                        18843(85)      529(0)    4985(28)  20377(214)      0(0)    201(0)     55(0)
 +rst_n_piple_inst:rst_n_piple                                      3(3)        0(0)        0(0)      79(79)      0(0)      0(0)      0(0)
 +rst_n_hdmi_rx_slow_clk:rst_n_piple                                3(3)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
 +rst_n_hdmi_tx_slow_clk:rst_n_piple                                3(3)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
 +u_hdmi_rx:hdmi_rx                                               89(26)        0(0)      32(25)      78(33)      0(0)      1(0)      0(0)
  +u_I2Cslave_edid:I2Cslave(I2C_ADDR=7'b1010000)                  63(63)        0(0)        7(7)      45(45)      0(0)      0(0)      0(0)
  +u_simple_dual_port_ram:simple_dual_port_ram(RAM_INIT_F...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
 +u_dvi_decoder:dvi_decoder                                       420(1)        0(0)      201(0)      338(0)      0(0)      3(0)      0(0)
  +u_tmds_decoder_0:tmds_decoder(kCtlTknCount=300)                143(0)        0(0)       67(0)      117(0)      0(0)      1(0)      0(0)
   +u_bitslip:frame_bitslip                                       35(35)        0(0)        0(0)      57(57)      0(0)      0(0)      0(0)
   +u_phasealgin:phasealign_v1                                    84(84)        0(0)      67(67)      32(32)      0(0)      0(0)      0(0)
   +u_decoder:decoder                                               8(8)        0(0)        0(0)      10(10)      0(0)      0(0)      0(0)
   +u_channelbond:channelbond                                     16(16)        0(0)        0(0)      18(18)      0(0)      1(0)      0(0)
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WID...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
  +u_tmds_decoder_1:tmds_decoder(kCtlTknCount=300)                139(0)        0(0)       67(0)      111(0)      0(0)      1(0)      0(0)
   +u_bitslip:frame_bitslip                                       35(35)        0(0)        0(0)      57(57)      0(0)      0(0)      0(0)
   +u_phasealgin:phasealign_v1                                    84(84)        0(0)      67(67)      32(32)      0(0)      0(0)      0(0)
   +u_decoder:decoder                                             10(10)        0(0)        0(0)      10(10)      0(0)      0(0)      0(0)
   +u_channelbond:channelbond                                     10(10)        0(0)        0(0)      12(12)      0(0)      1(0)      0(0)
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WID...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
  +u_tmds_decoder_2:tmds_decoder(kCtlTknCount=300)                137(0)        0(0)       67(0)      110(0)      0(0)      1(0)      0(0)
   +u_bitslip:frame_bitslip                                       35(35)        0(0)        0(0)      57(57)      0(0)      0(0)      0(0)
   +u_phasealgin:phasealign_v1                                    84(84)        0(0)      67(67)      32(32)      0(0)      0(0)      0(0)
   +u_decoder:decoder                                               8(8)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
   +u_channelbond:channelbond                                     10(10)        0(0)        0(0)      12(12)      0(0)      1(0)      0(0)
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WID...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
 +i34:my_rgb_to_yuv422                                            182(0)        3(0)      201(0)       93(0)      0(0)      0(0)      7(0)
  +inst1:rgb_to_ycbcr                                           122(122)        1(1)    183(183)      84(84)      0(0)      0(0)      7(7)
  +inst2:yuv444_yuv422                                            60(60)        2(2)      18(18)        9(9)      0(0)      0(0)      0(0)
 +i35:my_yuv422_to_rgb                                            160(0)        2(0)      111(0)      133(0)      0(0)      0(0)      5(0)
  +inst1:yuv422_2_ycbcr444                                        74(74)        2(2)        0(0)      53(53)      0(0)      0(0)      0(0)
  +inst2:ycbcr_to_rgb                                             86(86)        0(0)    111(111)      80(80)      0(0)      0(0)      5(5)
 +inf_control_inst:inf_control                                   121(47)        0(0)      92(63)    433(241)      0(0)      0(0)      0(0)
  +inf_rev_inst:inf_rev                                           74(72)        0(0)      29(29)    192(188)      0(0)      0(0)      0(0)
   +edge_gen_inst1:edge_gen                                         2(2)        0(0)        0(0)        4(4)      0(0)      0(0)      0(0)
 +x_radio_calculator:radio_calculator                              67(0)        0(0)      329(0)      353(0)      0(0)      0(0)      0(0)
  +u_divider:divider_00183e7ed1594d86b469112a8f19569f(WID...      67(67)        0(0)    329(329)    353(353)      0(0)      0(0)      0(0)
 +y_radio_calculator:radio_calculator                              92(0)        1(0)      399(0)      426(0)      0(0)      0(0)      0(0)
  +u_divider:divider_00183e7ed1594d86b469112a8f19569f(WID...      92(92)        1(1)    399(399)    426(426)      0(0)      0(0)      0(0)
 +rgb_bram_top_inst:rgb_bram_top                                    0(0)        0(0)        0(0)        0(0)      0(0)     72(0)      0(0)
  +bram_asymmetric_r2_w1_port_even_red:bram_asymmetric_r2...        0(0)        0(0)        0(0)        0(0)      0(0)    12(12)      0(0)
  +bram_asymmetric_r2_w1_port_odd_red:bram_asymmetric_r2_...        0(0)        0(0)        0(0)        0(0)      0(0)    12(12)      0(0)
  +bram_asymmetric_r2_w1_port_even_green:bram_asymmetric_...        0(0)        0(0)        0(0)        0(0)      0(0)    12(12)      0(0)
  +bram_asymmetric_r2_w1_port_odd_green:bram_asymmetric_r...        0(0)        0(0)        0(0)        0(0)      0(0)    12(12)      0(0)
  +bram_asymmetric_r2_w1_port_even_blue:bram_asymmetric_r...        0(0)        0(0)        0(0)        0(0)      0(0)    12(12)      0(0)
  +bram_asymmetric_r2_w1_port_odd_blue:bram_asymmetric_r2...        0(0)        0(0)        0(0)        0(0)      0(0)    12(12)      0(0)
 +nearest_inst:nearest_interpolation_rgb_v4                     674(468)        4(4)      90(80)    730(441)      0(0)      0(0)      0(0)
  +u_tag_fifo:asyn_fifo(C_DATA_WIDTH=11)                        206(206)        0(0)      10(10)    289(289)      0(0)      0(0)      0(0)
 +bilinear_inst:bilinear_interpolation_rgb_v3                  1080(874)        2(2)    564(554)    614(324)      0(0)      0(0)    28(28)
  +u_tag_fifo:asyn_fifo(C_DATA_WIDTH=11)                        206(206)        0(0)      10(10)    290(290)      0(0)      0(0)      0(0)
 +i74:nine_point_interpolation_v3                               822(616)        4(4)    378(368)    736(456)      0(0)      0(0)      0(0)
  +u_tag_fifo:asyn_fifo(C_DATA_WIDTH=11)                        206(206)        0(0)      10(10)    280(280)      0(0)      0(0)      0(0)
 +dvi_encoder_m0:dvi_encoder                                      131(0)        2(0)      150(0)      175(0)      0(0)      0(0)      0(0)
  +encb:encode                                                    45(45)        2(2)      50(50)      59(59)      0(0)      0(0)      0(0)
  +encr:encode                                                    43(43)        0(0)      50(50)      58(58)      0(0)      0(0)      0(0)
  +encg:encode                                                    43(43)        0(0)      50(50)      58(58)      0(0)      0(0)      0(0)
 +u_frame_buffer_ch0:frame_buffer(AXI_WR_ID=8'b10101010,A...     1858(0)        1(0)      305(0)     2004(0)      0(0)     34(0)      2(0)
  +u_i_clk_rst_pip:rst_n_piple                                      3(3)        0(0)        0(0)      95(95)      0(0)      0(0)      0(0)
  +u_axi_rst_pip:rst_n_piple                                        3(3)        0(0)        0(0)      94(94)      0(0)      0(0)      0(0)
  +u_ddr_rx_buffer:ddr_rx_buffer(AXI_DDR_WIDTH=128,AXI_WR...    825(232)        1(0)     125(92)    514(276)      0(0)     26(0)      0(0)
   +u_vid_rx_align:vid_rx_align(AXI_DDR_WIDTH=128)              421(293)        1(1)        0(0)      88(14)      0(0)      0(0)      0(0)
    +u_frame_info_det:frame_info_det                            128(128)        0(0)        0(0)      74(74)      0(0)      0(0)      0(0)
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128,FIFO_DEPTH=2048)            122(72)        0(0)      25(25)     114(60)      0(0)    26(26)      0(0)
    +U1_WrAddrCnt:FifoAddrCnt(CounterWidth_C=11)                  25(13)        0(0)        0(0)       22(0)      0(0)      0(0)      0(0)
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                       12(12)        0(0)        0(0)      22(22)      0(0)      0(0)      0(0)
    +U2_RdAddrCnt:FifoAddrCnt(CounterWidth_C=11)                  25(13)        0(0)        0(0)      32(11)      0(0)      0(0)      0(0)
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                       12(12)        0(0)        0(0)      21(21)      0(0)      0(0)      0(0)
   +u_ddr_wr_ctrl:DdrWrCtrl(AXI_WR_ID=8'b10101010,AXI_DAT...      50(50)        0(0)        8(8)      36(36)      0(0)      0(0)      0(0)
  +u_ddr_tx_buffer:ddr_tx_buffer(AXI_RD_ID=8'b01010101,AX...    965(504)        0(0)    172(116)   1106(671)      0(0)      8(0)      1(1)
   +u_ddr_rd_ctrl:DdrRdCtrl(AXI_RD_ID=8'b01010101,AXI_DAT...    190(190)        0(0)      18(18)      77(77)      0(0)      0(0)      0(0)
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128)                            103(61)        0(0)      19(19)      91(48)      0(0)      7(7)      0(0)
    +U1_WrAddrCnt:FifoAddrCnt                                     21(11)        0(0)        0(0)       25(8)      0(0)      0(0)      0(0)
     +U1_AddrCnt:GrayCnt                                          10(10)        0(0)        0(0)      17(17)      0(0)      0(0)      0(0)
    +U2_RdAddrCnt:FifoAddrCnt                                     21(11)        0(0)        0(0)       18(1)      0(0)      0(0)      0(0)
     +U1_AddrCnt:GrayCnt                                          10(10)        0(0)        0(0)      17(17)      0(0)      0(0)      0(0)
   +u_data_tx:data_tx(FIFO_ALMOST_FULL=450)                      168(69)        0(0)       19(0)    267(181)      0(0)      1(0)      0(0)
    +u_rd_fifo:DC_FIFO(DATA_WIDTH=16)                             99(57)        0(0)      19(19)      86(41)      0(0)      1(1)      0(0)
     +U1_WrAddrCnt:FifoAddrCnt                                    21(11)        0(0)        0(0)       26(8)      0(0)      0(0)      0(0)
      +U1_AddrCnt:GrayCnt                                         10(10)        0(0)        0(0)      18(18)      0(0)      0(0)      0(0)
     +U2_RdAddrCnt:FifoAddrCnt                                    21(11)        0(0)        0(0)       19(1)      0(0)      0(0)      0(0)
      +U1_AddrCnt:GrayCnt                                         10(10)        0(0)        0(0)      18(18)      0(0)      0(0)      0(0)
  +u_bank_sw:bank_switch(FB_NUM=3,START_ADDR=32'b01000000...      62(62)        0(0)        8(8)    195(195)      0(0)      0(0)      1(1)
 +inst_ddr3_axi:efx_ddr3_axi                                   2091(337)      508(0)    357(128)   2176(442)      0(0)     27(0)      0(0)
  +inst_arburst_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_D...        8(8)        8(8)        9(9)      21(21)      0(0)      0(0)      0(0)
  +u_rd_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_DEPTH=32)                   0(0)    116(116)        0(0)      58(58)      0(0)      0(0)      0(0)
  +u_wr_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=48,DATA_DEP...        8(8)    124(124)        9(9)      79(79)      0(0)      0(0)      0(0)
  +inst_awid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPT...        8(8)        0(0)      12(12)      12(12)      0(0)      0(0)      0(0)
  +inst_arid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPT...        8(8)      16(16)        9(9)      25(25)      0(0)      0(0)      0(0)
  +inst_respon_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DE...        8(8)        0(0)      12(12)      14(14)      0(0)      0(0)      0(0)
  +inst_rd_brust_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_...        0(0)      32(32)        0(0)      16(16)      0(0)      0(0)      0(0)
  +inst_rd_last_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_D...        0(0)      32(32)        0(0)      16(16)      0(0)      0(0)      0(0)
  +inst_respon_len_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DAT...        8(8)      32(32)        9(9)      42(42)      0(0)      0(0)      0(0)
  +inst_efx_ddr3:efx_ddr3_soft_controller                        1706(0)      148(0)      169(0)     1451(0)      0(0)     27(0)      0(0)
   +u_efx_ddr3_soft_controller:efx_ddr3_soft_controller_6...   1706(147)      148(0)     169(25)   1451(328)      0(0)     27(0)      0(0)
    +top_mc:controller_top_6407b0f71fba4e5b90898b565f250ce8     1547(27)      146(0)      144(0)    1111(26)      0(0)     27(0)      0(0)
     +rst_ctrl0:reset_ctrl_6407b0f71fba4e5b90898b565f250c...       16(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[2].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[3].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +rst_ctrl1:reset_ctrl_6407b0f71fba4e5b90898b565f250c...        4(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +fifo_ar:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)        8(8)      65(54)      0(0)      2(2)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
     +fifo_aw:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)        8(8)      56(46)      0(0)      2(2)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
     +fifo_wr:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)        8(8)      50(41)      0(0)      8(8)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        8(8)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
     +fifo_rdpush:streamfifocc64_6407b0f71fba4e5b90898b56...      54(26)        0(0)        8(8)      44(31)      0(0)      0(0)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        4(4)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
     +fifo_rd:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)      16(16)      95(72)      0(0)      7(7)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)      11(11)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)      12(12)      0(0)      0(0)      0(0)
     +fifo_ack:streamfifocc64_6407b0f71fba4e5b90898b565f2...      54(26)        0(0)        0(0)      45(37)      0(0)      1(1)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        5(5)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
     +ac_fifo:streamfifocc64_6407b0f71fba4e5b90898b565f25...      54(26)        0(0)        0(0)      45(40)      0(0)      3(3)      0(0)
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
     +controller_main:ddr_3_controller_6407b0f71fba4e5b90...  1122(1122)    146(146)      96(96)    685(681)      0(0)      4(0)      0(0)
      +map_ram:user_dual_port_ram_6407b0f71fba4e5b90898b5...        0(0)        0(0)        0(0)        4(4)      0(0)      4(4)      0(0)
    +rst_top0:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8...        2(0)        2(0)        0(0)        1(0)      0(0)      0(0)      0(0)
     +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_s...        1(1)        1(1)        0(0)        0(0)      0(0)      0(0)      0(0)
     +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_s...        1(1)        1(1)        0(0)        1(1)      0(0)      0(0)      0(0)
    +phase_u0:phase_shift_6407b0f71fba4e5b90898b565f250ce8        10(10)        0(0)        0(0)      11(11)      0(0)      0(0)      0(0)
 +U2_Axi4FullDeplex_0:Axi4FullDeplex(AXI_DATA_WIDTH=128)            3(3)        0(0)        0(0)        8(8)      0(0)      0(0)      0(0)
 +socInst:soc_riscv                                             10152(0)        2(0)     1741(0)    10879(0)      0(0)     64(0)     13(0)
  +u_EfxSapphireSoc:EfxSapphireSoc_7c0bd1d539ef4f2a93f78d... 10152(3678)        2(0)    1741(42) 10879(1732)      0(0)     64(0)     13(0)
   +system_fpu_logic:FpuCore_7c0bd1d539ef4f2a93f78d9fef41...  3401(3007)        0(0)   1073(782)  4738(4253)      0(0)    12(12)      9(9)
    +streamFork_1:StreamFork_7c0bd1d539ef4f2a93f78d9fef41...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
    +cmdArbiter_arbiter:StreamArbiter_2_7c0bd1d539ef4f2a9...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
    +div_divider:FpuDiv_7c0bd1d539ef4f2a93f78d9fef41a3f5        224(224)        0(0)    229(229)    239(239)      0(0)      0(0)      0(0)
    +sqrt_sqrt:FpuSqrt_7c0bd1d539ef4f2a93f78d9fef41a3f5         170(170)        0(0)      62(62)    164(164)      0(0)      0(0)      0(0)
    +streamArbiter_4:StreamArbiter_3_7c0bd1d539ef4f2a93f7...        0(0)        0(0)        0(0)      80(80)      0(0)      0(0)      0(0)
   +bufferCC_12:BufferCC_7c0bd1d539ef4f2a93f78d9fef41a3f5           2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +bufferCC_13:BufferCC_1_7c0bd1d539ef4f2a93f78d9fef41a3f5         2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +bufferCC_14:BufferCC_5_7c0bd1d539ef4f2a93f78d9fef41a3f5         2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +system_cores_0_logic_cpu:VexRiscv_7c0bd1d539ef4f2a93f...  1860(1619)        0(0)    367(355)  3029(2747)      0(0)     20(4)      4(4)
    +IBusCachedPlugin_cache:InstructionCache_7c0bd1d539ef...    101(101)        0(0)        6(6)    104(104)      0(0)      6(6)      0(0)
    +dataCache_1:DataCache_7c0bd1d539ef4f2a93f78d9fef41a3f5     140(140)        0(0)        6(6)    178(178)      0(0)    10(10)      0(0)
   +system_hardJtag_debug_logic_jtagBridge:JtagBridgeNoTa...      81(74)        1(0)        0(0)      47(45)      0(0)      0(0)      0(0)
    +flowCCByToggle_1:FlowCCByToggle_7c0bd1d539ef4f2a93f7...        7(7)        1(0)        0(0)        2(2)      0(0)      0(0)      0(0)
     +inputArea_target_buffercc:BufferCC_10_7c0bd1d539ef4...        0(0)        1(1)        0(0)        0(0)      0(0)      0(0)      0(0)
   +system_hardJtag_debug_logic_debugger:SystemDebugger_7...      73(73)        1(1)        0(0)      25(25)      0(0)      0(0)      0(0)
   +bufferCC_15:BufferCC_3_7c0bd1d539ef4f2a93f78d9fef41a3f5         2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +bmbDecoder_4:BmbDecoder_7c0bd1d539ef4f2a93f78d9fef41a3f5        2(2)        0(0)        0(0)        6(6)      0(0)      0(0)      0(0)
   +system_bridge_bmb_arbiter:BmbArbiter_7c0bd1d539ef4f2a...        3(0)        0(0)        0(0)      122(2)      0(0)      0(0)      0(0)
    +memory_arbiter:StreamArbiter_1_7c0bd1d539ef4f2a93f78...        3(3)        0(0)        0(0)    120(120)      0(0)      0(0)      0(0)
   +system_ddr_ddrLogic_cc:BmbCcFifo_7c0bd1d539ef4f2a93f7...      112(0)        0(0)        0(0)       88(0)      0(0)     18(0)      0(0)
    +io_input_cmd_queue:StreamFifoCC_7c0bd1d539ef4f2a93f7...      56(26)        0(0)        0(0)      44(39)      0(0)    10(10)      0(0)
     +popToPushGray_buffercc:BufferCC_7_7c0bd1d539ef4f2a9...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
     +bufferCC_12:BufferCC_8_7c0bd1d539ef4f2a93f78d9fef41...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +pushToPopGray_buffercc:BufferCC_9_7c0bd1d539ef4f2a9...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
    +io_output_rsp_queue:StreamFifoCC_1_7c0bd1d539ef4f2a9...      56(26)        0(0)        0(0)      44(38)      0(0)      8(8)      0(0)
     +popToPushGray_buffercc:BufferCC_4_7c0bd1d539ef4f2a9...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
     +bufferCC_12:BufferCC_5_7c0bd1d539ef4f2a93f78d9fef41...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +pushToPopGray_buffercc:BufferCC_6_7c0bd1d539ef4f2a9...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
   +system_ddr_ddrLogic_bmbToAxiBridge:BmbToAxi4SharedBri...      74(46)        0(0)      36(12)      70(48)      0(0)      2(0)      0(0)
    +writeCmdInfo_fifo:StreamFifo_4_7c0bd1d539ef4f2a93f78...      14(14)        0(0)      12(12)      12(12)      0(0)      1(1)      0(0)
    +readCmdInfo_fifo:StreamFifo_4_7c0bd1d539ef4f2a93f78d...      14(14)        0(0)      12(12)      10(10)      0(0)      1(1)      0(0)
   +system_ddr_ddrLogic_arbiterAxi3Shared:Axi4SharedArbit...       11(4)        0(0)        0(0)       21(8)      0(0)      0(0)      0(0)
    +cmdArbiter:StreamArbiter_7c0bd1d539ef4f2a93f78d9fef4...        2(2)        0(0)        0(0)        4(4)      0(0)      0(0)      0(0)
    +cmdRouteFork_thrown_translated_fifo:StreamFifoLowLat...        5(5)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
   +system_ddr_ddrLogic_ddrAToAxi3_patchArw_translated_th...      13(13)        0(0)        0(0)      20(20)      0(0)      0(0)      0(0)
   +system_bridge_bmb_decoder:BmbDecoder_2_7c0bd1d539ef4f...      16(16)        0(0)      15(15)      93(93)      0(0)      0(0)      0(0)
   +system_bridge_bmb_upSizer:BmbUpSizerBridge_7c0bd1d539...      76(76)        0(0)        0(0)      91(91)      0(0)      0(0)      0(0)
   +system_ramA_logic:BmbOnChipRam_7c0bd1d539ef4f2a93f78d...        2(2)        0(0)        0(0)        0(0)      0(0)      8(8)      0(0)
   +system_bridge_bmb_downSizer:BmbDownSizerBridge_7c0bd1...      36(36)        0(0)        3(3)      40(40)      0(0)      0(0)      0(0)
   +system_bridge_bmb_unburstify:BmbUnburstify_7c0bd1d539...      30(30)        0(0)        0(0)      58(58)      0(0)      0(0)      0(0)
   +system_bridge_bmb_unburstify_1:BmbUnburstify_1_7c0bd1...      15(15)        0(0)        0(0)      27(27)      0(0)      0(0)      0(0)
   +system_bmbPeripheral_bmb_decoder:BmbDecoder_3_7c0bd1d...      82(82)        0(0)        0(0)    129(129)      0(0)      0(0)      0(0)
   +system_clint_logic:BmbClint_7c0bd1d539ef4f2a93f78d9fe...    168(168)        0(0)      63(63)    163(163)      0(0)      0(0)      0(0)
   +system_uart_0_io_logic:BmbUartCtrl_7c0bd1d539ef4f2a93...     164(66)        0(0)       81(8)     182(45)      0(0)      2(0)      0(0)
    +uartCtrl_1:UartCtrl_7c0bd1d539ef4f2a93f78d9fef41a3f5         66(21)        0(0)      29(23)     108(33)      0(0)      0(0)      0(0)
     +tx:UartCtrlTx_7c0bd1d539ef4f2a93f78d9fef41a3f5              11(11)        0(0)        0(0)      27(27)      0(0)      0(0)      0(0)
     +rx:UartCtrlRx_7c0bd1d539ef4f2a93f78d9fef41a3f5              34(32)        0(0)        6(6)      48(48)      0(0)      0(0)      0(0)
      +io_rxd_buffercc:BufferCC_11_7c0bd1d539ef4f2a93f78d...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +bridge_write_streamUnbuffered_queueWithOccupancy:Str...      16(16)        0(0)      22(22)      14(14)      0(0)      1(1)      0(0)
    +system_uart_0_io_logic_uartCtrl_1_io_read_queueWithO...      16(16)        0(0)      22(22)      15(15)      0(0)      1(1)      0(0)
   +system_spi_0_io_logic:BmbSpiXdrMasterCtrl_7c0bd1d539e...    173(105)        0(0)       61(0)     161(55)      0(0)      2(0)      0(0)
    +ctrl:TopLevel_7c0bd1d539ef4f2a93f78d9fef41a3f5               32(32)        0(0)      11(11)      75(75)      0(0)      0(0)      0(0)
    +mapping_cmdLogic_streamUnbuffered_queueWithAvailabil...      18(18)        0(0)      25(25)      16(16)      0(0)      1(1)      0(0)
    +system_spi_0_io_logic_ctrl_io_rsp_queueWithOccupancy...      18(18)        0(0)      25(25)      15(15)      0(0)      1(1)      0(0)
   +system_gpio_0_io_logic:BmbGpio2_7c0bd1d539ef4f2a93f78...      35(35)        0(0)        0(0)      35(35)      0(0)      0(0)      0(0)
   +io_apbSlave_0_logic:BmbToApb3Bridge_7c0bd1d539ef4f2a9...      39(39)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
 +interconnectInst:interconnect                                   676(0)        0(0)        7(0)      783(0)      0(0)      0(0)      0(0)
  +u_efx_axi_interconnect:efx_axi_interconnect_916185edfd...    676(102)        0(0)        7(7)    783(185)      0(0)      0(0)      0(0)
   +efx_axi_arbiter_inst:efx_axi_arbiter_916185edfd0447f3...      14(14)        0(0)        0(0)      21(16)      0(0)      0(0)      0(0)
    +genblk1.priority_encoder:axi_pri_encoder_916185edfd0...        0(0)        0(0)        0(0)        5(5)      0(0)      0(0)      0(0)
   +genblk4.wrdata_skid_buffer:efx_axi_skid_buffer_916185...      292(0)        0(0)        0(0)      297(0)      0(0)      0(0)      0(0)
    +axi_skid_ctrl_inst:axi_skid_ctrl_916185edfd0447f39db...        2(2)        0(0)        0(0)        5(5)      0(0)      0(0)      0(0)
    +axi_skid_data_inst:axi_skid_data_916185edfd0447f39db...    290(290)        0(0)        0(0)    292(292)      0(0)      0(0)      0(0)
   +genblk5.rddata_skid_buffer:efx_axi_skid_buffer_916185...      268(0)        0(0)        0(0)      280(0)      0(0)      0(0)      0(0)
    +axi_skid_ctrl_inst:axi_skid_ctrl_916185edfd0447f39db...        2(2)        0(0)        0(0)      10(10)      0(0)      0(0)      0(0)
    +axi_skid_data_inst:axi_skid_data_916185edfd0447f39db...    266(266)        0(0)        0(0)    270(270)      0(0)      0(0)      0(0)
 +apb3_slave_inst1:apb3_slave(NUM_REG=3)                        131(131)        0(0)        0(0)    125(125)      0(0)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

            Clock     Flip-Flops     Shift-Regs   Memory Ports    Multipliers
            -----     ----------     ----------   ------------    -----------
          osc_clk            112              0              2              0
 hdmi_tx_slow_clk           3659             19             83              0
 hdmi_rx_slow_clk           1130              0            102              0
          sys_clk          12350            364            181              0
          clk_25m            121              0              0              0
          tac_clk            252              2              7              0
          twd_clk            383            144              8              0
        tdqss_clk             88              0              3              0
         core_clk            705              0             12              0
   jtag_inst1_TCK             43              0              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

1. socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2 (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8136):
	EFX_RAM10: socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2

2. socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol4 (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8138):
	EFX_RAM10: socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol4

3. socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0 (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8134):
	EFX_RAM10: socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0

4. socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1 (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8135):
	EFX_RAM10: socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1

5. socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3 (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8137):
	EFX_RAM10: socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3

6. socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol6 (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8140):
	EFX_RAM10: socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol6

7. rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21):
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_2__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_2__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_2__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_2__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_3__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_3__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_3__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem_3__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_red/mem__D$b12

8. rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21):
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_2__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_2__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_2__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_2__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_3__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_3__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_3__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem_3__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_blue/mem__D$c1

9. rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21):
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_2__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_2__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_2__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_2__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_3__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_3__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_3__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem_3__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_blue/mem__D$2

10. u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:31):
	EFX_RAM10: u_dvi_decoder/u_tmds_decoder_0/u_channelbond/u_simple_dual_port_ram/ram

11. u_dvi_decoder/u_tmds_decoder_2/u_channelbond/u_simple_dual_port_ram/ram (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:31):
	EFX_RAM10: u_dvi_decoder/u_tmds_decoder_2/u_channelbond/u_simple_dual_port_ram/ram

12. rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21):
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_2__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_2__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_2__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_2__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_3__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_3__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_3__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem_3__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_green/mem__D$12

13. rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21):
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_2__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_2__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_2__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_2__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_3__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_3__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_3__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem_3__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_even_red/mem__D$2

14. u_dvi_decoder/u_tmds_decoder_1/u_channelbond/u_simple_dual_port_ram/ram (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:31):
	EFX_RAM10: u_dvi_decoder/u_tmds_decoder_1/u_channelbond/u_simple_dual_port_ram/ram

15. socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol5 (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8139):
	EFX_RAM10: socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol5

16. u_hdmi_rx/u_simple_dual_port_ram/ram (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\hdmi_src\dvi_rx\simple_dual_port_ram.v:31):
	EFX_RAM10: u_hdmi_rx/u_simple_dual_port_ram/ram

17. rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\interpolation_algo\Bilinear_Interpolation\src\bram_asymmetric_r2_w1_port.v:21):
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_2__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_2__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_2__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_2__D$c1
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_3__D$2
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_3__D$12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_3__D$b12
	EFX_RAM10: rgb_bram_top_inst/bram_asymmetric_r2_w1_port_odd_green/mem_3__D$c1

18. socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol7 (F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project\ip/soc_riscv\soc_riscv.v:8141):
	EFX_RAM10: socInst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol7

19. inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram (F:\FPGA_PRJ\YLS\inf_riscv_interconnect_v6_2_test\efinity_project\source\soft_ddr3\efx_ddr3_soft_controller.v:0):
	EFX_RAM10: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram__D$c1
	EFX_RAM10: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram__D$b12
	EFX_RAM10: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram__D$12
	EFX_RAM10: inst_ddr3_axi/inst_efx_ddr3/u_efx_ddr3_soft_controller/top_mc/controller_main/map_ram/ram__D$2

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Titanium
device : Ti60F225
project : DDR3_MC
project-xml : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/DDR3_MC.xml
root : example_top
I : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project
I : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/ip/efx_ddr3_axi_1
I : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/ip/dsi_tx
I : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/ip/radio_calculator
I : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/ip/soc_riscv
I : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/ip/interconnect
output-dir : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/outflow
work-dir : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/work_syn
write-efx-verilog : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/outflow/DDR3_MC.map.v
binary-db : F:/FPGA_PRJ/YLS/inf_riscv_interconnect_v6_2_test/efinity_project/outflow/DDR3_MC.vdb
insert-ios : 0
insert-gclk : 0
max-carry-cascade : 320
max-dsp-cascade : 16
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008
num_srl : -1

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	104
OUTPUT PORTS    : 	183

EFX_ADD         : 	4985
EFX_LUT4        : 	20377
   1-2  Inputs  : 	3810
   3    Inputs  : 	8922
   4    Inputs  : 	7645
EFX_DSP48       : 	46
EFX_DSP24       : 	9
EFX_FF          : 	18843
EFX_SRL8        : 	529
EFX_RAM10       : 	201
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 237s
Elapsed synthesis time : 240s
