Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Wed May 24 15:00:12 2023
| Host              : Haoxi-PC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_4_wrapper_timing_summary_routed.rpt -pb design_4_wrapper_timing_summary_routed.pb -rpx design_4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_4_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.764        0.000                      0                16536        0.012        0.000                      0                16536        3.500        0.000                       0                  5252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_1            2.764        0.000                      0                16536        0.012        0.000                      0                16536        3.500        0.000                       0                  5252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_1      
(none)        clk_pl_1      clk_pl_1      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        2.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 4.624ns (66.076%)  route 2.374ns (33.924%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.045ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.955ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.388     2.655    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y21        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.919 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.919    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.016 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.016    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.773     3.789 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     3.789    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<0>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.067     3.856 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     3.856    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<0>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.727     4.583 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.583    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     4.729 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.254     4.983    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/C[0]
    DSP48E2_X0Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     5.118 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     5.118    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<0>
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[0])
                                                      0.786     5.904 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.904    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     6.050 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.493     6.543    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p_n_105
    SLICE_X0Y65          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.769 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68/O
                         net (fo=2, routed)           0.215     6.984    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68_n_0
    SLICE_X1Y65          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     7.041 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75/O
                         net (fo=1, routed)           0.022     7.063    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75_n_0
    SLICE_X1Y65          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     7.376 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_20/O[6]
                         net (fo=3, routed)           0.592     7.968    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13][6]
    SLICE_X5Y70          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     8.194 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17/O
                         net (fo=2, routed)           0.386     8.580    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17_n_0
    SLICE_X3Y68          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     8.767 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2/O
                         net (fo=2, routed)           0.328     9.095    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.233 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9/O
                         net (fo=1, routed)           0.021     9.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9_n_0
    SLICE_X2Y70          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.429 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.459    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1_n_0
    SLICE_X2Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     9.620 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_1/O[5]
                         net (fo=1, routed)           0.033     9.653    design_4_i/fir_stream_0/inst/add_ln700_14_fu_2082_p2[13]
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.144    12.360    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[13]/C
                         clock pessimism              0.144    12.504    
                         clock uncertainty           -0.130    12.374    
    SLICE_X2Y71          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.417    design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[13]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 4.582ns (65.881%)  route 2.373ns (34.119%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.045ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.955ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.388     2.655    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y21        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.919 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.919    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.016 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.016    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.773     3.789 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     3.789    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<0>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.067     3.856 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     3.856    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<0>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.727     4.583 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.583    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     4.729 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.254     4.983    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/C[0]
    DSP48E2_X0Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     5.118 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     5.118    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<0>
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[0])
                                                      0.786     5.904 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.904    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     6.050 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.493     6.543    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p_n_105
    SLICE_X0Y65          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.769 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68/O
                         net (fo=2, routed)           0.215     6.984    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68_n_0
    SLICE_X1Y65          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     7.041 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75/O
                         net (fo=1, routed)           0.022     7.063    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75_n_0
    SLICE_X1Y65          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     7.376 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_20/O[6]
                         net (fo=3, routed)           0.592     7.968    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13][6]
    SLICE_X5Y70          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     8.194 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17/O
                         net (fo=2, routed)           0.386     8.580    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17_n_0
    SLICE_X3Y68          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     8.767 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2/O
                         net (fo=2, routed)           0.328     9.095    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.233 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9/O
                         net (fo=1, routed)           0.021     9.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9_n_0
    SLICE_X2Y70          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.429 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.459    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1_n_0
    SLICE_X2Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     9.578 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_1/O[4]
                         net (fo=1, routed)           0.032     9.610    design_4_i/fir_stream_0/inst/add_ln700_14_fu_2082_p2[12]
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.144    12.360    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[12]/C
                         clock pessimism              0.144    12.504    
                         clock uncertainty           -0.130    12.374    
    SLICE_X2Y71          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.418    design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[12]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 4.577ns (65.837%)  route 2.375ns (34.163%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.045ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.955ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.388     2.655    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y21        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.919 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.919    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.016 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.016    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.773     3.789 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     3.789    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<0>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.067     3.856 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     3.856    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<0>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.727     4.583 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.583    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     4.729 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.254     4.983    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/C[0]
    DSP48E2_X0Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     5.118 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     5.118    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<0>
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[0])
                                                      0.786     5.904 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.904    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     6.050 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.493     6.543    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p_n_105
    SLICE_X0Y65          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.769 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68/O
                         net (fo=2, routed)           0.215     6.984    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68_n_0
    SLICE_X1Y65          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     7.041 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75/O
                         net (fo=1, routed)           0.022     7.063    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75_n_0
    SLICE_X1Y65          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     7.376 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_20/O[6]
                         net (fo=3, routed)           0.592     7.968    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13][6]
    SLICE_X5Y70          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     8.194 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17/O
                         net (fo=2, routed)           0.386     8.580    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17_n_0
    SLICE_X3Y68          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     8.767 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2/O
                         net (fo=2, routed)           0.328     9.095    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.233 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9/O
                         net (fo=1, routed)           0.021     9.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9_n_0
    SLICE_X2Y70          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.429 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.459    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1_n_0
    SLICE_X2Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     9.573 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.034     9.607    design_4_i/fir_stream_0/inst/add_ln700_14_fu_2082_p2[11]
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.144    12.360    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[11]/C
                         clock pessimism              0.144    12.504    
                         clock uncertainty           -0.130    12.374    
    SLICE_X2Y71          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.417    design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[11]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 4.569ns (65.807%)  route 2.374ns (34.193%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.045ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.955ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.388     2.655    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y21        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.919 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.919    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.016 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.016    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.773     3.789 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     3.789    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<0>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.067     3.856 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     3.856    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<0>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.727     4.583 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.583    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     4.729 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.254     4.983    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/C[0]
    DSP48E2_X0Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     5.118 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     5.118    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<0>
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[0])
                                                      0.786     5.904 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.904    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     6.050 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.493     6.543    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p_n_105
    SLICE_X0Y65          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.769 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68/O
                         net (fo=2, routed)           0.215     6.984    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68_n_0
    SLICE_X1Y65          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     7.041 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75/O
                         net (fo=1, routed)           0.022     7.063    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75_n_0
    SLICE_X1Y65          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     7.376 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_20/O[6]
                         net (fo=3, routed)           0.592     7.968    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13][6]
    SLICE_X5Y70          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     8.194 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17/O
                         net (fo=2, routed)           0.386     8.580    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17_n_0
    SLICE_X3Y68          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     8.767 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2/O
                         net (fo=2, routed)           0.328     9.095    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.233 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9/O
                         net (fo=1, routed)           0.021     9.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9_n_0
    SLICE_X2Y70          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.429 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.459    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1_n_0
    SLICE_X2Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     9.565 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.033     9.598    design_4_i/fir_stream_0/inst/add_ln700_14_fu_2082_p2[9]
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.144    12.360    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[9]/C
                         clock pessimism              0.144    12.504    
                         clock uncertainty           -0.130    12.374    
    SLICE_X2Y71          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.417    design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[9]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 4.556ns (65.734%)  route 2.375ns (34.266%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.045ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.955ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.388     2.655    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y21        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.919 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.919    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.016 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.016    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.773     3.789 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     3.789    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<0>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.067     3.856 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     3.856    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<0>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.727     4.583 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.583    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     4.729 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.254     4.983    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/C[0]
    DSP48E2_X0Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     5.118 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     5.118    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<0>
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[0])
                                                      0.786     5.904 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.904    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     6.050 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.493     6.543    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p_n_105
    SLICE_X0Y65          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.769 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68/O
                         net (fo=2, routed)           0.215     6.984    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68_n_0
    SLICE_X1Y65          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     7.041 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75/O
                         net (fo=1, routed)           0.022     7.063    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75_n_0
    SLICE_X1Y65          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     7.376 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_20/O[6]
                         net (fo=3, routed)           0.592     7.968    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13][6]
    SLICE_X5Y70          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     8.194 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17/O
                         net (fo=2, routed)           0.386     8.580    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17_n_0
    SLICE_X3Y68          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     8.767 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2/O
                         net (fo=2, routed)           0.328     9.095    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.233 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9/O
                         net (fo=1, routed)           0.021     9.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9_n_0
    SLICE_X2Y70          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.429 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.459    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1_n_0
    SLICE_X2Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     9.552 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.034     9.586    design_4_i/fir_stream_0/inst/add_ln700_14_fu_2082_p2[10]
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.144    12.360    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[10]/C
                         clock pessimism              0.144    12.504    
                         clock uncertainty           -0.130    12.374    
    SLICE_X2Y71          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.417    design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[10]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 4.541ns (65.678%)  route 2.373ns (34.322%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.045ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.955ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.388     2.655    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y21        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.919 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.919    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.016 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.016    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.773     3.789 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     3.789    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<0>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.067     3.856 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     3.856    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<0>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.727     4.583 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.583    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     4.729 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.254     4.983    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/C[0]
    DSP48E2_X0Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     5.118 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     5.118    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<0>
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[0])
                                                      0.786     5.904 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.904    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     6.050 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.493     6.543    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p_n_105
    SLICE_X0Y65          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.769 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68/O
                         net (fo=2, routed)           0.215     6.984    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68_n_0
    SLICE_X1Y65          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     7.041 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75/O
                         net (fo=1, routed)           0.022     7.063    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75_n_0
    SLICE_X1Y65          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     7.376 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_20/O[6]
                         net (fo=3, routed)           0.592     7.968    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13][6]
    SLICE_X5Y70          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     8.194 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17/O
                         net (fo=2, routed)           0.386     8.580    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17_n_0
    SLICE_X3Y68          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     8.767 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2/O
                         net (fo=2, routed)           0.328     9.095    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.233 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9/O
                         net (fo=1, routed)           0.021     9.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9_n_0
    SLICE_X2Y70          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.429 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.459    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1_n_0
    SLICE_X2Y71          CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.537 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.032     9.569    design_4_i/fir_stream_0/inst/add_ln700_14_fu_2082_p2[8]
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.144    12.360    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X2Y71          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[8]/C
                         clock pessimism              0.144    12.504    
                         clock uncertainty           -0.130    12.374    
    SLICE_X2Y71          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    12.418    design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[8]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 4.370ns (65.078%)  route 2.345ns (34.922%))
  Logic Levels:           15  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 12.360 - 10.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.045ns, distribution 1.343ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.955ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.388     2.655    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y21        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.919 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.919    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.016 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.016    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.773     3.789 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     3.789    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<0>
    DSP48E2_X0Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.067     3.856 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     3.856    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<0>
    DSP48E2_X0Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.727     4.583 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.583    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     4.729 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.254     4.983    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/C[0]
    DSP48E2_X0Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[0]_C_DATA[0])
                                                      0.135     5.118 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[0]
                         net (fo=2, routed)           0.000     5.118    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<0>
    DSP48E2_X0Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[0]_ALU_OUT[0])
                                                      0.786     5.904 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.904    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     6.050 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.493     6.543    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/p_n_105
    SLICE_X0Y65          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     6.769 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68/O
                         net (fo=2, routed)           0.215     6.984    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_68_n_0
    SLICE_X1Y65          LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.057     7.041 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75/O
                         net (fo=1, routed)           0.022     7.063    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[13]_i_75_n_0
    SLICE_X1Y65          CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     7.376 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U2/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13]_i_20/O[6]
                         net (fo=3, routed)           0.592     7.968    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[13][6]
    SLICE_X5Y70          LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     8.194 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17/O
                         net (fo=2, routed)           0.386     8.580    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_17_n_0
    SLICE_X3Y68          LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.187     8.767 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2/O
                         net (fo=2, routed)           0.328     9.095    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.233 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9/O
                         net (fo=1, routed)           0.021     9.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501[7]_i_9_n_0
    SLICE_X2Y70          CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.082     9.336 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U1/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_14_reg_2501_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.034     9.370    design_4_i/fir_stream_0/inst/add_ln700_14_fu_2082_p2[7]
    SLICE_X2Y70          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.144    12.360    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X2Y70          FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[7]/C
                         clock pessimism              0.144    12.504    
                         clock uncertainty           -0.130    12.374    
    SLICE_X2Y70          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.418    design_4_i/fir_stream_0/inst/add_ln700_14_reg_2501_reg[7]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 4.674ns (70.594%)  route 1.947ns (29.406%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 12.390 - 10.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.045ns, distribution 1.409ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.955ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.454     2.721    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y81        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y81        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.985 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.985    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y81        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.082 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.082    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y81        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.773     3.855 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.855    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<1>
    DSP48E2_X0Y81        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.067     3.922 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.922    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<1>
    DSP48E2_X0Y81        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.727     4.649 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.649    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y81        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     4.795 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.308     5.103    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/C[1]
    DSP48E2_X0Y80        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.135     5.238 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     5.238    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X0Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[3])
                                                      0.786     6.024 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.024    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     6.170 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.449     6.619    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_14_1[3]
    SLICE_X1Y190         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     6.839 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_50/O
                         net (fo=2, routed)           0.252     7.091    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_50_n_0
    SLICE_X1Y190         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.223     7.314 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_57/O
                         net (fo=1, routed)           0.018     7.332    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_57_n_0
    SLICE_X1Y190         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     7.568 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_19/CO[7]
                         net (fo=1, routed)           0.030     7.598    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_19_n_0
    SLICE_X1Y191         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.704 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_14/O[1]
                         net (fo=3, routed)           0.550     8.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_7_1[1]
    SLICE_X1Y177         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     8.406 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_17/O
                         net (fo=2, routed)           0.060     8.466    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_17_n_0
    SLICE_X1Y177         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     8.627 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_4/O
                         net (fo=2, routed)           0.218     8.845    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_4_n_0
    SLICE_X1Y176         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     8.994 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_10/O
                         net (fo=1, routed)           0.029     9.023    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_10_n_0
    SLICE_X1Y176         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     9.309 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_1/O[5]
                         net (fo=1, routed)           0.033     9.342    design_4_i/fir_stream_0/inst/add_ln700_60_fu_2178_p2[13]
    SLICE_X1Y176         FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.174    12.390    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X1Y176         FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[13]/C
                         clock pessimism              0.147    12.537    
                         clock uncertainty           -0.130    12.407    
    SLICE_X1Y176         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.450    design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[13]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 4.626ns (70.390%)  route 1.946ns (29.610%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 12.390 - 10.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.045ns, distribution 1.409ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.955ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.454     2.721    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y81        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y81        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.985 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.985    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y81        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.082 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.082    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y81        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.773     3.855 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.855    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<1>
    DSP48E2_X0Y81        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.067     3.922 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.922    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<1>
    DSP48E2_X0Y81        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.727     4.649 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.649    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y81        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     4.795 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.308     5.103    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/C[1]
    DSP48E2_X0Y80        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.135     5.238 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     5.238    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X0Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[3])
                                                      0.786     6.024 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.024    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     6.170 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.449     6.619    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_14_1[3]
    SLICE_X1Y190         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     6.839 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_50/O
                         net (fo=2, routed)           0.252     7.091    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_50_n_0
    SLICE_X1Y190         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.223     7.314 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_57/O
                         net (fo=1, routed)           0.018     7.332    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_57_n_0
    SLICE_X1Y190         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     7.568 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_19/CO[7]
                         net (fo=1, routed)           0.030     7.598    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_19_n_0
    SLICE_X1Y191         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.704 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_14/O[1]
                         net (fo=3, routed)           0.550     8.254    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_7_1[1]
    SLICE_X1Y177         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     8.406 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_17/O
                         net (fo=2, routed)           0.060     8.466    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_17_n_0
    SLICE_X1Y177         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     8.627 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_4/O
                         net (fo=2, routed)           0.218     8.845    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_4_n_0
    SLICE_X1Y176         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     8.994 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_10/O
                         net (fo=1, routed)           0.029     9.023    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_10_n_0
    SLICE_X1Y176         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.238     9.261 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_1/O[4]
                         net (fo=1, routed)           0.032     9.293    design_4_i/fir_stream_0/inst/add_ln700_60_fu_2178_p2[12]
    SLICE_X1Y176         FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.174    12.390    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X1Y176         FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[12]/C
                         clock pessimism              0.147    12.537    
                         clock uncertainty           -0.130    12.407    
    SLICE_X1Y176         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.451    design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[12]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 4.458ns (68.176%)  route 2.081ns (31.824%))
  Logic Levels:           16  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.390ns = ( 12.390 - 10.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.045ns, distribution 1.409ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.955ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.454     2.721    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/CLK
    DSP48E2_X0Y81        DSP_A_B_DATA                                 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y81        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[1])
                                                      0.264     2.985 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     2.985    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y81        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.097     3.082 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.082    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y81        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.773     3.855 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     3.855    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_MULTIPLIER.U<1>
    DSP48E2_X0Y81        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.067     3.922 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     3.922    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_M_DATA.U_DATA<1>
    DSP48E2_X0Y81        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.727     4.649 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.649    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y81        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.146     4.795 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/m/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.308     5.103    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/C[1]
    DSP48E2_X0Y80        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.135     5.238 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     5.238    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_C_DATA.C_DATA<1>
    DSP48E2_X0Y80        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[3])
                                                      0.786     6.024 f  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.024    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_ALU.ALU_OUT<3>
    DSP48E2_X0Y80        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     6.170 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U32/fir_stream_mac_mubkb_DSP48_0_U/p/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.449     6.619    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_14_1[3]
    SLICE_X1Y190         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     6.839 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_50/O
                         net (fo=2, routed)           0.252     7.091    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_50_n_0
    SLICE_X1Y190         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.223     7.314 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_57/O
                         net (fo=1, routed)           0.018     7.332    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[13]_i_57_n_0
    SLICE_X1Y190         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.079     7.411 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U30/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_19/O[4]
                         net (fo=3, routed)           0.531     7.942    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/O[4]
    SLICE_X1Y174         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.226     8.168 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[7]_i_19/O
                         net (fo=2, routed)           0.060     8.228    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[7]_i_19_n_0
    SLICE_X1Y174         LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.161     8.389 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[7]_i_4/O
                         net (fo=2, routed)           0.370     8.759    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[7]_i_4_n_0
    SLICE_X1Y175         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     8.815 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[7]_i_11/O
                         net (fo=1, routed)           0.029     8.844    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521[7]_i_11_n_0
    SLICE_X1Y175         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     9.082 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.112    design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[7]_i_1_n_0
    SLICE_X1Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     9.226 r  design_4_i/fir_stream_0/inst/fir_stream_mac_mubkb_U25/fir_stream_mac_mubkb_DSP48_0_U/add_ln700_60_reg_2521_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.034     9.260    design_4_i/fir_stream_0/inst/add_ln700_60_fu_2178_p2[11]
    SLICE_X1Y176         FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181    10.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.174    12.390    design_4_i/fir_stream_0/inst/ap_clk
    SLICE_X1Y176         FDRE                                         r  design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[11]/C
                         clock pessimism              0.147    12.537    
                         clock uncertainty           -0.130    12.407    
    SLICE_X1Y176         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.450    design_4_i/fir_stream_0/inst/add_ln700_60_reg_2521_reg[11]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.111ns (47.034%)  route 0.125ns (52.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.131ns (routing 0.955ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.045ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.131     2.347    design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X4Y68          FDRE                                         r  design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.458 r  design_4_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]/Q
                         net (fo=1, routed)           0.125     2.583    design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1[14]
    SLICE_X3Y67          FDRE                                         r  design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.393     2.660    design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X3Y67          FDRE                                         r  design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[14]/C
                         clock pessimism             -0.192     2.468    
    SLICE_X3Y67          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.571    design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.115ns (48.117%)  route 0.124ns (51.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.114ns (routing 0.955ns, distribution 1.159ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.045ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.114     2.330    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X7Y86          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     2.445 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[19]/Q
                         net (fo=1, routed)           0.124     2.569    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[19]
    SLICE_X6Y86          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.376     2.643    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X6Y86          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[19]/C
                         clock pessimism             -0.192     2.451    
    SLICE_X6Y86          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.554    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.113ns (33.138%)  route 0.228ns (66.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      2.119ns (routing 0.955ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.433ns (routing 1.045ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.119     2.335    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y116         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     2.448 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.228     2.676    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_rdata_d2[11]
    SLICE_X6Y128         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.433     2.700    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y128         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[11]/C
                         clock pessimism             -0.141     2.559    
    SLICE_X6Y128         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.660    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.112ns (44.622%)  route 0.139ns (55.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.131ns (routing 0.955ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.399ns (routing 1.045ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.131     2.347    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X9Y80          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.459 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/Q
                         net (fo=1, routed)           0.139     2.598    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[27]
    SLICE_X6Y79          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.399     2.666    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X6Y79          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                         clock pessimism             -0.192     2.474    
    SLICE_X6Y79          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.577    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.450%)  route 0.110ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.114ns (routing 0.955ns, distribution 1.159ns)
  Clock Net Delay (Destination): 2.354ns (routing 1.045ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.114     2.330    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X0Y85          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     2.442 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/Q
                         net (fo=2, routed)           0.110     2.552    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[53]
    SLICE_X1Y85          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.354     2.621    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X1Y85          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[28]/C
                         clock pessimism             -0.192     2.429    
    SLICE_X1Y85          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.531    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.113ns (42.966%)  route 0.150ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.136ns (routing 0.955ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.452ns (routing 1.045ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.136     2.352    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y72          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.465 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.150     2.615    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.452     2.719    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/CLK
                         clock pessimism             -0.244     2.475    
    SLICE_X5Y73          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.591    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.113ns (42.966%)  route 0.150ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.136ns (routing 0.955ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.452ns (routing 1.045ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.136     2.352    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y72          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.465 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.150     2.615    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.452     2.719    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/CLK
                         clock pessimism             -0.244     2.475    
    SLICE_X5Y73          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.591    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.113ns (42.966%)  route 0.150ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.136ns (routing 0.955ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.452ns (routing 1.045ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.136     2.352    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y72          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.465 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.150     2.615    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.452     2.719    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/CLK
                         clock pessimism             -0.244     2.475    
    SLICE_X5Y73          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.591    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.113ns (42.966%)  route 0.150ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.136ns (routing 0.955ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.452ns (routing 1.045ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.136     2.352    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y72          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.465 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.150     2.615    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.452     2.719    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/CLK
                         clock pessimism             -0.244     2.475    
    SLICE_X5Y73          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.591    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.113ns (42.966%)  route 0.150ns (57.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.136ns (routing 0.955ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.452ns (routing 1.045ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.136     2.352    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y72          FDRE                                         r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.465 r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.150     2.615    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.452     2.719    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X5Y73          RAMD32                                       r  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/CLK
                         clock pessimism             -0.244     2.475    
    SLICE_X5Y73          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.116     2.591    design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y16  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y16  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y12  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y12  design_4_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3/CLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y91   design_4_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.706ns  (logic 0.227ns (13.306%)  route 1.479ns (86.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.158ns (routing 0.955ns, distribution 1.203ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.098     1.098    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y152         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     1.325 r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.381     1.706    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y152         FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.158     2.374    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y152         FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.104ns (15.854%)  route 0.552ns (84.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.428ns (routing 0.623ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.432     0.432    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y152         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     0.536 r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.120     0.656    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y152         FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.428     1.615    design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y152         FDRE                                         r  design_4_i/rst_ps8_1_149M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.346ns  (logic 0.630ns (26.854%)  route 1.716ns (73.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.045ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.955ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.346     2.613    design_4_i/zynq_ultra_ps_e_1/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[3])
                                                      0.630     3.243 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1WDATA[3]
                         net (fo=65, routed)          1.716     4.959    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[2]
    SLICE_X3Y102         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.128     2.344    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X3Y102         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.303ns  (logic 0.627ns (27.225%)  route 1.676ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.045ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.128ns (routing 0.955ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.346     2.613    design_4_i/zynq_ultra_ps_e_1/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[4])
                                                      0.627     3.240 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1WDATA[4]
                         net (fo=65, routed)          1.676     4.916    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[3]
    SLICE_X3Y102         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.128     2.344    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X3Y102         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.238ns  (logic 0.618ns (27.614%)  route 1.620ns (72.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.045ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.346     2.613    design_4_i/zynq_ultra_ps_e_1/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[2])
                                                      0.618     3.231 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1WDATA[2]
                         net (fo=65, routed)          1.620     4.851    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[1]
    SLICE_X7Y108         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.118     2.334    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X7Y108         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 0.621ns (32.027%)  route 1.318ns (67.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.045ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.955ns, distribution 1.169ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.346     2.613    design_4_i/zynq_ultra_ps_e_1/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[6])
                                                      0.621     3.234 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1WDATA[6]
                         net (fo=65, routed)          1.318     4.552    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[4]
    SLICE_X3Y101         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.124     2.340    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X3Y101         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.873ns  (logic 0.631ns (33.689%)  route 1.242ns (66.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.045ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.955ns, distribution 1.169ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.346     2.613    design_4_i/zynq_ultra_ps_e_1/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[7])
                                                      0.631     3.244 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1WDATA[7]
                         net (fo=65, routed)          1.242     4.486    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[5]
    SLICE_X3Y101         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.124     2.340    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X3Y101         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.768ns  (logic 0.646ns (36.538%)  route 1.122ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.045ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.955ns, distribution 1.179ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.346     2.613    design_4_i/zynq_ultra_ps_e_1/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[26])
                                                      0.646     3.259 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1WDATA[26]
                         net (fo=1, routed)           1.122     4.381    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[24]
    SLICE_X5Y113         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.134     2.350    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X5Y113         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.712ns  (logic 0.112ns (6.542%)  route 1.600ns (93.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.045ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.955ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.393     2.660    design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y139         FDRE                                         r  design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.772 r  design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=51, routed)          1.600     4.372    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[5]
    SLICE_X5Y107         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.126     2.342    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/m_axi_sg_aclk
    SLICE_X5Y107         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 0.118ns (7.074%)  route 1.550ns (92.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.435ns (routing 1.045ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.117ns (routing 0.955ns, distribution 1.162ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.435     2.702    design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y141         FDRE                                         r  design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.820 r  design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=146, routed)         1.550     4.370    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/s_axi_lite_araddr[8]
    SLICE_X4Y115         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.117     2.333    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/m_axi_sg_aclk
    SLICE_X4Y115         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_RADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.678ns  (logic 0.112ns (6.675%)  route 1.566ns (93.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.045ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.955ns, distribution 1.179ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.393     2.660    design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y139         FDRE                                         r  design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.772 r  design_4_i/ps8_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=51, routed)          1.566     4.338    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/s_axi_lite_awaddr[3]
    SLICE_X5Y112         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.134     2.350    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/m_axi_sg_aclk
    SLICE_X5Y112         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.712ns  (logic 0.618ns (36.098%)  route 1.094ns (63.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.346ns (routing 1.045ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.955ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.229     0.229    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.346     2.613    design_4_i/zynq_ultra_ps_e_1/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP1ACLK_MAXIGP1WDATA[0])
                                                      0.618     3.231 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/MAXIGP1WDATA[0]
                         net (fo=65, routed)          1.094     4.325    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[0]
    SLICE_X5Y100         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.181     0.181    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        2.126     2.342    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X5Y100         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.083ns (51.235%)  route 0.079ns (48.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.572ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.623ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.273     1.424    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X9Y92          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.507 r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.079     1.586    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X9Y92          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.394     1.581    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X9Y92          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.521%)  route 0.087ns (51.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.275ns (routing 0.572ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.623ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.275     1.426    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X4Y105         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.508 r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_cmplt_reg_reg/Q
                         net (fo=1, routed)           0.087     1.595    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/prmry_in
    SLICE_X4Y105         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.397     1.584    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/m_axi_sg_aclk
    SLICE_X4Y105         FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.083ns (47.701%)  route 0.091ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.623ns, distribution 0.779ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.279     1.430    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X8Y94          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.513 r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/Q
                         net (fo=1, routed)           0.091     1.604    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/prmry_in
    SLICE_X8Y94          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.402     1.589    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_mm2s_aclk
    SLICE_X8Y94          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.086ns (48.588%)  route 0.091ns (51.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.572ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.623ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.277     1.428    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X4Y106         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.514 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.091     1.605    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[1]
    SLICE_X4Y106         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.397     1.584    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X4Y106         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.082ns (46.591%)  route 0.094ns (53.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.623ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.279     1.430    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_aclk
    SLICE_X8Y93          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.512 r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.094     1.606    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X8Y93          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.403     1.590    design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_s2mm_aclk
    SLICE_X8Y93          FDRE                                         r  design_4_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.085ns (59.028%)  route 0.059ns (40.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.572ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.623ns, distribution 0.815ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.312     1.463    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y136         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.548 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.059     1.607    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X6Y135         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.438     1.625    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/m_axi_sg_aclk
    SLICE_X6Y135         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.741%)  route 0.059ns (41.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.318ns (routing 0.572ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.432ns (routing 0.623ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.318     1.469    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y134         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.553 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.059     1.612    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/prmry_in
    SLICE_X6Y133         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.432     1.619    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/m_axi_sg_aclk
    SLICE_X6Y133         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.084ns (44.920%)  route 0.103ns (55.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.572ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.623ns, distribution 0.782ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.278     1.429    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X6Y106         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.513 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]/Q
                         net (fo=1, routed)           0.103     1.616    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[31]
    SLICE_X6Y112         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.405     1.592    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X6Y112         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.083ns (43.005%)  route 0.110ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.572ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.623ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.272     1.423    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X4Y109         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.506 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]/Q
                         net (fo=1, routed)           0.110     1.616    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[4]
    SLICE_X4Y113         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.401     1.588    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X4Y113         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.083ns (40.488%)  route 0.122ns (59.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.572ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.623ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.129     0.129    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.274     1.425    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X7Y105         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.508 r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/Q
                         net (fo=1, routed)           0.122     1.630    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[24]
    SLICE_X7Y111         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_4_i/zynq_ultra_ps_e_1/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.164     0.164    design_4_i/zynq_ultra_ps_e_1/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_4_i/zynq_ultra_ps_e_1/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5634, routed)        1.400     1.587    design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X7Y111         FDRE                                         r  design_4_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





