%Warning-WIDTHEXPAND: mult.v:55:25: Operator ADD expects 8 bits on the LHS, but LHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   55 |             g1 <= pp[1] + pp[4];                        
      |                         ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.018
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: mult.v:55:25: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   55 |             g1 <= pp[1] + pp[4];                        
      |                         ^
%Warning-WIDTHEXPAND: mult.v:56:25: Operator ADD expects 8 bits on the LHS, but LHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   56 |             g2 <= pp[2] + pp[5] + pp[8];                
      |                         ^
%Warning-WIDTHEXPAND: mult.v:56:25: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   56 |             g2 <= pp[2] + pp[5] + pp[8];                
      |                         ^
%Warning-WIDTHEXPAND: mult.v:56:33: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   56 |             g2 <= pp[2] + pp[5] + pp[8];                
      |                                 ^
%Warning-WIDTHEXPAND: mult.v:57:25: Operator ADD expects 8 bits on the LHS, but LHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   57 |             g3 <= pp[3] + pp[6] + pp[9] + pp[12];       
      |                         ^
%Warning-WIDTHEXPAND: mult.v:57:25: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   57 |             g3 <= pp[3] + pp[6] + pp[9] + pp[12];       
      |                         ^
%Warning-WIDTHEXPAND: mult.v:57:33: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   57 |             g3 <= pp[3] + pp[6] + pp[9] + pp[12];       
      |                                 ^
%Warning-WIDTHEXPAND: mult.v:57:41: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   57 |             g3 <= pp[3] + pp[6] + pp[9] + pp[12];       
      |                                         ^
%Warning-WIDTHEXPAND: mult.v:58:25: Operator ADD expects 8 bits on the LHS, but LHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   58 |             g4 <= pp[7] + pp[10] + pp[13];              
      |                         ^
%Warning-WIDTHEXPAND: mult.v:58:25: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   58 |             g4 <= pp[7] + pp[10] + pp[13];              
      |                         ^
%Warning-WIDTHEXPAND: mult.v:58:34: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   58 |             g4 <= pp[7] + pp[10] + pp[13];              
      |                                  ^
%Warning-WIDTHEXPAND: mult.v:59:26: Operator ADD expects 8 bits on the LHS, but LHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   59 |             g5 <= pp[11] + pp[14];                      
      |                          ^
%Warning-WIDTHEXPAND: mult.v:59:26: Operator ADD expects 8 bits on the RHS, but RHS's ARRAYSEL generates 4 bits.
                                  : ... note: In instance 'mult'
   59 |             g5 <= pp[11] + pp[14];                      
      |                          ^
%Warning-WIDTHEXPAND: mult.v:82:38: Operator SHIFTL expects 20 bits on the LHS, but LHS's REPLICATE generates 18 bits.
                                  : ... note: In instance 'mult'
   82 |                         ({10'd0, g5} << 10) |
      |                                      ^~
%Warning-WIDTHEXPAND: mult.v:83:42: Operator SHIFTL expects 20 bits on the LHS, but LHS's REPLICATE generates 12 bits.
                                  : ... note: In instance 'mult'
   83 |                         ({8'd0,  pp[15]} << 12);
      |                                          ^~
%Warning-UNUSEDSIGNAL: mult.v:88:16: Bits of signal are not used: 'final_sum'[19:16]
                                   : ... note: In instance 'mult'
   88 |     reg [19:0] final_sum;
      |                ^~~~~~~~~
