Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Nov 18 12:43:48 2016
| Host         : spikepig.dhcp.lbl.gov running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7k160t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   303 |
| Unused register locations in slices containing registers |   864 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2642 |          669 |
| No           | No                    | Yes                    |             195 |           70 |
| No           | Yes                   | No                     |            2374 |          758 |
| Yes          | No                    | No                     |            1682 |          429 |
| Yes          | No                    | Yes                    |             198 |           58 |
| Yes          | Yes                   | No                     |             581 |          189 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                     |                                                                                                 Enable Signal                                                                                                |                                                                                                 Set/Reset Signal                                                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                |                1 |              1 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                        | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                |                1 |              1 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                               |                1 |              1 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                             |                1 |              1 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                        | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                        | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                        | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                |                1 |              1 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                |                1 |              1 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | axi_interface/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/SS[0]                                                                                                                                            |                1 |              1 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                         | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                       | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                       | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                  |                1 |              1 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                |                                                                                                                                                                                                                  |                1 |              1 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/phy_rdy_n_int_i_2_n_0                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                             |                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                        |                1 |              1 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0               |                1 |              2 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | pcie_0/U0/inst/user_reset_out_i_1_n_0                                                                                                                                                                            |                2 |              2 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |                                                                                                                                                                                                              |                                                                                                                                                                                                                  |                1 |              2 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                       |                2 |              2 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0            |                1 |              2 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                                         |                1 |              2 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0               |                1 |              2 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0            |                1 |              3 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     |                                                                                                                                                                                                                  |                1 |              3 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                   |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg[1][0][0]                                                                                                       |                                                                                                                                                                                                                  |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | axi_interface/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_aw/fifo_index[3]_i_1__0_n_0                                                                                                                     | axi_interface/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/SS[0]                                                                                                                                            |                2 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | aresetn                                                                                                                                                                                                      |                                                                                                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                   |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | axi_interface/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/fifo_index[3]_i_1_n_0                                                                                                                        | axi_interface/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/SS[0]                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                     |                                                                                                                                                                                                                  |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/reset_n_reg1_reg                                                                                                                                                                         |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg[3][0][0]                                                                                                       |                                                                                                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                               | ila_axis_rx/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                     |                                                                                                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                               |                2 |              4 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                        | ila_cnt_wshb/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_2                                                                                                                         | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_1                                                                                                                         | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]_0                                                                                                                         | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/txeq_preset_reg[16]                                                                                                                           | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |                2 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                               | ila_axis_tx/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                |                2 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                          |                                                                                                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                   |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | axi_interface/inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_gnt_r[3]_i_1_n_0 |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg[0][0][0]                                                                                                       |                                                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                    |                2 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | axi_interface/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_b/fifo_index[3]_i_1__1_n_0                                                                                                                      | axi_interface/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_ar/SS[0]                                                                                                                                            |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/grid.S_AXI_RID_reg[3][0]                                                                                                                     | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                                                                            |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                 |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                    |                2 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                  |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                   |                1 |              4 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                   |                1 |              4 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                                                  | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                     |                2 |              5 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                                     | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                     |                3 |              5 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                                                  | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                     |                2 |              5 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | axi_interface/inst/u_axis_switch_v1_1_9_axis_switch_5x1/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/SR[0]                |                2 |              5 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                                                  | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                     |                2 |              5 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                                  |                2 |              5 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                     |                                                                                                                                                                                                                  |                1 |              5 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                          |                1 |              6 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | axi_interface/inst/u_axis_switch_v1_1_9_axis_switch_5x1/areset_r1                                                                                                                                                |                3 |              6 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                       |                2 |              6 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                          |                1 |              6 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[2][0]                                                                                                      | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                          |                1 |              6 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                      | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                     |                3 |              6 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                  | ila_axis_tx/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                     | ila_axis_tx/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                          |                4 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                          |                1 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                             |                4 |              7 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                        |                2 |              7 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pl_ltssm_state_q_reg[0]                                                                                                                       |                3 |              7 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                 | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                       |                2 |              7 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                    | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                       |                2 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                          |                3 |              7 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                  | ila_axis_rx/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                     | ila_axis_rx/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                        |                2 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                         |                1 |              7 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r_reg[1][0]                                                                                     | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                                                                            |                2 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                         |                2 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                          |                1 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                             |                3 |              7 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | axi_interface/inst/u_axi_infrastructure_v1_1_0_axic_srl_fifo_b/push                                                                                                                                          |                                                                                                                                                                                                                  |                1 |              7 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                           |                3 |              8 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr_reg[0][0]                                                                                                            | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                                                                            |                6 |              8 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                |                3 |              8 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                       |                2 |              8 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                       |                2 |              8 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.incr_en_r_reg[0]                                                                                             | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                                                                            |                2 |              8 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                           |                5 |              8 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                           |                3 |              8 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                       |                1 |              8 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_rx/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                  |                3 |             10 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                |                                                                                                                                                                                                                  |                3 |             10 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_tx/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                  |                3 |             10 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                3 |             10 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                    | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                     |                2 |             10 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                        |                2 |             10 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_tx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                    | ila_axis_tx/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                3 |             10 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                    | ila_axis_rx/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                2 |             10 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                  |                3 |             10 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                   | ila_cnt_wshb/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |                3 |             10 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                 |                                                                                                                                                                                                                  |                4 |             10 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                   | ila_cnt_wshb/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                    |                2 |             10 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                            |                3 |             10 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                            |                3 |             10 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | pcie_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[14]_i_2_n_0                                                                                                         | pcie_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1[14]_i_1_n_0                                                                                                             |                4 |             10 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                 |                                                                                                                                                                                                                  |                3 |             10 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                    | ila_axis_rx/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                     |                2 |             10 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                3 |             10 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                             |                5 |             11 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              |                                                                                                                                                                                                                  |                6 |             11 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                             |                8 |             11 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gic0.gc0.count_d1_reg[3][0]                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                |                3 |             12 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                   |                3 |             12 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                         | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                                                                            |               11 |             13 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                            |                8 |             14 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                   |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                   |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                          |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                     |                                                                                                                                                                                                                  |                6 |             16 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               |                                                                                                                                                                                                                  |                7 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                  |                8 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                   |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                   |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                    |                                                                                                                                                                                                                  |                5 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                           |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                  |                5 |             16 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                       |                3 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                               |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                   |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                    |                                                                                                                                                                                                                  |                5 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                                  |                6 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                    |                                                                                                                                                                                                                  |                6 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                    |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                                  |                5 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                    |                                                                                                                                                                                                                  |                5 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                    |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                                                  |                2 |             16 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                               |                                                                                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_1[0]                                                                                                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                    |                3 |             16 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                    |                3 |             16 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                       |                5 |             16 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                            |                6 |             16 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                6 |             16 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                6 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                   |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                   |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                   |                                                                                                                                                                                                                  |                2 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                   |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                   |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                  |                                                                                                                                                                                                                  |                5 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                  |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                   |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                              |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                  |                5 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                           |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                    |                                                                                                                                                                                                                  |                5 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                   |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                                                  |                3 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                   |                                                                                                                                                                                                                  |                2 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                    |                                                                                                                                                                                                                  |                4 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                    |                                                                                                                                                                                                                  |                5 |             16 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                    |                                                                                                                                                                                                                  |                3 |             16 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                                                                            |                7 |             17 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |                5 |             17 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                     | mem_0/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/AR[0]                                                                                                                                            |                7 |             17 |
|  dbg_hub/inst/idrck                                                                   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                   |                3 |             17 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |                5 |             17 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |                3 |             18 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |                3 |             18 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                |                5 |             18 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                           | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |                9 |             19 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                           | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |                8 |             19 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                           | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |                9 |             19 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                           | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |                9 |             19 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                          | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                                       |                6 |             22 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                          | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                                       |                6 |             22 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                          | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                                       |                6 |             22 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                          | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                                       |                6 |             22 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                  |                3 |             24 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gic0.gc0.count_d1_reg[3][0]                                                                                                                          |                                                                                                                                                                                                                  |                3 |             24 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                6 |             25 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             25 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                5 |             25 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                7 |             25 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                4 |             25 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                5 |             25 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             25 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                7 |             25 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             25 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                          |                                                                                                                                                                                                                  |                5 |             25 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             25 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             25 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             25 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |               10 |             25 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             25 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                7 |             25 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             25 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                          |                                                                                                                                                                                                                  |                5 |             25 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             25 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                7 |             25 |
|  clk200_BUFG                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |                7 |             28 |
|  dbg_hub/inst/idrck                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |                4 |             28 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              |                                                                                                                                                                                                                  |               12 |             32 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                |                                                                                                                                                                                                                  |                9 |             33 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                6 |             33 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                 |                                                                                                                                                                                                                  |               11 |             33 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                9 |             33 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                6 |             33 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                6 |             33 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                 |                                                                                                                                                                                                                  |               12 |             33 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                6 |             33 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                  |               13 |             35 |
|  design_1_0/util_ds_buf_0/U0/IBUF_OUT[0]                                              |                                                                                                                                                                                                              | rst_i                                                                                                                                                                                                            |               10 |             36 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                               |                                                                                                                                                                                                              |                                                                                                                                                                                                                  |               16 |             36 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |               10 |             41 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |                8 |             41 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               17 |             44 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               18 |             44 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             49 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                8 |             49 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |                9 |             49 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                  |               10 |             49 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                              |               17 |             50 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | pcie_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0[63]_i_1_n_0                                                                                                         | pcie_0/U0/inst/user_reset_out                                                                                                                                                                                    |               25 |             68 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                                                                 |               19 |             72 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  | pcie_0/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/E[0]                                                                                                                                      | pcie_0/U0/inst/user_reset_out                                                                                                                                                                                    |               19 |             78 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |               12 |             81 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                  |               16 |             81 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | pcie_0/U0/inst/user_reset_out                                                                                                                                                                                    |               37 |             89 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                             |               21 |             91 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                             |               24 |             91 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                                                                             |               25 |             97 |
|  clk200_BUFG                                                                          | ila_axis_rx/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                     |                                                                                                                                                                                                                  |               29 |             99 |
|  clk200_BUFG                                                                          | ila_axis_tx/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                     |                                                                                                                                                                                                                  |               30 |             99 |
|  clk200_BUFG                                                                          | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                    |                                                                                                                                                                                                                  |               27 |             99 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              | ila_cnt_wshb/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                            |               30 |            138 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/Q                                                                                                                                                                                        |               81 |            310 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_rst_reg2_reg |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                     |              123 |            346 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK               |                                                                                                                                                                                                              | pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                         |              203 |            569 |
|  pcie_0/U0/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK1_OUT  |                                                                                                                                                                                                              |                                                                                                                                                                                                                  |              153 |            843 |
|  clk200_BUFG                                                                          |                                                                                                                                                                                                              |                                                                                                                                                                                                                  |              556 |           2187 |
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


