#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561514453840 .scope module, "MUX_2x1_32" "MUX_2x1_32" 2 247;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "result"
o0x7f07d477e018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561514480510_0 .net "input1", 31 0, o0x7f07d477e018;  0 drivers
o0x7f07d477e048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5615144333a0_0 .net "input2", 31 0, o0x7f07d477e048;  0 drivers
v0x561514489cd0_0 .var "result", 31 0;
o0x7f07d477e0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561514489d90_0 .net "select", 0 0, o0x7f07d477e0a8;  0 drivers
E_0x5615143af410 .event edge, v0x561514489d90_0, v0x5615144333a0_0, v0x561514480510_0;
S_0x561514473030 .scope module, "cpu_tb" "cpu_tb" 2 341;
 .timescale 0 0;
v0x5615144b9310_0 .var "CLK", 0 0;
v0x5615144b93d0_0 .var "INSTRUCTION", 31 0;
v0x5615144b9490_0 .net "PC", 31 0, v0x5615144b5270_0;  1 drivers
v0x5615144b9580_0 .var "RESET", 0 0;
v0x5615144b9620 .array "instr_mem", 0 1023, 7 0;
S_0x561514489ed0 .scope module, "mycpu" "cpu" 2 397, 2 275 0, S_0x561514473030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
v0x5615144b7af0_0 .net "ALUIN1", 7 0, v0x5615144b42a0_0;  1 drivers
v0x5615144b7bb0_0 .net "ALUOP", 2 0, v0x5615144b3710_0;  1 drivers
v0x5615144b7c70_0 .net "ALUOUT", 7 0, v0x56151448bda0_0;  1 drivers
v0x5615144b7d10_0 .net "BNE", 0 0, L_0x5615144cfe50;  1 drivers
v0x5615144b7e00_0 .net "CLK", 0 0, v0x5615144b9310_0;  1 drivers
v0x5615144b7f40_0 .net "EXTENDED", 31 0, v0x5615144b7420_0;  1 drivers
v0x5615144b8050_0 .net "IMMEDIATE", 0 0, v0x5615144b3820_0;  1 drivers
v0x5615144b8140_0 .var "IMMEDIATEVal", 7 0;
v0x5615144b8200_0 .net "INSTRUCTION", 31 0, v0x5615144b93d0_0;  1 drivers
v0x5615144b8350_0 .var "OFFSET", 7 0;
v0x5615144b8410_0 .var "OPCODE", 7 0;
v0x5615144b84b0_0 .net "PC", 31 0, v0x5615144b5270_0;  alias, 1 drivers
v0x5615144b8550_0 .net "PC_SELECTOR", 1 0, v0x5615144b39a0_0;  1 drivers
v0x5615144b85f0_0 .var "READREG1", 2 0;
v0x5615144b86b0_0 .var "READREG2", 2 0;
v0x5615144b8780_0 .net "REGOUT1", 7 0, v0x5615144b6130_0;  1 drivers
v0x5615144b8930_0 .net "REGOUT2", 7 0, v0x5615144b6320_0;  1 drivers
v0x5615144b8b00_0 .net "RESET", 0 0, v0x5615144b9580_0;  1 drivers
v0x5615144b8ba0_0 .net "SHIFTED", 31 0, L_0x5615144b97b0;  1 drivers
v0x5615144b8cb0_0 .net "SIGN", 0 0, v0x5615144b3a60_0;  1 drivers
v0x5615144b8da0_0 .net "ShiftSignal", 0 0, v0x5615144b3b70_0;  1 drivers
v0x5615144b8e40_0 .net "ToMUX2", 7 0, v0x5615144b4930_0;  1 drivers
v0x5615144b8f50_0 .net "WRITEENABLE", 0 0, v0x5615144b3c60_0;  1 drivers
v0x5615144b9040_0 .var "WRITEREG", 2 0;
v0x5615144b9100_0 .net "ZERO", 0 0, v0x5615144b2370_0;  1 drivers
v0x5615144b91a0_0 .net "negative", 7 0, v0x5615144b7890_0;  1 drivers
E_0x5615143a8030 .event edge, v0x5615144b8200_0;
S_0x56151448a0b0 .scope module, "ALU1" "ALU" 2 332, 3 74 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
    .port_info 5 /INPUT 1 "SHIFTsignal"
v0x5615144b1fa0_0 .net "DATA1", 7 0, v0x5615144b6130_0;  alias, 1 drivers
v0x5615144b2080_0 .net "DATA2", 7 0, v0x5615144b42a0_0;  alias, 1 drivers
v0x5615144b2140_0 .net "RESULT", 7 0, v0x56151448bda0_0;  alias, 1 drivers
v0x5615144b21e0_0 .net "SELECT", 2 0, v0x5615144b3710_0;  alias, 1 drivers
v0x5615144b2280_0 .net "SHIFTsignal", 0 0, v0x5615144b3b70_0;  alias, 1 drivers
v0x5615144b2370_0 .var "ZERO", 0 0;
v0x5615144b2410_0 .net "temp0", 7 0, L_0x5615144b9910;  1 drivers
v0x5615144b2500_0 .net "temp1", 7 0, L_0x5615144b9c80;  1 drivers
v0x5615144b2610_0 .net "temp2", 7 0, L_0x5615144b9d20;  1 drivers
v0x5615144b2760_0 .net "temp3", 7 0, L_0x5615144b9f30;  1 drivers
v0x5615144b2870_0 .net "temp4", 7 0, v0x5615144b1be0_0;  1 drivers
o0x7f07d477e468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5615144b2980_0 .net "temp5", 7 0, o0x7f07d477e468;  0 drivers
o0x7f07d477e498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5615144b2a40_0 .net "temp6", 7 0, o0x7f07d477e498;  0 drivers
o0x7f07d477e4c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5615144b2ae0_0 .net "temp7", 7 0, o0x7f07d477e4c8;  0 drivers
E_0x5615143a83b0 .event edge, v0x56151448a7d0_0, v0x56151448bcc0_0, v0x56151448a6f0_0, v0x56151448a5f0_0;
S_0x56151448a390 .scope module, "ADD1" "ADD" 3 84, 3 16 0, S_0x56151448a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1"
    .port_info 1 /INPUT 8 "data2"
    .port_info 2 /OUTPUT 8 "result"
v0x56151448a5f0_0 .net "data1", 7 0, v0x5615144b6130_0;  alias, 1 drivers
v0x56151448a6f0_0 .net "data2", 7 0, v0x5615144b42a0_0;  alias, 1 drivers
v0x56151448a7d0_0 .net/s "result", 7 0, L_0x5615144b9c80;  alias, 1 drivers
L_0x5615144b9c80 .delay 8 (2,2,2) L_0x5615144b9c80/d;
L_0x5615144b9c80/d .arith/sum 8, v0x5615144b6130_0, v0x5615144b42a0_0;
S_0x56151448a910 .scope module, "AND1" "AND" 3 85, 3 24 0, S_0x56151448a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1"
    .port_info 1 /INPUT 8 "data2"
    .port_info 2 /OUTPUT 8 "result"
L_0x5615144b9d20/d .functor AND 8, v0x5615144b6130_0, v0x5615144b42a0_0, C4<11111111>, C4<11111111>;
L_0x5615144b9d20 .delay 8 (1,1,1) L_0x5615144b9d20/d;
v0x56151448ab30_0 .net "data1", 7 0, v0x5615144b6130_0;  alias, 1 drivers
v0x56151448ac10_0 .net "data2", 7 0, v0x5615144b42a0_0;  alias, 1 drivers
v0x56151448ace0_0 .net "result", 7 0, L_0x5615144b9d20;  alias, 1 drivers
S_0x56151448ae30 .scope module, "FORWARD1" "FORWARD" 3 83, 3 8 0, S_0x56151448a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "result"
L_0x5615144b9910/d .functor BUFZ 8, v0x5615144b42a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5615144b9910 .delay 8 (1,1,1) L_0x5615144b9910/d;
v0x56151448b030_0 .net "data", 7 0, v0x5615144b42a0_0;  alias, 1 drivers
v0x56151448b140_0 .net "result", 7 0, L_0x5615144b9910;  alias, 1 drivers
S_0x56151448b280 .scope module, "Mux" "Mux_8x1" 3 89, 3 42 0, S_0x56151448a0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "D0"
    .port_info 2 /INPUT 8 "D1"
    .port_info 3 /INPUT 8 "D2"
    .port_info 4 /INPUT 8 "D3"
    .port_info 5 /INPUT 8 "D4"
    .port_info 6 /INPUT 8 "D5"
    .port_info 7 /INPUT 8 "D6"
    .port_info 8 /INPUT 8 "D7"
    .port_info 9 /INPUT 3 "Select"
v0x56151448b5a0_0 .net "D0", 7 0, L_0x5615144b9910;  alias, 1 drivers
v0x56151448b680_0 .net "D1", 7 0, L_0x5615144b9c80;  alias, 1 drivers
v0x56151448b750_0 .net "D2", 7 0, L_0x5615144b9d20;  alias, 1 drivers
v0x56151448b850_0 .net "D3", 7 0, L_0x5615144b9f30;  alias, 1 drivers
v0x56151448b8f0_0 .net "D4", 7 0, v0x5615144b1be0_0;  alias, 1 drivers
v0x56151448ba20_0 .net "D5", 7 0, o0x7f07d477e468;  alias, 0 drivers
v0x56151448bb00_0 .net "D6", 7 0, o0x7f07d477e498;  alias, 0 drivers
v0x56151448bbe0_0 .net "D7", 7 0, o0x7f07d477e4c8;  alias, 0 drivers
v0x56151448bcc0_0 .net "Select", 2 0, v0x5615144b3710_0;  alias, 1 drivers
v0x56151448bda0_0 .var "out", 7 0;
E_0x561514482c00/0 .event edge, v0x56151448bcc0_0, v0x56151448bbe0_0, v0x56151448bb00_0, v0x56151448ba20_0;
E_0x561514482c00/1 .event edge, v0x56151448b8f0_0, v0x56151448b850_0, v0x56151448ace0_0, v0x56151448a7d0_0;
E_0x561514482c00/2 .event edge, v0x56151448b140_0;
E_0x561514482c00 .event/or E_0x561514482c00/0, E_0x561514482c00/1, E_0x561514482c00/2;
S_0x56151448bfc0 .scope module, "OR1" "OR" 3 86, 3 32 0, S_0x56151448a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1"
    .port_info 1 /INPUT 8 "data2"
    .port_info 2 /OUTPUT 8 "result"
L_0x5615144b9f30/d .functor OR 8, v0x5615144b6130_0, v0x5615144b42a0_0, C4<00000000>, C4<00000000>;
L_0x5615144b9f30 .delay 8 (1,1,1) L_0x5615144b9f30/d;
v0x56151448c200_0 .net "data1", 7 0, v0x5615144b6130_0;  alias, 1 drivers
v0x56151448c330_0 .net "data2", 7 0, v0x5615144b42a0_0;  alias, 1 drivers
v0x56151448c3f0_0 .net "result", 7 0, L_0x5615144b9f30;  alias, 1 drivers
S_0x56151448c4f0 .scope module, "logicalShifter" "logicalShift" 3 87, 4 124 0, S_0x56151448a0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "IN"
    .port_info 2 /INPUT 8 "shiftVal"
    .port_info 3 /INPUT 1 "shiftSignal"
v0x5615144b1b20_0 .net "IN", 7 0, v0x5615144b6130_0;  alias, 1 drivers
v0x5615144b1be0_0 .var "OUT", 7 0;
v0x5615144b1ca0_0 .net "shiftSignal", 0 0, v0x5615144b3b70_0;  alias, 1 drivers
v0x5615144b1d40_0 .net "shiftVal", 7 0, v0x5615144b42a0_0;  alias, 1 drivers
v0x5615144b1de0_0 .net "temp1", 7 0, L_0x5615144c48e0;  1 drivers
v0x5615144b1ea0_0 .net "temp2", 7 0, L_0x5615144cf860;  1 drivers
E_0x56151448c6c0 .event edge, v0x5615144b1ca0_0, v0x56151448a6f0_0, v0x56151448a5f0_0;
L_0x5615144c4e30 .part v0x5615144b42a0_0, 0, 4;
L_0x5615144cfdb0 .part v0x5615144b42a0_0, 0, 4;
S_0x56151448c720 .scope module, "LS1" "leftShifter" 4 132, 4 19 0, S_0x56151448c4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "IN"
    .port_info 2 /INPUT 4 "SHIFT"
v0x56151449da00_0 .net "IN", 7 0, v0x5615144b6130_0;  alias, 1 drivers
v0x56151449dae0_0 .net "OUT", 7 0, L_0x5615144c48e0;  alias, 1 drivers
v0x56151449dbc0_0 .net "SHIFT", 3 0, L_0x5615144c4e30;  1 drivers
v0x56151449dc80_0 .net "a0", 0 0, L_0x5615144bcc80;  1 drivers
v0x56151449dd20_0 .net "a1", 0 0, L_0x5615144bc710;  1 drivers
v0x56151449de10_0 .net "a2", 0 0, L_0x5615144bbff0;  1 drivers
v0x56151449deb0_0 .net "a3", 0 0, L_0x5615144bb9f0;  1 drivers
v0x56151449df50_0 .net "a4", 0 0, L_0x5615144bb460;  1 drivers
v0x56151449dff0_0 .net "a5", 0 0, L_0x5615144baeb0;  1 drivers
v0x56151449e090_0 .net "a6", 0 0, L_0x5615144ba840;  1 drivers
v0x56151449e130_0 .net "a7", 0 0, L_0x5615144ba290;  1 drivers
v0x56151449e220_0 .net "b0", 0 0, L_0x5615144bf1e0;  1 drivers
v0x56151449e2c0_0 .net "b1", 0 0, L_0x5615144bec80;  1 drivers
v0x56151449e360_0 .net "b2", 0 0, L_0x5615144be870;  1 drivers
v0x56151449e400_0 .net "b3", 0 0, L_0x5615144be370;  1 drivers
v0x56151449e4a0_0 .net "b4", 0 0, L_0x5615144bdfa0;  1 drivers
v0x56151449e590_0 .net "b5", 0 0, L_0x5615144bdaf0;  1 drivers
v0x56151449e680_0 .net "b6", 0 0, L_0x5615144bd720;  1 drivers
v0x56151449e770_0 .net "b7", 0 0, L_0x5615144bd240;  1 drivers
v0x56151449e860_0 .net "c0", 0 0, L_0x5615144c18d0;  1 drivers
v0x56151449e950_0 .net "c1", 0 0, L_0x5615144c1370;  1 drivers
v0x56151449ea40_0 .net "c2", 0 0, L_0x5615144c0f80;  1 drivers
v0x56151449eb30_0 .net "c3", 0 0, L_0x5615144c0ac0;  1 drivers
v0x56151449ec20_0 .net "c4", 0 0, L_0x5615144c06f0;  1 drivers
v0x56151449ed10_0 .net "c5", 0 0, L_0x5615144c01c0;  1 drivers
v0x56151449ee00_0 .net "c6", 0 0, L_0x5615144bfdb0;  1 drivers
v0x56151449eef0_0 .net "c7", 0 0, L_0x5615144bf890;  1 drivers
L_0x5615144ba3d0 .part v0x5615144b6130_0, 7, 1;
L_0x5615144ba4c0 .part v0x5615144b6130_0, 6, 1;
L_0x5615144ba5b0 .part L_0x5615144c4e30, 0, 1;
L_0x5615144ba980 .part v0x5615144b6130_0, 6, 1;
L_0x5615144baaa0 .part v0x5615144b6130_0, 5, 1;
L_0x5615144bab90 .part L_0x5615144c4e30, 0, 1;
L_0x5615144bafa0 .part v0x5615144b6130_0, 5, 1;
L_0x5615144bb090 .part v0x5615144b6130_0, 4, 1;
L_0x5615144bb1d0 .part L_0x5615144c4e30, 0, 1;
L_0x5615144bb550 .part v0x5615144b6130_0, 4, 1;
L_0x5615144bb6a0 .part v0x5615144b6130_0, 3, 1;
L_0x5615144bb740 .part L_0x5615144c4e30, 0, 1;
L_0x5615144bbb70 .part v0x5615144b6130_0, 3, 1;
L_0x5615144bbc60 .part v0x5615144b6130_0, 2, 1;
L_0x5615144bbdd0 .part L_0x5615144c4e30, 0, 1;
L_0x5615144bc170 .part v0x5615144b6130_0, 2, 1;
L_0x5615144bc2f0 .part v0x5615144b6130_0, 1, 1;
L_0x5615144bc3e0 .part L_0x5615144c4e30, 0, 1;
L_0x5615144bc800 .part v0x5615144b6130_0, 1, 1;
L_0x5615144bc8f0 .part v0x5615144b6130_0, 0, 1;
L_0x5615144bc480 .part L_0x5615144c4e30, 0, 1;
L_0x5615144bce00 .part v0x5615144b6130_0, 0, 1;
L_0x5615144bd000 .part L_0x5615144c4e30, 0, 1;
L_0x5615144bd380 .part L_0x5615144c4e30, 1, 1;
L_0x5615144bd860 .part L_0x5615144c4e30, 1, 1;
L_0x5615144bdc30 .part L_0x5615144c4e30, 1, 1;
L_0x5615144be0e0 .part L_0x5615144c4e30, 1, 1;
L_0x5615144be4f0 .part L_0x5615144c4e30, 1, 1;
L_0x5615144be9f0 .part L_0x5615144c4e30, 1, 1;
L_0x5615144bee50 .part L_0x5615144c4e30, 1, 1;
L_0x5615144bf3b0 .part L_0x5615144c4e30, 1, 1;
L_0x5615144bf9d0 .part L_0x5615144c4e30, 2, 1;
L_0x5615144bfef0 .part L_0x5615144c4e30, 2, 1;
L_0x5615144c0300 .part L_0x5615144c4e30, 2, 1;
L_0x5615144c0830 .part L_0x5615144c4e30, 2, 1;
L_0x5615144c0ca0 .part L_0x5615144c4e30, 2, 1;
L_0x5615144c10e0 .part L_0x5615144c4e30, 2, 1;
L_0x5615144c1500 .part L_0x5615144c4e30, 2, 1;
L_0x5615144c1a60 .part L_0x5615144c4e30, 2, 1;
L_0x5615144c1f50 .part L_0x5615144c4e30, 3, 1;
L_0x5615144c24b0 .part L_0x5615144c4e30, 3, 1;
L_0x5615144c2910 .part L_0x5615144c4e30, 3, 1;
L_0x5615144c2f00 .part L_0x5615144c4e30, 3, 1;
L_0x5615144c3390 .part L_0x5615144c4e30, 3, 1;
L_0x5615144c3990 .part L_0x5615144c4e30, 3, 1;
L_0x5615144c3e20 .part L_0x5615144c4e30, 3, 1;
L_0x5615144c4430 .part L_0x5615144c4e30, 3, 1;
LS_0x5615144c48e0_0_0 .concat8 [ 1 1 1 1], L_0x5615144c4270, L_0x5615144c3c60, L_0x5615144c37d0, L_0x5615144c31d0;
LS_0x5615144c48e0_0_4 .concat8 [ 1 1 1 1], L_0x5615144c2d40, L_0x5615144c2780, L_0x5615144c2320, L_0x5615144c1d30;
L_0x5615144c48e0 .concat8 [ 4 4 0 0], LS_0x5615144c48e0_0_0, LS_0x5615144c48e0_0_4;
S_0x56151448c980 .scope module, "A0" "LSU" 4 36, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bca90 .functor AND 1, L_0x5615144bcb00, L_0x5615144bce00, C4<1>, C4<1>;
L_0x5615144bcb00 .functor NOT 1, L_0x5615144bd000, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144bcbc0 .functor AND 1, L_0x5615144bd000, L_0x7f07d4735060, C4<1>, C4<1>;
L_0x5615144bcc80 .functor OR 1, L_0x5615144bca90, L_0x5615144bcbc0, C4<0>, C4<0>;
v0x56151448cba0_0 .net "IN0", 0 0, L_0x5615144bce00;  1 drivers
v0x56151448cc80_0 .net "IN1", 0 0, L_0x7f07d4735060;  1 drivers
v0x56151448cd40_0 .net "OUT", 0 0, L_0x5615144bcc80;  alias, 1 drivers
v0x56151448ce10_0 .net "S", 0 0, L_0x5615144bd000;  1 drivers
v0x56151448ced0_0 .net *"_s0", 0 0, L_0x5615144bcb00;  1 drivers
v0x56151448d000_0 .net "and1", 0 0, L_0x5615144bca90;  1 drivers
v0x56151448d0c0_0 .net "and2", 0 0, L_0x5615144bcbc0;  1 drivers
S_0x56151448d200 .scope module, "A1" "LSU" 4 35, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bc520 .functor AND 1, L_0x5615144bc590, L_0x5615144bc800, C4<1>, C4<1>;
L_0x5615144bc590 .functor NOT 1, L_0x5615144bc480, C4<0>, C4<0>, C4<0>;
L_0x5615144bc650 .functor AND 1, L_0x5615144bc480, L_0x5615144bc8f0, C4<1>, C4<1>;
L_0x5615144bc710 .functor OR 1, L_0x5615144bc520, L_0x5615144bc650, C4<0>, C4<0>;
v0x56151448d3f0_0 .net "IN0", 0 0, L_0x5615144bc800;  1 drivers
v0x56151448d4b0_0 .net "IN1", 0 0, L_0x5615144bc8f0;  1 drivers
v0x56151448d570_0 .net "OUT", 0 0, L_0x5615144bc710;  alias, 1 drivers
v0x56151448d640_0 .net "S", 0 0, L_0x5615144bc480;  1 drivers
v0x56151448d700_0 .net *"_s0", 0 0, L_0x5615144bc590;  1 drivers
v0x56151448d830_0 .net "and1", 0 0, L_0x5615144bc520;  1 drivers
v0x56151448d8f0_0 .net "and2", 0 0, L_0x5615144bc650;  1 drivers
S_0x56151448da30 .scope module, "A2" "LSU" 4 34, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bb7e0 .functor AND 1, L_0x5615144bbe70, L_0x5615144bc170, C4<1>, C4<1>;
L_0x5615144bbe70 .functor NOT 1, L_0x5615144bc3e0, C4<0>, C4<0>, C4<0>;
L_0x5615144bbf30 .functor AND 1, L_0x5615144bc3e0, L_0x5615144bc2f0, C4<1>, C4<1>;
L_0x5615144bbff0 .functor OR 1, L_0x5615144bb7e0, L_0x5615144bbf30, C4<0>, C4<0>;
v0x56151448dc30_0 .net "IN0", 0 0, L_0x5615144bc170;  1 drivers
v0x56151448dcf0_0 .net "IN1", 0 0, L_0x5615144bc2f0;  1 drivers
v0x56151448ddb0_0 .net "OUT", 0 0, L_0x5615144bbff0;  alias, 1 drivers
v0x56151448de80_0 .net "S", 0 0, L_0x5615144bc3e0;  1 drivers
v0x56151448df40_0 .net *"_s0", 0 0, L_0x5615144bbe70;  1 drivers
v0x56151448e070_0 .net "and1", 0 0, L_0x5615144bb7e0;  1 drivers
v0x56151448e130_0 .net "and2", 0 0, L_0x5615144bbf30;  1 drivers
S_0x56151448e270 .scope module, "A3" "LSU" 4 33, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bb850 .functor AND 1, L_0x5615144bb8c0, L_0x5615144bbb70, C4<1>, C4<1>;
L_0x5615144bb8c0 .functor NOT 1, L_0x5615144bbdd0, C4<0>, C4<0>, C4<0>;
L_0x5615144bb930 .functor AND 1, L_0x5615144bbdd0, L_0x5615144bbc60, C4<1>, C4<1>;
L_0x5615144bb9f0 .functor OR 1, L_0x5615144bb850, L_0x5615144bb930, C4<0>, C4<0>;
v0x56151448e440_0 .net "IN0", 0 0, L_0x5615144bbb70;  1 drivers
v0x56151448e520_0 .net "IN1", 0 0, L_0x5615144bbc60;  1 drivers
v0x56151448e5e0_0 .net "OUT", 0 0, L_0x5615144bb9f0;  alias, 1 drivers
v0x56151448e6b0_0 .net "S", 0 0, L_0x5615144bbdd0;  1 drivers
v0x56151448e770_0 .net *"_s0", 0 0, L_0x5615144bb8c0;  1 drivers
v0x56151448e8a0_0 .net "and1", 0 0, L_0x5615144bb850;  1 drivers
v0x56151448e960_0 .net "and2", 0 0, L_0x5615144bb930;  1 drivers
S_0x56151448eaa0 .scope module, "A4" "LSU" 4 32, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bb270 .functor AND 1, L_0x5615144bb2e0, L_0x5615144bb550, C4<1>, C4<1>;
L_0x5615144bb2e0 .functor NOT 1, L_0x5615144bb740, C4<0>, C4<0>, C4<0>;
L_0x5615144bb3a0 .functor AND 1, L_0x5615144bb740, L_0x5615144bb6a0, C4<1>, C4<1>;
L_0x5615144bb460 .functor OR 1, L_0x5615144bb270, L_0x5615144bb3a0, C4<0>, C4<0>;
v0x56151448ecc0_0 .net "IN0", 0 0, L_0x5615144bb550;  1 drivers
v0x56151448eda0_0 .net "IN1", 0 0, L_0x5615144bb6a0;  1 drivers
v0x56151448ee60_0 .net "OUT", 0 0, L_0x5615144bb460;  alias, 1 drivers
v0x56151448ef00_0 .net "S", 0 0, L_0x5615144bb740;  1 drivers
v0x56151448efc0_0 .net *"_s0", 0 0, L_0x5615144bb2e0;  1 drivers
v0x56151448f0f0_0 .net "and1", 0 0, L_0x5615144bb270;  1 drivers
v0x56151448f1b0_0 .net "and2", 0 0, L_0x5615144bb3a0;  1 drivers
S_0x56151448f2f0 .scope module, "A5" "LSU" 4 31, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bacc0 .functor AND 1, L_0x5615144bad30, L_0x5615144bafa0, C4<1>, C4<1>;
L_0x5615144bad30 .functor NOT 1, L_0x5615144bb1d0, C4<0>, C4<0>, C4<0>;
L_0x5615144badf0 .functor AND 1, L_0x5615144bb1d0, L_0x5615144bb090, C4<1>, C4<1>;
L_0x5615144baeb0 .functor OR 1, L_0x5615144bacc0, L_0x5615144badf0, C4<0>, C4<0>;
v0x56151448f530_0 .net "IN0", 0 0, L_0x5615144bafa0;  1 drivers
v0x56151448f610_0 .net "IN1", 0 0, L_0x5615144bb090;  1 drivers
v0x56151448f6d0_0 .net "OUT", 0 0, L_0x5615144baeb0;  alias, 1 drivers
v0x56151448f7a0_0 .net "S", 0 0, L_0x5615144bb1d0;  1 drivers
v0x56151448f860_0 .net *"_s0", 0 0, L_0x5615144bad30;  1 drivers
v0x56151448f990_0 .net "and1", 0 0, L_0x5615144bacc0;  1 drivers
v0x56151448fa50_0 .net "and2", 0 0, L_0x5615144badf0;  1 drivers
S_0x56151448fb90 .scope module, "A6" "LSU" 4 30, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144ba650 .functor AND 1, L_0x5615144ba6c0, L_0x5615144ba980, C4<1>, C4<1>;
L_0x5615144ba6c0 .functor NOT 1, L_0x5615144bab90, C4<0>, C4<0>, C4<0>;
L_0x5615144ba780 .functor AND 1, L_0x5615144bab90, L_0x5615144baaa0, C4<1>, C4<1>;
L_0x5615144ba840 .functor OR 1, L_0x5615144ba650, L_0x5615144ba780, C4<0>, C4<0>;
v0x56151448fdd0_0 .net "IN0", 0 0, L_0x5615144ba980;  1 drivers
v0x56151448feb0_0 .net "IN1", 0 0, L_0x5615144baaa0;  1 drivers
v0x56151448ff70_0 .net "OUT", 0 0, L_0x5615144ba840;  alias, 1 drivers
v0x561514490040_0 .net "S", 0 0, L_0x5615144bab90;  1 drivers
v0x561514490100_0 .net *"_s0", 0 0, L_0x5615144ba6c0;  1 drivers
v0x561514490230_0 .net "and1", 0 0, L_0x5615144ba650;  1 drivers
v0x5615144902f0_0 .net "and2", 0 0, L_0x5615144ba780;  1 drivers
S_0x561514490430 .scope module, "A7" "LSU" 4 29, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144ba080 .functor AND 1, L_0x5615144ba110, L_0x5615144ba3d0, C4<1>, C4<1>;
L_0x5615144ba110 .functor NOT 1, L_0x5615144ba5b0, C4<0>, C4<0>, C4<0>;
L_0x5615144ba1d0 .functor AND 1, L_0x5615144ba5b0, L_0x5615144ba4c0, C4<1>, C4<1>;
L_0x5615144ba290 .functor OR 1, L_0x5615144ba080, L_0x5615144ba1d0, C4<0>, C4<0>;
v0x561514490670_0 .net "IN0", 0 0, L_0x5615144ba3d0;  1 drivers
v0x561514490750_0 .net "IN1", 0 0, L_0x5615144ba4c0;  1 drivers
v0x561514490810_0 .net "OUT", 0 0, L_0x5615144ba290;  alias, 1 drivers
v0x5615144908e0_0 .net "S", 0 0, L_0x5615144ba5b0;  1 drivers
v0x5615144909a0_0 .net *"_s0", 0 0, L_0x5615144ba110;  1 drivers
v0x561514490ad0_0 .net "and1", 0 0, L_0x5615144ba080;  1 drivers
v0x561514490b90_0 .net "and2", 0 0, L_0x5615144ba1d0;  1 drivers
S_0x561514490cd0 .scope module, "B0" "LSU" 4 46, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144beff0 .functor AND 1, L_0x5615144bf060, L_0x5615144bcc80, C4<1>, C4<1>;
L_0x5615144bf060 .functor NOT 1, L_0x5615144bf3b0, C4<0>, C4<0>, C4<0>;
L_0x7f07d47350f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144bf120 .functor AND 1, L_0x5615144bf3b0, L_0x7f07d47350f0, C4<1>, C4<1>;
L_0x5615144bf1e0 .functor OR 1, L_0x5615144beff0, L_0x5615144bf120, C4<0>, C4<0>;
v0x561514490f10_0 .net "IN0", 0 0, L_0x5615144bcc80;  alias, 1 drivers
v0x561514491000_0 .net "IN1", 0 0, L_0x7f07d47350f0;  1 drivers
v0x5615144910a0_0 .net "OUT", 0 0, L_0x5615144bf1e0;  alias, 1 drivers
v0x561514491170_0 .net "S", 0 0, L_0x5615144bf3b0;  1 drivers
v0x561514491230_0 .net *"_s0", 0 0, L_0x5615144bf060;  1 drivers
v0x561514491310_0 .net "and1", 0 0, L_0x5615144beff0;  1 drivers
v0x5615144913d0_0 .net "and2", 0 0, L_0x5615144bf120;  1 drivers
S_0x561514491510 .scope module, "B1" "LSU" 4 45, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bea90 .functor AND 1, L_0x5615144beb00, L_0x5615144bc710, C4<1>, C4<1>;
L_0x5615144beb00 .functor NOT 1, L_0x5615144bee50, C4<0>, C4<0>, C4<0>;
L_0x7f07d47350a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144bebc0 .functor AND 1, L_0x5615144bee50, L_0x7f07d47350a8, C4<1>, C4<1>;
L_0x5615144bec80 .functor OR 1, L_0x5615144bea90, L_0x5615144bebc0, C4<0>, C4<0>;
v0x561514491750_0 .net "IN0", 0 0, L_0x5615144bc710;  alias, 1 drivers
v0x561514491840_0 .net "IN1", 0 0, L_0x7f07d47350a8;  1 drivers
v0x5615144918e0_0 .net "OUT", 0 0, L_0x5615144bec80;  alias, 1 drivers
v0x5615144919b0_0 .net "S", 0 0, L_0x5615144bee50;  1 drivers
v0x561514491a70_0 .net *"_s0", 0 0, L_0x5615144beb00;  1 drivers
v0x561514491ba0_0 .net "and1", 0 0, L_0x5615144bea90;  1 drivers
v0x561514491c60_0 .net "and2", 0 0, L_0x5615144bebc0;  1 drivers
S_0x561514491da0 .scope module, "B2" "LSU" 4 44, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144be680 .functor AND 1, L_0x5615144be6f0, L_0x5615144bbff0, C4<1>, C4<1>;
L_0x5615144be6f0 .functor NOT 1, L_0x5615144be9f0, C4<0>, C4<0>, C4<0>;
L_0x5615144be7b0 .functor AND 1, L_0x5615144be9f0, L_0x5615144bcc80, C4<1>, C4<1>;
L_0x5615144be870 .functor OR 1, L_0x5615144be680, L_0x5615144be7b0, C4<0>, C4<0>;
v0x561514491fe0_0 .net "IN0", 0 0, L_0x5615144bbff0;  alias, 1 drivers
v0x5615144920d0_0 .net "IN1", 0 0, L_0x5615144bcc80;  alias, 1 drivers
v0x5615144921c0_0 .net "OUT", 0 0, L_0x5615144be870;  alias, 1 drivers
v0x561514492260_0 .net "S", 0 0, L_0x5615144be9f0;  1 drivers
v0x561514492300_0 .net *"_s0", 0 0, L_0x5615144be6f0;  1 drivers
v0x561514492430_0 .net "and1", 0 0, L_0x5615144be680;  1 drivers
v0x5615144924f0_0 .net "and2", 0 0, L_0x5615144be7b0;  1 drivers
S_0x561514492630 .scope module, "B3" "LSU" 4 43, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144be180 .functor AND 1, L_0x5615144be1f0, L_0x5615144bb9f0, C4<1>, C4<1>;
L_0x5615144be1f0 .functor NOT 1, L_0x5615144be4f0, C4<0>, C4<0>, C4<0>;
L_0x5615144be2b0 .functor AND 1, L_0x5615144be4f0, L_0x5615144bc710, C4<1>, C4<1>;
L_0x5615144be370 .functor OR 1, L_0x5615144be180, L_0x5615144be2b0, C4<0>, C4<0>;
v0x561514492870_0 .net "IN0", 0 0, L_0x5615144bb9f0;  alias, 1 drivers
v0x561514492960_0 .net "IN1", 0 0, L_0x5615144bc710;  alias, 1 drivers
v0x561514492a50_0 .net "OUT", 0 0, L_0x5615144be370;  alias, 1 drivers
v0x561514492af0_0 .net "S", 0 0, L_0x5615144be4f0;  1 drivers
v0x561514492b90_0 .net *"_s0", 0 0, L_0x5615144be1f0;  1 drivers
v0x561514492cc0_0 .net "and1", 0 0, L_0x5615144be180;  1 drivers
v0x561514492d80_0 .net "and2", 0 0, L_0x5615144be2b0;  1 drivers
S_0x561514492ec0 .scope module, "B4" "LSU" 4 42, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bddb0 .functor AND 1, L_0x5615144bde20, L_0x5615144bb460, C4<1>, C4<1>;
L_0x5615144bde20 .functor NOT 1, L_0x5615144be0e0, C4<0>, C4<0>, C4<0>;
L_0x5615144bdee0 .functor AND 1, L_0x5615144be0e0, L_0x5615144bbff0, C4<1>, C4<1>;
L_0x5615144bdfa0 .functor OR 1, L_0x5615144bddb0, L_0x5615144bdee0, C4<0>, C4<0>;
v0x561514493100_0 .net "IN0", 0 0, L_0x5615144bb460;  alias, 1 drivers
v0x5615144931f0_0 .net "IN1", 0 0, L_0x5615144bbff0;  alias, 1 drivers
v0x5615144932e0_0 .net "OUT", 0 0, L_0x5615144bdfa0;  alias, 1 drivers
v0x561514493380_0 .net "S", 0 0, L_0x5615144be0e0;  1 drivers
v0x561514493420_0 .net *"_s0", 0 0, L_0x5615144bde20;  1 drivers
v0x561514493550_0 .net "and1", 0 0, L_0x5615144bddb0;  1 drivers
v0x561514493610_0 .net "and2", 0 0, L_0x5615144bdee0;  1 drivers
S_0x561514493750 .scope module, "B5" "LSU" 4 41, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bd900 .functor AND 1, L_0x5615144bd970, L_0x5615144baeb0, C4<1>, C4<1>;
L_0x5615144bd970 .functor NOT 1, L_0x5615144bdc30, C4<0>, C4<0>, C4<0>;
L_0x5615144bda30 .functor AND 1, L_0x5615144bdc30, L_0x5615144bb9f0, C4<1>, C4<1>;
L_0x5615144bdaf0 .functor OR 1, L_0x5615144bd900, L_0x5615144bda30, C4<0>, C4<0>;
v0x561514493990_0 .net "IN0", 0 0, L_0x5615144baeb0;  alias, 1 drivers
v0x561514493a80_0 .net "IN1", 0 0, L_0x5615144bb9f0;  alias, 1 drivers
v0x561514493b70_0 .net "OUT", 0 0, L_0x5615144bdaf0;  alias, 1 drivers
v0x561514493c10_0 .net "S", 0 0, L_0x5615144bdc30;  1 drivers
v0x561514493cb0_0 .net *"_s0", 0 0, L_0x5615144bd970;  1 drivers
v0x561514493de0_0 .net "and1", 0 0, L_0x5615144bd900;  1 drivers
v0x561514493ea0_0 .net "and2", 0 0, L_0x5615144bda30;  1 drivers
S_0x561514493fe0 .scope module, "B6" "LSU" 4 40, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bd4f0 .functor AND 1, L_0x5615144bd5f0, L_0x5615144ba840, C4<1>, C4<1>;
L_0x5615144bd5f0 .functor NOT 1, L_0x5615144bd860, C4<0>, C4<0>, C4<0>;
L_0x5615144bd660 .functor AND 1, L_0x5615144bd860, L_0x5615144bb460, C4<1>, C4<1>;
L_0x5615144bd720 .functor OR 1, L_0x5615144bd4f0, L_0x5615144bd660, C4<0>, C4<0>;
v0x561514494220_0 .net "IN0", 0 0, L_0x5615144ba840;  alias, 1 drivers
v0x561514494310_0 .net "IN1", 0 0, L_0x5615144bb460;  alias, 1 drivers
v0x561514494400_0 .net "OUT", 0 0, L_0x5615144bd720;  alias, 1 drivers
v0x5615144944a0_0 .net "S", 0 0, L_0x5615144bd860;  1 drivers
v0x561514494540_0 .net *"_s0", 0 0, L_0x5615144bd5f0;  1 drivers
v0x561514494670_0 .net "and1", 0 0, L_0x5615144bd4f0;  1 drivers
v0x561514494730_0 .net "and2", 0 0, L_0x5615144bd660;  1 drivers
S_0x561514494870 .scope module, "B7" "LSU" 4 39, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bd0a0 .functor AND 1, L_0x5615144bd110, L_0x5615144ba290, C4<1>, C4<1>;
L_0x5615144bd110 .functor NOT 1, L_0x5615144bd380, C4<0>, C4<0>, C4<0>;
L_0x5615144bd180 .functor AND 1, L_0x5615144bd380, L_0x5615144baeb0, C4<1>, C4<1>;
L_0x5615144bd240 .functor OR 1, L_0x5615144bd0a0, L_0x5615144bd180, C4<0>, C4<0>;
v0x561514494ab0_0 .net "IN0", 0 0, L_0x5615144ba290;  alias, 1 drivers
v0x561514494ba0_0 .net "IN1", 0 0, L_0x5615144baeb0;  alias, 1 drivers
v0x561514494c90_0 .net "OUT", 0 0, L_0x5615144bd240;  alias, 1 drivers
v0x561514494d30_0 .net "S", 0 0, L_0x5615144bd380;  1 drivers
v0x561514494dd0_0 .net *"_s0", 0 0, L_0x5615144bd110;  1 drivers
v0x561514494f00_0 .net "and1", 0 0, L_0x5615144bd0a0;  1 drivers
v0x561514494fc0_0 .net "and2", 0 0, L_0x5615144bd180;  1 drivers
S_0x561514495100 .scope module, "C0" "LSU" 4 56, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c16e0 .functor AND 1, L_0x5615144c1750, L_0x5615144bf1e0, C4<1>, C4<1>;
L_0x5615144c1750 .functor NOT 1, L_0x5615144c1a60, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c1810 .functor AND 1, L_0x5615144c1a60, L_0x7f07d4735210, C4<1>, C4<1>;
L_0x5615144c18d0 .functor OR 1, L_0x5615144c16e0, L_0x5615144c1810, C4<0>, C4<0>;
v0x561514495340_0 .net "IN0", 0 0, L_0x5615144bf1e0;  alias, 1 drivers
v0x561514495430_0 .net "IN1", 0 0, L_0x7f07d4735210;  1 drivers
v0x5615144954d0_0 .net "OUT", 0 0, L_0x5615144c18d0;  alias, 1 drivers
v0x5615144955a0_0 .net "S", 0 0, L_0x5615144c1a60;  1 drivers
v0x561514495660_0 .net *"_s0", 0 0, L_0x5615144c1750;  1 drivers
v0x561514495790_0 .net "and1", 0 0, L_0x5615144c16e0;  1 drivers
v0x561514495850_0 .net "and2", 0 0, L_0x5615144c1810;  1 drivers
S_0x561514495990 .scope module, "C1" "LSU" 4 55, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c1180 .functor AND 1, L_0x5615144c11f0, L_0x5615144bec80, C4<1>, C4<1>;
L_0x5615144c11f0 .functor NOT 1, L_0x5615144c1500, C4<0>, C4<0>, C4<0>;
L_0x7f07d47351c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c12b0 .functor AND 1, L_0x5615144c1500, L_0x7f07d47351c8, C4<1>, C4<1>;
L_0x5615144c1370 .functor OR 1, L_0x5615144c1180, L_0x5615144c12b0, C4<0>, C4<0>;
v0x561514495bd0_0 .net "IN0", 0 0, L_0x5615144bec80;  alias, 1 drivers
v0x561514495cc0_0 .net "IN1", 0 0, L_0x7f07d47351c8;  1 drivers
v0x561514495d60_0 .net "OUT", 0 0, L_0x5615144c1370;  alias, 1 drivers
v0x561514495e30_0 .net "S", 0 0, L_0x5615144c1500;  1 drivers
v0x561514495ef0_0 .net *"_s0", 0 0, L_0x5615144c11f0;  1 drivers
v0x561514496020_0 .net "and1", 0 0, L_0x5615144c1180;  1 drivers
v0x5615144960e0_0 .net "and2", 0 0, L_0x5615144c12b0;  1 drivers
S_0x561514496220 .scope module, "C2" "LSU" 4 54, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c03a0 .functor AND 1, L_0x5615144c0410, L_0x5615144be870, C4<1>, C4<1>;
L_0x5615144c0410 .functor NOT 1, L_0x5615144c10e0, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c0ec0 .functor AND 1, L_0x5615144c10e0, L_0x7f07d4735180, C4<1>, C4<1>;
L_0x5615144c0f80 .functor OR 1, L_0x5615144c03a0, L_0x5615144c0ec0, C4<0>, C4<0>;
v0x561514496460_0 .net "IN0", 0 0, L_0x5615144be870;  alias, 1 drivers
v0x561514496550_0 .net "IN1", 0 0, L_0x7f07d4735180;  1 drivers
v0x5615144965f0_0 .net "OUT", 0 0, L_0x5615144c0f80;  alias, 1 drivers
v0x5615144966c0_0 .net "S", 0 0, L_0x5615144c10e0;  1 drivers
v0x561514496780_0 .net *"_s0", 0 0, L_0x5615144c0410;  1 drivers
v0x5615144968b0_0 .net "and1", 0 0, L_0x5615144c03a0;  1 drivers
v0x561514496970_0 .net "and2", 0 0, L_0x5615144c0ec0;  1 drivers
S_0x561514496ab0 .scope module, "C3" "LSU" 4 53, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c08d0 .functor AND 1, L_0x5615144c0940, L_0x5615144be370, C4<1>, C4<1>;
L_0x5615144c0940 .functor NOT 1, L_0x5615144c0ca0, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c0a00 .functor AND 1, L_0x5615144c0ca0, L_0x7f07d4735138, C4<1>, C4<1>;
L_0x5615144c0ac0 .functor OR 1, L_0x5615144c08d0, L_0x5615144c0a00, C4<0>, C4<0>;
v0x561514496cf0_0 .net "IN0", 0 0, L_0x5615144be370;  alias, 1 drivers
v0x561514496de0_0 .net "IN1", 0 0, L_0x7f07d4735138;  1 drivers
v0x561514496e80_0 .net "OUT", 0 0, L_0x5615144c0ac0;  alias, 1 drivers
v0x561514496f50_0 .net "S", 0 0, L_0x5615144c0ca0;  1 drivers
v0x561514497010_0 .net *"_s0", 0 0, L_0x5615144c0940;  1 drivers
v0x561514497140_0 .net "and1", 0 0, L_0x5615144c08d0;  1 drivers
v0x561514497200_0 .net "and2", 0 0, L_0x5615144c0a00;  1 drivers
S_0x561514497340 .scope module, "C4" "LSU" 4 52, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c04c0 .functor AND 1, L_0x5615144c05c0, L_0x5615144bdfa0, C4<1>, C4<1>;
L_0x5615144c05c0 .functor NOT 1, L_0x5615144c0830, C4<0>, C4<0>, C4<0>;
L_0x5615144c0630 .functor AND 1, L_0x5615144c0830, L_0x5615144bf1e0, C4<1>, C4<1>;
L_0x5615144c06f0 .functor OR 1, L_0x5615144c04c0, L_0x5615144c0630, C4<0>, C4<0>;
v0x561514497580_0 .net "IN0", 0 0, L_0x5615144bdfa0;  alias, 1 drivers
v0x561514497670_0 .net "IN1", 0 0, L_0x5615144bf1e0;  alias, 1 drivers
v0x561514497760_0 .net "OUT", 0 0, L_0x5615144c06f0;  alias, 1 drivers
v0x561514497800_0 .net "S", 0 0, L_0x5615144c0830;  1 drivers
v0x5615144978a0_0 .net *"_s0", 0 0, L_0x5615144c05c0;  1 drivers
v0x5615144979d0_0 .net "and1", 0 0, L_0x5615144c04c0;  1 drivers
v0x561514497a90_0 .net "and2", 0 0, L_0x5615144c0630;  1 drivers
S_0x561514497bd0 .scope module, "C5" "LSU" 4 51, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bff90 .functor AND 1, L_0x5615144c0090, L_0x5615144bdaf0, C4<1>, C4<1>;
L_0x5615144c0090 .functor NOT 1, L_0x5615144c0300, C4<0>, C4<0>, C4<0>;
L_0x5615144c0100 .functor AND 1, L_0x5615144c0300, L_0x5615144bec80, C4<1>, C4<1>;
L_0x5615144c01c0 .functor OR 1, L_0x5615144bff90, L_0x5615144c0100, C4<0>, C4<0>;
v0x561514497e10_0 .net "IN0", 0 0, L_0x5615144bdaf0;  alias, 1 drivers
v0x561514497f00_0 .net "IN1", 0 0, L_0x5615144bec80;  alias, 1 drivers
v0x561514497ff0_0 .net "OUT", 0 0, L_0x5615144c01c0;  alias, 1 drivers
v0x561514498090_0 .net "S", 0 0, L_0x5615144c0300;  1 drivers
v0x561514498130_0 .net *"_s0", 0 0, L_0x5615144c0090;  1 drivers
v0x561514498260_0 .net "and1", 0 0, L_0x5615144bff90;  1 drivers
v0x561514498320_0 .net "and2", 0 0, L_0x5615144c0100;  1 drivers
S_0x561514498460 .scope module, "C6" "LSU" 4 50, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bfb80 .functor AND 1, L_0x5615144bfc80, L_0x5615144bd720, C4<1>, C4<1>;
L_0x5615144bfc80 .functor NOT 1, L_0x5615144bfef0, C4<0>, C4<0>, C4<0>;
L_0x5615144bfcf0 .functor AND 1, L_0x5615144bfef0, L_0x5615144be870, C4<1>, C4<1>;
L_0x5615144bfdb0 .functor OR 1, L_0x5615144bfb80, L_0x5615144bfcf0, C4<0>, C4<0>;
v0x5615144986a0_0 .net "IN0", 0 0, L_0x5615144bd720;  alias, 1 drivers
v0x561514498790_0 .net "IN1", 0 0, L_0x5615144be870;  alias, 1 drivers
v0x561514498880_0 .net "OUT", 0 0, L_0x5615144bfdb0;  alias, 1 drivers
v0x561514498920_0 .net "S", 0 0, L_0x5615144bfef0;  1 drivers
v0x5615144989c0_0 .net *"_s0", 0 0, L_0x5615144bfc80;  1 drivers
v0x561514498af0_0 .net "and1", 0 0, L_0x5615144bfb80;  1 drivers
v0x561514498bb0_0 .net "and2", 0 0, L_0x5615144bfcf0;  1 drivers
S_0x561514498cf0 .scope module, "C7" "LSU" 4 49, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144bf660 .functor AND 1, L_0x5615144bf760, L_0x5615144bd240, C4<1>, C4<1>;
L_0x5615144bf760 .functor NOT 1, L_0x5615144bf9d0, C4<0>, C4<0>, C4<0>;
L_0x5615144bf7d0 .functor AND 1, L_0x5615144bf9d0, L_0x5615144be370, C4<1>, C4<1>;
L_0x5615144bf890 .functor OR 1, L_0x5615144bf660, L_0x5615144bf7d0, C4<0>, C4<0>;
v0x561514498f30_0 .net "IN0", 0 0, L_0x5615144bd240;  alias, 1 drivers
v0x561514499020_0 .net "IN1", 0 0, L_0x5615144be370;  alias, 1 drivers
v0x561514499110_0 .net "OUT", 0 0, L_0x5615144bf890;  alias, 1 drivers
v0x5615144991b0_0 .net "S", 0 0, L_0x5615144bf9d0;  1 drivers
v0x561514499250_0 .net *"_s0", 0 0, L_0x5615144bf760;  1 drivers
v0x561514499380_0 .net "and1", 0 0, L_0x5615144bf660;  1 drivers
v0x561514499440_0 .net "and2", 0 0, L_0x5615144bf7d0;  1 drivers
S_0x561514499580 .scope module, "D0" "LSU" 4 66, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c4040 .functor AND 1, L_0x5615144c4140, L_0x5615144c18d0, C4<1>, C4<1>;
L_0x5615144c4140 .functor NOT 1, L_0x5615144c4430, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c41b0 .functor AND 1, L_0x5615144c4430, L_0x7f07d4735450, C4<1>, C4<1>;
L_0x5615144c4270 .functor OR 1, L_0x5615144c4040, L_0x5615144c41b0, C4<0>, C4<0>;
v0x5615144997c0_0 .net "IN0", 0 0, L_0x5615144c18d0;  alias, 1 drivers
v0x5615144998b0_0 .net "IN1", 0 0, L_0x7f07d4735450;  1 drivers
v0x561514499950_0 .net "OUT", 0 0, L_0x5615144c4270;  1 drivers
v0x561514499a20_0 .net "S", 0 0, L_0x5615144c4430;  1 drivers
v0x561514499ae0_0 .net *"_s0", 0 0, L_0x5615144c4140;  1 drivers
v0x561514499c10_0 .net "and1", 0 0, L_0x5615144c4040;  1 drivers
v0x561514499cd0_0 .net "and2", 0 0, L_0x5615144c41b0;  1 drivers
S_0x561514499e10 .scope module, "D1" "LSU" 4 65, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c3a30 .functor AND 1, L_0x5615144c3b30, L_0x5615144c1370, C4<1>, C4<1>;
L_0x5615144c3b30 .functor NOT 1, L_0x5615144c3e20, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c3ba0 .functor AND 1, L_0x5615144c3e20, L_0x7f07d4735408, C4<1>, C4<1>;
L_0x5615144c3c60 .functor OR 1, L_0x5615144c3a30, L_0x5615144c3ba0, C4<0>, C4<0>;
v0x56151449a050_0 .net "IN0", 0 0, L_0x5615144c1370;  alias, 1 drivers
v0x56151449a140_0 .net "IN1", 0 0, L_0x7f07d4735408;  1 drivers
v0x56151449a1e0_0 .net "OUT", 0 0, L_0x5615144c3c60;  1 drivers
v0x56151449a2b0_0 .net "S", 0 0, L_0x5615144c3e20;  1 drivers
v0x56151449a370_0 .net *"_s0", 0 0, L_0x5615144c3b30;  1 drivers
v0x56151449a4a0_0 .net "and1", 0 0, L_0x5615144c3a30;  1 drivers
v0x56151449a560_0 .net "and2", 0 0, L_0x5615144c3ba0;  1 drivers
S_0x56151449a6a0 .scope module, "D2" "LSU" 4 64, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c35a0 .functor AND 1, L_0x5615144c36a0, L_0x5615144c0f80, C4<1>, C4<1>;
L_0x5615144c36a0 .functor NOT 1, L_0x5615144c3990, C4<0>, C4<0>, C4<0>;
L_0x7f07d47353c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c3710 .functor AND 1, L_0x5615144c3990, L_0x7f07d47353c0, C4<1>, C4<1>;
L_0x5615144c37d0 .functor OR 1, L_0x5615144c35a0, L_0x5615144c3710, C4<0>, C4<0>;
v0x56151449a8e0_0 .net "IN0", 0 0, L_0x5615144c0f80;  alias, 1 drivers
v0x56151449a9d0_0 .net "IN1", 0 0, L_0x7f07d47353c0;  1 drivers
v0x56151449aa70_0 .net "OUT", 0 0, L_0x5615144c37d0;  1 drivers
v0x56151449ab40_0 .net "S", 0 0, L_0x5615144c3990;  1 drivers
v0x56151449ac00_0 .net *"_s0", 0 0, L_0x5615144c36a0;  1 drivers
v0x56151449ad30_0 .net "and1", 0 0, L_0x5615144c35a0;  1 drivers
v0x56151449adf0_0 .net "and2", 0 0, L_0x5615144c3710;  1 drivers
S_0x56151449af30 .scope module, "D3" "LSU" 4 63, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c2fa0 .functor AND 1, L_0x5615144c30a0, L_0x5615144c0ac0, C4<1>, C4<1>;
L_0x5615144c30a0 .functor NOT 1, L_0x5615144c3390, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c3110 .functor AND 1, L_0x5615144c3390, L_0x7f07d4735378, C4<1>, C4<1>;
L_0x5615144c31d0 .functor OR 1, L_0x5615144c2fa0, L_0x5615144c3110, C4<0>, C4<0>;
v0x56151449b170_0 .net "IN0", 0 0, L_0x5615144c0ac0;  alias, 1 drivers
v0x56151449b260_0 .net "IN1", 0 0, L_0x7f07d4735378;  1 drivers
v0x56151449b300_0 .net "OUT", 0 0, L_0x5615144c31d0;  1 drivers
v0x56151449b3d0_0 .net "S", 0 0, L_0x5615144c3390;  1 drivers
v0x56151449b490_0 .net *"_s0", 0 0, L_0x5615144c30a0;  1 drivers
v0x56151449b5c0_0 .net "and1", 0 0, L_0x5615144c2fa0;  1 drivers
v0x56151449b680_0 .net "and2", 0 0, L_0x5615144c3110;  1 drivers
S_0x56151449b7c0 .scope module, "D4" "LSU" 4 62, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c2b10 .functor AND 1, L_0x5615144c2c10, L_0x5615144c06f0, C4<1>, C4<1>;
L_0x5615144c2c10 .functor NOT 1, L_0x5615144c2f00, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c2c80 .functor AND 1, L_0x5615144c2f00, L_0x7f07d4735330, C4<1>, C4<1>;
L_0x5615144c2d40 .functor OR 1, L_0x5615144c2b10, L_0x5615144c2c80, C4<0>, C4<0>;
v0x56151449ba00_0 .net "IN0", 0 0, L_0x5615144c06f0;  alias, 1 drivers
v0x56151449baf0_0 .net "IN1", 0 0, L_0x7f07d4735330;  1 drivers
v0x56151449bb90_0 .net "OUT", 0 0, L_0x5615144c2d40;  1 drivers
v0x56151449bc60_0 .net "S", 0 0, L_0x5615144c2f00;  1 drivers
v0x56151449bd20_0 .net *"_s0", 0 0, L_0x5615144c2c10;  1 drivers
v0x56151449be50_0 .net "and1", 0 0, L_0x5615144c2b10;  1 drivers
v0x56151449bf10_0 .net "and2", 0 0, L_0x5615144c2c80;  1 drivers
S_0x56151449c050 .scope module, "D5" "LSU" 4 61, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c2550 .functor AND 1, L_0x5615144c2650, L_0x5615144c01c0, C4<1>, C4<1>;
L_0x5615144c2650 .functor NOT 1, L_0x5615144c2910, C4<0>, C4<0>, C4<0>;
L_0x7f07d47352e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c26c0 .functor AND 1, L_0x5615144c2910, L_0x7f07d47352e8, C4<1>, C4<1>;
L_0x5615144c2780 .functor OR 1, L_0x5615144c2550, L_0x5615144c26c0, C4<0>, C4<0>;
v0x56151449c290_0 .net "IN0", 0 0, L_0x5615144c01c0;  alias, 1 drivers
v0x56151449c380_0 .net "IN1", 0 0, L_0x7f07d47352e8;  1 drivers
v0x56151449c420_0 .net "OUT", 0 0, L_0x5615144c2780;  1 drivers
v0x56151449c4f0_0 .net "S", 0 0, L_0x5615144c2910;  1 drivers
v0x56151449c5b0_0 .net *"_s0", 0 0, L_0x5615144c2650;  1 drivers
v0x56151449c6e0_0 .net "and1", 0 0, L_0x5615144c2550;  1 drivers
v0x56151449c7a0_0 .net "and2", 0 0, L_0x5615144c26c0;  1 drivers
S_0x56151449c8e0 .scope module, "D6" "LSU" 4 60, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c2140 .functor AND 1, L_0x5615144c2240, L_0x5615144bfdb0, C4<1>, C4<1>;
L_0x5615144c2240 .functor NOT 1, L_0x5615144c24b0, C4<0>, C4<0>, C4<0>;
L_0x7f07d47352a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c22b0 .functor AND 1, L_0x5615144c24b0, L_0x7f07d47352a0, C4<1>, C4<1>;
L_0x5615144c2320 .functor OR 1, L_0x5615144c2140, L_0x5615144c22b0, C4<0>, C4<0>;
v0x56151449cb20_0 .net "IN0", 0 0, L_0x5615144bfdb0;  alias, 1 drivers
v0x56151449cc10_0 .net "IN1", 0 0, L_0x7f07d47352a0;  1 drivers
v0x56151449ccb0_0 .net "OUT", 0 0, L_0x5615144c2320;  1 drivers
v0x56151449cd80_0 .net "S", 0 0, L_0x5615144c24b0;  1 drivers
v0x56151449ce40_0 .net *"_s0", 0 0, L_0x5615144c2240;  1 drivers
v0x56151449cf70_0 .net "and1", 0 0, L_0x5615144c2140;  1 drivers
v0x56151449d030_0 .net "and2", 0 0, L_0x5615144c22b0;  1 drivers
S_0x56151449d170 .scope module, "D7" "LSU" 4 59, 4 5 0, S_0x56151448c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c1b00 .functor AND 1, L_0x5615144c1c00, L_0x5615144bf890, C4<1>, C4<1>;
L_0x5615144c1c00 .functor NOT 1, L_0x5615144c1f50, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c1c70 .functor AND 1, L_0x5615144c1f50, L_0x7f07d4735258, C4<1>, C4<1>;
L_0x5615144c1d30 .functor OR 1, L_0x5615144c1b00, L_0x5615144c1c70, C4<0>, C4<0>;
v0x56151449d3b0_0 .net "IN0", 0 0, L_0x5615144bf890;  alias, 1 drivers
v0x56151449d4a0_0 .net "IN1", 0 0, L_0x7f07d4735258;  1 drivers
v0x56151449d540_0 .net "OUT", 0 0, L_0x5615144c1d30;  1 drivers
v0x56151449d610_0 .net "S", 0 0, L_0x5615144c1f50;  1 drivers
v0x56151449d6d0_0 .net *"_s0", 0 0, L_0x5615144c1c00;  1 drivers
v0x56151449d800_0 .net "and1", 0 0, L_0x5615144c1b00;  1 drivers
v0x56151449d8c0_0 .net "and2", 0 0, L_0x5615144c1c70;  1 drivers
S_0x56151449f060 .scope module, "RS2" "rightShifter" 4 133, 4 71 0, S_0x56151448c4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "OUT"
    .port_info 1 /INPUT 8 "IN"
    .port_info 2 /INPUT 4 "SHIFT"
v0x5615144b0370_0 .net "IN", 7 0, v0x5615144b6130_0;  alias, 1 drivers
v0x5615144b0450_0 .net "OUT", 7 0, L_0x5615144cf860;  alias, 1 drivers
v0x5615144b0530_0 .net "SHIFT", 3 0, L_0x5615144cfdb0;  1 drivers
v0x5615144b05f0_0 .net "a0", 0 0, L_0x5615144c50c0;  1 drivers
v0x5615144b0690_0 .net "a1", 0 0, L_0x5615144c55e0;  1 drivers
v0x5615144b0730_0 .net "a2", 0 0, L_0x5615144c5b60;  1 drivers
v0x5615144b07d0_0 .net "a3", 0 0, L_0x5615144c61b0;  1 drivers
v0x5615144b0870_0 .net "a4", 0 0, L_0x5615144c6bd0;  1 drivers
v0x5615144b0910_0 .net "a5", 0 0, L_0x5615144c7210;  1 drivers
v0x5615144b0a40_0 .net "a6", 0 0, L_0x5615144c7890;  1 drivers
v0x5615144b0ae0_0 .net "a7", 0 0, L_0x5615144c7f90;  1 drivers
v0x5615144b0bd0_0 .net "b0", 0 0, L_0x5615144c8560;  1 drivers
v0x5615144b0c70_0 .net "b1", 0 0, L_0x5615144c8a00;  1 drivers
v0x5615144b0d10_0 .net "b2", 0 0, L_0x5615144c8dd0;  1 drivers
v0x5615144b0db0_0 .net "b3", 0 0, L_0x5615144c92c0;  1 drivers
v0x5615144b0e50_0 .net "b4", 0 0, L_0x5615144c96d0;  1 drivers
v0x5615144b0f40_0 .net "b5", 0 0, L_0x5615144c9b90;  1 drivers
v0x5615144b1140_0 .net "b6", 0 0, L_0x5615144c9fa0;  1 drivers
v0x5615144b1230_0 .net "b7", 0 0, L_0x5615144ca4b0;  1 drivers
v0x5615144b1320_0 .net "c0", 0 0, L_0x5615144ca880;  1 drivers
v0x5615144b1410_0 .net "c1", 0 0, L_0x5615144cadb0;  1 drivers
v0x5615144b1500_0 .net "c2", 0 0, L_0x5615144cb1d0;  1 drivers
v0x5615144b15f0_0 .net "c3", 0 0, L_0x5615144cb710;  1 drivers
v0x5615144b16e0_0 .net "c4", 0 0, L_0x5615144cbb70;  1 drivers
v0x5615144b17d0_0 .net "c5", 0 0, L_0x5615144cbfb0;  1 drivers
v0x5615144b18c0_0 .net "c6", 0 0, L_0x5615144cc3c0;  1 drivers
v0x5615144b19b0_0 .net "c7", 0 0, L_0x5615144cc910;  1 drivers
L_0x5615144c5210 .part v0x5615144b6130_0, 7, 1;
L_0x5615144c5350 .part L_0x5615144cfdb0, 0, 1;
L_0x5615144c56a0 .part v0x5615144b6130_0, 6, 1;
L_0x5615144c5790 .part v0x5615144b6130_0, 7, 1;
L_0x5615144c5880 .part L_0x5615144cfdb0, 0, 1;
L_0x5615144c5cb0 .part v0x5615144b6130_0, 5, 1;
L_0x5615144c5de0 .part v0x5615144b6130_0, 6, 1;
L_0x5615144c5ed0 .part L_0x5615144cfdb0, 0, 1;
L_0x5615144c6300 .part v0x5615144b6130_0, 4, 1;
L_0x5615144c6800 .part v0x5615144b6130_0, 5, 1;
L_0x5615144c6950 .part L_0x5615144cfdb0, 0, 1;
L_0x5615144c6d20 .part v0x5615144b6130_0, 3, 1;
L_0x5615144c6e80 .part v0x5615144b6130_0, 4, 1;
L_0x5615144c6f70 .part L_0x5615144cfdb0, 0, 1;
L_0x5615144c7390 .part v0x5615144b6130_0, 2, 1;
L_0x5615144c7480 .part v0x5615144b6130_0, 3, 1;
L_0x5615144c7600 .part L_0x5615144cfdb0, 0, 1;
L_0x5615144c79d0 .part v0x5615144b6130_0, 1, 1;
L_0x5615144c7b60 .part v0x5615144b6130_0, 2, 1;
L_0x5615144c7c50 .part L_0x5615144cfdb0, 0, 1;
L_0x5615144c7ac0 .part v0x5615144b6130_0, 0, 1;
L_0x5615144c8120 .part v0x5615144b6130_0, 1, 1;
L_0x5615144c82d0 .part L_0x5615144cfdb0, 0, 1;
L_0x5615144c86a0 .part L_0x5615144cfdb0, 1, 1;
L_0x5615144c8b40 .part L_0x5615144cfdb0, 1, 1;
L_0x5615144c8f50 .part L_0x5615144cfdb0, 1, 1;
L_0x5615144c9440 .part L_0x5615144cfdb0, 1, 1;
L_0x5615144c9810 .part L_0x5615144cfdb0, 1, 1;
L_0x5615144c9cd0 .part L_0x5615144cfdb0, 1, 1;
L_0x5615144ca0e0 .part L_0x5615144cfdb0, 1, 1;
L_0x5615144ca5f0 .part L_0x5615144cfdb0, 1, 1;
L_0x5615144caa10 .part L_0x5615144cfdb0, 2, 1;
L_0x5615144caf40 .part L_0x5615144cfdb0, 2, 1;
L_0x5615144cb360 .part L_0x5615144cfdb0, 2, 1;
L_0x5615144cb8a0 .part L_0x5615144cfdb0, 2, 1;
L_0x5615144cbcb0 .part L_0x5615144cfdb0, 2, 1;
L_0x5615144cc0f0 .part L_0x5615144cfdb0, 2, 1;
L_0x5615144cc500 .part L_0x5615144cfdb0, 2, 1;
L_0x5615144cca50 .part L_0x5615144cfdb0, 2, 1;
L_0x5615144cceb0 .part L_0x5615144cfdb0, 3, 1;
L_0x5615144cd460 .part L_0x5615144cfdb0, 3, 1;
L_0x5615144cd8c0 .part L_0x5615144cfdb0, 3, 1;
L_0x5615144cde80 .part L_0x5615144cfdb0, 3, 1;
L_0x5615144ce310 .part L_0x5615144cfdb0, 3, 1;
L_0x5615144ce910 .part L_0x5615144cfdb0, 3, 1;
L_0x5615144ceda0 .part L_0x5615144cfdb0, 3, 1;
L_0x5615144cf3b0 .part L_0x5615144cfdb0, 3, 1;
LS_0x5615144cf860_0_0 .concat8 [ 1 1 1 1], L_0x5615144cf1f0, L_0x5615144cebe0, L_0x5615144ce750, L_0x5615144ce150;
LS_0x5615144cf860_0_4 .concat8 [ 1 1 1 1], L_0x5615144cdcf0, L_0x5615144cd730, L_0x5615144cd2d0, L_0x5615144ccd20;
L_0x5615144cf860 .concat8 [ 4 4 0 0], LS_0x5615144cf860_0_0, LS_0x5615144cf860_0_4;
S_0x56151449f280 .scope module, "A0" "LSU" 4 88, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c7da0 .functor AND 1, L_0x5615144c7e10, L_0x5615144c7ac0, C4<1>, C4<1>;
L_0x5615144c7e10 .functor NOT 1, L_0x5615144c82d0, C4<0>, C4<0>, C4<0>;
L_0x5615144c7ed0 .functor AND 1, L_0x5615144c82d0, L_0x5615144c8120, C4<1>, C4<1>;
L_0x5615144c7f90 .functor OR 1, L_0x5615144c7da0, L_0x5615144c7ed0, C4<0>, C4<0>;
v0x56151449f4e0_0 .net "IN0", 0 0, L_0x5615144c7ac0;  1 drivers
v0x56151449f5c0_0 .net "IN1", 0 0, L_0x5615144c8120;  1 drivers
v0x56151449f680_0 .net "OUT", 0 0, L_0x5615144c7f90;  alias, 1 drivers
v0x56151449f720_0 .net "S", 0 0, L_0x5615144c82d0;  1 drivers
v0x56151449f7e0_0 .net *"_s0", 0 0, L_0x5615144c7e10;  1 drivers
v0x56151449f910_0 .net "and1", 0 0, L_0x5615144c7da0;  1 drivers
v0x56151449f9d0_0 .net "and2", 0 0, L_0x5615144c7ed0;  1 drivers
S_0x56151449fb10 .scope module, "A1" "LSU" 4 87, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c76a0 .functor AND 1, L_0x5615144c7710, L_0x5615144c79d0, C4<1>, C4<1>;
L_0x5615144c7710 .functor NOT 1, L_0x5615144c7c50, C4<0>, C4<0>, C4<0>;
L_0x5615144c77d0 .functor AND 1, L_0x5615144c7c50, L_0x5615144c7b60, C4<1>, C4<1>;
L_0x5615144c7890 .functor OR 1, L_0x5615144c76a0, L_0x5615144c77d0, C4<0>, C4<0>;
v0x56151449fd70_0 .net "IN0", 0 0, L_0x5615144c79d0;  1 drivers
v0x56151449fe30_0 .net "IN1", 0 0, L_0x5615144c7b60;  1 drivers
v0x56151449fef0_0 .net "OUT", 0 0, L_0x5615144c7890;  alias, 1 drivers
v0x56151449ff90_0 .net "S", 0 0, L_0x5615144c7c50;  1 drivers
v0x5615144a0050_0 .net *"_s0", 0 0, L_0x5615144c7710;  1 drivers
v0x5615144a0180_0 .net "and1", 0 0, L_0x5615144c76a0;  1 drivers
v0x5615144a0240_0 .net "and2", 0 0, L_0x5615144c77d0;  1 drivers
S_0x5615144a0380 .scope module, "A2" "LSU" 4 86, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c6e10 .functor AND 1, L_0x5615144c7090, L_0x5615144c7390, C4<1>, C4<1>;
L_0x5615144c7090 .functor NOT 1, L_0x5615144c7600, C4<0>, C4<0>, C4<0>;
L_0x5615144c7150 .functor AND 1, L_0x5615144c7600, L_0x5615144c7480, C4<1>, C4<1>;
L_0x5615144c7210 .functor OR 1, L_0x5615144c6e10, L_0x5615144c7150, C4<0>, C4<0>;
v0x5615144a05c0_0 .net "IN0", 0 0, L_0x5615144c7390;  1 drivers
v0x5615144a0680_0 .net "IN1", 0 0, L_0x5615144c7480;  1 drivers
v0x5615144a0740_0 .net "OUT", 0 0, L_0x5615144c7210;  alias, 1 drivers
v0x5615144a07e0_0 .net "S", 0 0, L_0x5615144c7600;  1 drivers
v0x5615144a08a0_0 .net *"_s0", 0 0, L_0x5615144c7090;  1 drivers
v0x5615144a09d0_0 .net "and1", 0 0, L_0x5615144c6e10;  1 drivers
v0x5615144a0a90_0 .net "and2", 0 0, L_0x5615144c7150;  1 drivers
S_0x5615144a0bd0 .scope module, "A3" "LSU" 4 85, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c6a80 .functor AND 1, L_0x5615144c6af0, L_0x5615144c6d20, C4<1>, C4<1>;
L_0x5615144c6af0 .functor NOT 1, L_0x5615144c6f70, C4<0>, C4<0>, C4<0>;
L_0x5615144c6b60 .functor AND 1, L_0x5615144c6f70, L_0x5615144c6e80, C4<1>, C4<1>;
L_0x5615144c6bd0 .functor OR 1, L_0x5615144c6a80, L_0x5615144c6b60, C4<0>, C4<0>;
v0x5615144a0e10_0 .net "IN0", 0 0, L_0x5615144c6d20;  1 drivers
v0x5615144a0ef0_0 .net "IN1", 0 0, L_0x5615144c6e80;  1 drivers
v0x5615144a0fb0_0 .net "OUT", 0 0, L_0x5615144c6bd0;  alias, 1 drivers
v0x5615144a1050_0 .net "S", 0 0, L_0x5615144c6f70;  1 drivers
v0x5615144a1110_0 .net *"_s0", 0 0, L_0x5615144c6af0;  1 drivers
v0x5615144a1240_0 .net "and1", 0 0, L_0x5615144c6a80;  1 drivers
v0x5615144a1300_0 .net "and2", 0 0, L_0x5615144c6b60;  1 drivers
S_0x5615144a1440 .scope module, "A4" "LSU" 4 84, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c5fc0 .functor AND 1, L_0x5615144c6030, L_0x5615144c6300, C4<1>, C4<1>;
L_0x5615144c6030 .functor NOT 1, L_0x5615144c6950, C4<0>, C4<0>, C4<0>;
L_0x5615144c60f0 .functor AND 1, L_0x5615144c6950, L_0x5615144c6800, C4<1>, C4<1>;
L_0x5615144c61b0 .functor OR 1, L_0x5615144c5fc0, L_0x5615144c60f0, C4<0>, C4<0>;
v0x5615144a16d0_0 .net "IN0", 0 0, L_0x5615144c6300;  1 drivers
v0x5615144a17b0_0 .net "IN1", 0 0, L_0x5615144c6800;  1 drivers
v0x5615144a1870_0 .net "OUT", 0 0, L_0x5615144c61b0;  alias, 1 drivers
v0x5615144a1910_0 .net "S", 0 0, L_0x5615144c6950;  1 drivers
v0x5615144a19d0_0 .net *"_s0", 0 0, L_0x5615144c6030;  1 drivers
v0x5615144a1b00_0 .net "and1", 0 0, L_0x5615144c5fc0;  1 drivers
v0x5615144a1bc0_0 .net "and2", 0 0, L_0x5615144c60f0;  1 drivers
S_0x5615144a1d00 .scope module, "A5" "LSU" 4 83, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c5970 .functor AND 1, L_0x5615144c59e0, L_0x5615144c5cb0, C4<1>, C4<1>;
L_0x5615144c59e0 .functor NOT 1, L_0x5615144c5ed0, C4<0>, C4<0>, C4<0>;
L_0x5615144c5aa0 .functor AND 1, L_0x5615144c5ed0, L_0x5615144c5de0, C4<1>, C4<1>;
L_0x5615144c5b60 .functor OR 1, L_0x5615144c5970, L_0x5615144c5aa0, C4<0>, C4<0>;
v0x5615144a1f40_0 .net "IN0", 0 0, L_0x5615144c5cb0;  1 drivers
v0x5615144a2020_0 .net "IN1", 0 0, L_0x5615144c5de0;  1 drivers
v0x5615144a20e0_0 .net "OUT", 0 0, L_0x5615144c5b60;  alias, 1 drivers
v0x5615144a2180_0 .net "S", 0 0, L_0x5615144c5ed0;  1 drivers
v0x5615144a2240_0 .net *"_s0", 0 0, L_0x5615144c59e0;  1 drivers
v0x5615144a2370_0 .net "and1", 0 0, L_0x5615144c5970;  1 drivers
v0x5615144a2430_0 .net "and2", 0 0, L_0x5615144c5aa0;  1 drivers
S_0x5615144a2570 .scope module, "A6" "LSU" 4 82, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c53f0 .functor AND 1, L_0x5615144c5460, L_0x5615144c56a0, C4<1>, C4<1>;
L_0x5615144c5460 .functor NOT 1, L_0x5615144c5880, C4<0>, C4<0>, C4<0>;
L_0x5615144c5520 .functor AND 1, L_0x5615144c5880, L_0x5615144c5790, C4<1>, C4<1>;
L_0x5615144c55e0 .functor OR 1, L_0x5615144c53f0, L_0x5615144c5520, C4<0>, C4<0>;
v0x5615144a27b0_0 .net "IN0", 0 0, L_0x5615144c56a0;  1 drivers
v0x5615144a2890_0 .net "IN1", 0 0, L_0x5615144c5790;  1 drivers
v0x5615144a2950_0 .net "OUT", 0 0, L_0x5615144c55e0;  alias, 1 drivers
v0x5615144a29f0_0 .net "S", 0 0, L_0x5615144c5880;  1 drivers
v0x5615144a2ab0_0 .net *"_s0", 0 0, L_0x5615144c5460;  1 drivers
v0x5615144a2be0_0 .net "and1", 0 0, L_0x5615144c53f0;  1 drivers
v0x5615144a2ca0_0 .net "and2", 0 0, L_0x5615144c5520;  1 drivers
S_0x5615144a2de0 .scope module, "A7" "LSU" 4 81, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c4ed0 .functor AND 1, L_0x5615144c4f40, L_0x5615144c5210, C4<1>, C4<1>;
L_0x5615144c4f40 .functor NOT 1, L_0x5615144c5350, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c5000 .functor AND 1, L_0x5615144c5350, L_0x7f07d4735498, C4<1>, C4<1>;
L_0x5615144c50c0 .functor OR 1, L_0x5615144c4ed0, L_0x5615144c5000, C4<0>, C4<0>;
v0x5615144a3020_0 .net "IN0", 0 0, L_0x5615144c5210;  1 drivers
v0x5615144a3100_0 .net "IN1", 0 0, L_0x7f07d4735498;  1 drivers
v0x5615144a31c0_0 .net "OUT", 0 0, L_0x5615144c50c0;  alias, 1 drivers
v0x5615144a3260_0 .net "S", 0 0, L_0x5615144c5350;  1 drivers
v0x5615144a3320_0 .net *"_s0", 0 0, L_0x5615144c4f40;  1 drivers
v0x5615144a3450_0 .net "and1", 0 0, L_0x5615144c4ed0;  1 drivers
v0x5615144a3510_0 .net "and2", 0 0, L_0x5615144c5000;  1 drivers
S_0x5615144a3650 .scope module, "B0" "LSU" 4 98, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144ca280 .functor AND 1, L_0x5615144ca380, L_0x5615144c7f90, C4<1>, C4<1>;
L_0x5615144ca380 .functor NOT 1, L_0x5615144ca5f0, C4<0>, C4<0>, C4<0>;
L_0x5615144ca3f0 .functor AND 1, L_0x5615144ca5f0, L_0x5615144c7210, C4<1>, C4<1>;
L_0x5615144ca4b0 .functor OR 1, L_0x5615144ca280, L_0x5615144ca3f0, C4<0>, C4<0>;
v0x5615144a3890_0 .net "IN0", 0 0, L_0x5615144c7f90;  alias, 1 drivers
v0x5615144a3950_0 .net "IN1", 0 0, L_0x5615144c7210;  alias, 1 drivers
v0x5615144a39f0_0 .net "OUT", 0 0, L_0x5615144ca4b0;  alias, 1 drivers
v0x5615144a3a90_0 .net "S", 0 0, L_0x5615144ca5f0;  1 drivers
v0x5615144a3b30_0 .net *"_s0", 0 0, L_0x5615144ca380;  1 drivers
v0x5615144a3bf0_0 .net "and1", 0 0, L_0x5615144ca280;  1 drivers
v0x5615144a3cb0_0 .net "and2", 0 0, L_0x5615144ca3f0;  1 drivers
S_0x5615144a3df0 .scope module, "B1" "LSU" 4 97, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c9d70 .functor AND 1, L_0x5615144c9e70, L_0x5615144c7890, C4<1>, C4<1>;
L_0x5615144c9e70 .functor NOT 1, L_0x5615144ca0e0, C4<0>, C4<0>, C4<0>;
L_0x5615144c9ee0 .functor AND 1, L_0x5615144ca0e0, L_0x5615144c6bd0, C4<1>, C4<1>;
L_0x5615144c9fa0 .functor OR 1, L_0x5615144c9d70, L_0x5615144c9ee0, C4<0>, C4<0>;
v0x5615144a4030_0 .net "IN0", 0 0, L_0x5615144c7890;  alias, 1 drivers
v0x5615144a40f0_0 .net "IN1", 0 0, L_0x5615144c6bd0;  alias, 1 drivers
v0x5615144a4190_0 .net "OUT", 0 0, L_0x5615144c9fa0;  alias, 1 drivers
v0x5615144a4230_0 .net "S", 0 0, L_0x5615144ca0e0;  1 drivers
v0x5615144a42d0_0 .net *"_s0", 0 0, L_0x5615144c9e70;  1 drivers
v0x5615144a43e0_0 .net "and1", 0 0, L_0x5615144c9d70;  1 drivers
v0x5615144a44a0_0 .net "and2", 0 0, L_0x5615144c9ee0;  1 drivers
S_0x5615144a45e0 .scope module, "B2" "LSU" 4 96, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c99a0 .functor AND 1, L_0x5615144c9a10, L_0x5615144c7210, C4<1>, C4<1>;
L_0x5615144c9a10 .functor NOT 1, L_0x5615144c9cd0, C4<0>, C4<0>, C4<0>;
L_0x5615144c9ad0 .functor AND 1, L_0x5615144c9cd0, L_0x5615144c61b0, C4<1>, C4<1>;
L_0x5615144c9b90 .functor OR 1, L_0x5615144c99a0, L_0x5615144c9ad0, C4<0>, C4<0>;
v0x5615144a4820_0 .net "IN0", 0 0, L_0x5615144c7210;  alias, 1 drivers
v0x5615144a4930_0 .net "IN1", 0 0, L_0x5615144c61b0;  alias, 1 drivers
v0x5615144a49f0_0 .net "OUT", 0 0, L_0x5615144c9b90;  alias, 1 drivers
v0x5615144a4ac0_0 .net "S", 0 0, L_0x5615144c9cd0;  1 drivers
v0x5615144a4b60_0 .net *"_s0", 0 0, L_0x5615144c9a10;  1 drivers
v0x5615144a4c70_0 .net "and1", 0 0, L_0x5615144c99a0;  1 drivers
v0x5615144a4d30_0 .net "and2", 0 0, L_0x5615144c9ad0;  1 drivers
S_0x5615144a4e70 .scope module, "B3" "LSU" 4 95, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c94e0 .functor AND 1, L_0x5615144c9550, L_0x5615144c6bd0, C4<1>, C4<1>;
L_0x5615144c9550 .functor NOT 1, L_0x5615144c9810, C4<0>, C4<0>, C4<0>;
L_0x5615144c9610 .functor AND 1, L_0x5615144c9810, L_0x5615144c5b60, C4<1>, C4<1>;
L_0x5615144c96d0 .functor OR 1, L_0x5615144c94e0, L_0x5615144c9610, C4<0>, C4<0>;
v0x5615144a50b0_0 .net "IN0", 0 0, L_0x5615144c6bd0;  alias, 1 drivers
v0x5615144a51c0_0 .net "IN1", 0 0, L_0x5615144c5b60;  alias, 1 drivers
v0x5615144a5280_0 .net "OUT", 0 0, L_0x5615144c96d0;  alias, 1 drivers
v0x5615144a5350_0 .net "S", 0 0, L_0x5615144c9810;  1 drivers
v0x5615144a53f0_0 .net *"_s0", 0 0, L_0x5615144c9550;  1 drivers
v0x5615144a5500_0 .net "and1", 0 0, L_0x5615144c94e0;  1 drivers
v0x5615144a55c0_0 .net "and2", 0 0, L_0x5615144c9610;  1 drivers
S_0x5615144a5700 .scope module, "B4" "LSU" 4 94, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c90d0 .functor AND 1, L_0x5615144c9140, L_0x5615144c61b0, C4<1>, C4<1>;
L_0x5615144c9140 .functor NOT 1, L_0x5615144c9440, C4<0>, C4<0>, C4<0>;
L_0x5615144c9200 .functor AND 1, L_0x5615144c9440, L_0x5615144c55e0, C4<1>, C4<1>;
L_0x5615144c92c0 .functor OR 1, L_0x5615144c90d0, L_0x5615144c9200, C4<0>, C4<0>;
v0x5615144a5940_0 .net "IN0", 0 0, L_0x5615144c61b0;  alias, 1 drivers
v0x5615144a5a50_0 .net "IN1", 0 0, L_0x5615144c55e0;  alias, 1 drivers
v0x5615144a5b10_0 .net "OUT", 0 0, L_0x5615144c92c0;  alias, 1 drivers
v0x5615144a5be0_0 .net "S", 0 0, L_0x5615144c9440;  1 drivers
v0x5615144a5c80_0 .net *"_s0", 0 0, L_0x5615144c9140;  1 drivers
v0x5615144a5d90_0 .net "and1", 0 0, L_0x5615144c90d0;  1 drivers
v0x5615144a5e50_0 .net "and2", 0 0, L_0x5615144c9200;  1 drivers
S_0x5615144a5f90 .scope module, "B5" "LSU" 4 93, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c8be0 .functor AND 1, L_0x5615144c8c50, L_0x5615144c5b60, C4<1>, C4<1>;
L_0x5615144c8c50 .functor NOT 1, L_0x5615144c8f50, C4<0>, C4<0>, C4<0>;
L_0x5615144c8d10 .functor AND 1, L_0x5615144c8f50, L_0x5615144c50c0, C4<1>, C4<1>;
L_0x5615144c8dd0 .functor OR 1, L_0x5615144c8be0, L_0x5615144c8d10, C4<0>, C4<0>;
v0x5615144a61d0_0 .net "IN0", 0 0, L_0x5615144c5b60;  alias, 1 drivers
v0x5615144a62e0_0 .net "IN1", 0 0, L_0x5615144c50c0;  alias, 1 drivers
v0x5615144a63a0_0 .net "OUT", 0 0, L_0x5615144c8dd0;  alias, 1 drivers
v0x5615144a6470_0 .net "S", 0 0, L_0x5615144c8f50;  1 drivers
v0x5615144a6510_0 .net *"_s0", 0 0, L_0x5615144c8c50;  1 drivers
v0x5615144a6620_0 .net "and1", 0 0, L_0x5615144c8be0;  1 drivers
v0x5615144a66e0_0 .net "and2", 0 0, L_0x5615144c8d10;  1 drivers
S_0x5615144a6820 .scope module, "B6" "LSU" 4 92, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c8810 .functor AND 1, L_0x5615144c8880, L_0x5615144c55e0, C4<1>, C4<1>;
L_0x5615144c8880 .functor NOT 1, L_0x5615144c8b40, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c8940 .functor AND 1, L_0x5615144c8b40, L_0x7f07d4735528, C4<1>, C4<1>;
L_0x5615144c8a00 .functor OR 1, L_0x5615144c8810, L_0x5615144c8940, C4<0>, C4<0>;
v0x5615144a6a60_0 .net "IN0", 0 0, L_0x5615144c55e0;  alias, 1 drivers
v0x5615144a6b70_0 .net "IN1", 0 0, L_0x7f07d4735528;  1 drivers
v0x5615144a6c30_0 .net "OUT", 0 0, L_0x5615144c8a00;  alias, 1 drivers
v0x5615144a6cd0_0 .net "S", 0 0, L_0x5615144c8b40;  1 drivers
v0x5615144a6d90_0 .net *"_s0", 0 0, L_0x5615144c8880;  1 drivers
v0x5615144a6ec0_0 .net "and1", 0 0, L_0x5615144c8810;  1 drivers
v0x5615144a6f80_0 .net "and2", 0 0, L_0x5615144c8940;  1 drivers
S_0x5615144a70c0 .scope module, "B7" "LSU" 4 91, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144c8370 .functor AND 1, L_0x5615144c83e0, L_0x5615144c50c0, C4<1>, C4<1>;
L_0x5615144c83e0 .functor NOT 1, L_0x5615144c86a0, C4<0>, C4<0>, C4<0>;
L_0x7f07d47354e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144c84a0 .functor AND 1, L_0x5615144c86a0, L_0x7f07d47354e0, C4<1>, C4<1>;
L_0x5615144c8560 .functor OR 1, L_0x5615144c8370, L_0x5615144c84a0, C4<0>, C4<0>;
v0x5615144a7300_0 .net "IN0", 0 0, L_0x5615144c50c0;  alias, 1 drivers
v0x5615144a7410_0 .net "IN1", 0 0, L_0x7f07d47354e0;  1 drivers
v0x5615144a74d0_0 .net "OUT", 0 0, L_0x5615144c8560;  alias, 1 drivers
v0x5615144a7570_0 .net "S", 0 0, L_0x5615144c86a0;  1 drivers
v0x5615144a7630_0 .net *"_s0", 0 0, L_0x5615144c83e0;  1 drivers
v0x5615144a7760_0 .net "and1", 0 0, L_0x5615144c8370;  1 drivers
v0x5615144a7820_0 .net "and2", 0 0, L_0x5615144c84a0;  1 drivers
S_0x5615144a7960 .scope module, "C0" "LSU" 4 108, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cc6e0 .functor AND 1, L_0x5615144cc7e0, L_0x5615144ca4b0, C4<1>, C4<1>;
L_0x5615144cc7e0 .functor NOT 1, L_0x5615144cca50, C4<0>, C4<0>, C4<0>;
L_0x5615144cc850 .functor AND 1, L_0x5615144cca50, L_0x5615144c92c0, C4<1>, C4<1>;
L_0x5615144cc910 .functor OR 1, L_0x5615144cc6e0, L_0x5615144cc850, C4<0>, C4<0>;
v0x5615144a7cb0_0 .net "IN0", 0 0, L_0x5615144ca4b0;  alias, 1 drivers
v0x5615144a7da0_0 .net "IN1", 0 0, L_0x5615144c92c0;  alias, 1 drivers
v0x5615144a7e70_0 .net "OUT", 0 0, L_0x5615144cc910;  alias, 1 drivers
v0x5615144a7f40_0 .net "S", 0 0, L_0x5615144cca50;  1 drivers
v0x5615144a7fe0_0 .net *"_s0", 0 0, L_0x5615144cc7e0;  1 drivers
v0x5615144a80f0_0 .net "and1", 0 0, L_0x5615144cc6e0;  1 drivers
v0x5615144a81b0_0 .net "and2", 0 0, L_0x5615144cc850;  1 drivers
S_0x5615144a82f0 .scope module, "C1" "LSU" 4 107, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cc190 .functor AND 1, L_0x5615144cc290, L_0x5615144c9fa0, C4<1>, C4<1>;
L_0x5615144cc290 .functor NOT 1, L_0x5615144cc500, C4<0>, C4<0>, C4<0>;
L_0x5615144cc300 .functor AND 1, L_0x5615144cc500, L_0x5615144c8dd0, C4<1>, C4<1>;
L_0x5615144cc3c0 .functor OR 1, L_0x5615144cc190, L_0x5615144cc300, C4<0>, C4<0>;
v0x5615144a8530_0 .net "IN0", 0 0, L_0x5615144c9fa0;  alias, 1 drivers
v0x5615144a8620_0 .net "IN1", 0 0, L_0x5615144c8dd0;  alias, 1 drivers
v0x5615144a86f0_0 .net "OUT", 0 0, L_0x5615144cc3c0;  alias, 1 drivers
v0x5615144a87c0_0 .net "S", 0 0, L_0x5615144cc500;  1 drivers
v0x5615144a8860_0 .net *"_s0", 0 0, L_0x5615144cc290;  1 drivers
v0x5615144a8970_0 .net "and1", 0 0, L_0x5615144cc190;  1 drivers
v0x5615144a8a30_0 .net "and2", 0 0, L_0x5615144cc300;  1 drivers
S_0x5615144a8b70 .scope module, "C2" "LSU" 4 106, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cb400 .functor AND 1, L_0x5615144cbe80, L_0x5615144c9b90, C4<1>, C4<1>;
L_0x5615144cbe80 .functor NOT 1, L_0x5615144cc0f0, C4<0>, C4<0>, C4<0>;
L_0x5615144cbef0 .functor AND 1, L_0x5615144cc0f0, L_0x5615144c8a00, C4<1>, C4<1>;
L_0x5615144cbfb0 .functor OR 1, L_0x5615144cb400, L_0x5615144cbef0, C4<0>, C4<0>;
v0x5615144a8db0_0 .net "IN0", 0 0, L_0x5615144c9b90;  alias, 1 drivers
v0x5615144a8ea0_0 .net "IN1", 0 0, L_0x5615144c8a00;  alias, 1 drivers
v0x5615144a8f70_0 .net "OUT", 0 0, L_0x5615144cbfb0;  alias, 1 drivers
v0x5615144a9040_0 .net "S", 0 0, L_0x5615144cc0f0;  1 drivers
v0x5615144a90e0_0 .net *"_s0", 0 0, L_0x5615144cbe80;  1 drivers
v0x5615144a91f0_0 .net "and1", 0 0, L_0x5615144cb400;  1 drivers
v0x5615144a92b0_0 .net "and2", 0 0, L_0x5615144cbef0;  1 drivers
S_0x5615144a93f0 .scope module, "C3" "LSU" 4 105, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cb940 .functor AND 1, L_0x5615144cba40, L_0x5615144c96d0, C4<1>, C4<1>;
L_0x5615144cba40 .functor NOT 1, L_0x5615144cbcb0, C4<0>, C4<0>, C4<0>;
L_0x5615144cbab0 .functor AND 1, L_0x5615144cbcb0, L_0x5615144c8560, C4<1>, C4<1>;
L_0x5615144cbb70 .functor OR 1, L_0x5615144cb940, L_0x5615144cbab0, C4<0>, C4<0>;
v0x5615144a9630_0 .net "IN0", 0 0, L_0x5615144c96d0;  alias, 1 drivers
v0x5615144a9720_0 .net "IN1", 0 0, L_0x5615144c8560;  alias, 1 drivers
v0x5615144a97f0_0 .net "OUT", 0 0, L_0x5615144cbb70;  alias, 1 drivers
v0x5615144a98c0_0 .net "S", 0 0, L_0x5615144cbcb0;  1 drivers
v0x5615144a9960_0 .net *"_s0", 0 0, L_0x5615144cba40;  1 drivers
v0x5615144a9a70_0 .net "and1", 0 0, L_0x5615144cb940;  1 drivers
v0x5615144a9b30_0 .net "and2", 0 0, L_0x5615144cbab0;  1 drivers
S_0x5615144a9c70 .scope module, "C4" "LSU" 4 104, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cb520 .functor AND 1, L_0x5615144cb590, L_0x5615144c92c0, C4<1>, C4<1>;
L_0x5615144cb590 .functor NOT 1, L_0x5615144cb8a0, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144cb650 .functor AND 1, L_0x5615144cb8a0, L_0x7f07d4735648, C4<1>, C4<1>;
L_0x5615144cb710 .functor OR 1, L_0x5615144cb520, L_0x5615144cb650, C4<0>, C4<0>;
v0x5615144a9eb0_0 .net "IN0", 0 0, L_0x5615144c92c0;  alias, 1 drivers
v0x5615144a9fc0_0 .net "IN1", 0 0, L_0x7f07d4735648;  1 drivers
v0x5615144aa080_0 .net "OUT", 0 0, L_0x5615144cb710;  alias, 1 drivers
v0x5615144aa120_0 .net "S", 0 0, L_0x5615144cb8a0;  1 drivers
v0x5615144aa1e0_0 .net *"_s0", 0 0, L_0x5615144cb590;  1 drivers
v0x5615144aa310_0 .net "and1", 0 0, L_0x5615144cb520;  1 drivers
v0x5615144aa3d0_0 .net "and2", 0 0, L_0x5615144cb650;  1 drivers
S_0x5615144aa510 .scope module, "C5" "LSU" 4 103, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cafe0 .functor AND 1, L_0x5615144cb050, L_0x5615144c8dd0, C4<1>, C4<1>;
L_0x5615144cb050 .functor NOT 1, L_0x5615144cb360, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144cb110 .functor AND 1, L_0x5615144cb360, L_0x7f07d4735600, C4<1>, C4<1>;
L_0x5615144cb1d0 .functor OR 1, L_0x5615144cafe0, L_0x5615144cb110, C4<0>, C4<0>;
v0x5615144aa750_0 .net "IN0", 0 0, L_0x5615144c8dd0;  alias, 1 drivers
v0x5615144aa860_0 .net "IN1", 0 0, L_0x7f07d4735600;  1 drivers
v0x5615144aa920_0 .net "OUT", 0 0, L_0x5615144cb1d0;  alias, 1 drivers
v0x5615144aa9c0_0 .net "S", 0 0, L_0x5615144cb360;  1 drivers
v0x5615144aaa80_0 .net *"_s0", 0 0, L_0x5615144cb050;  1 drivers
v0x5615144aabb0_0 .net "and1", 0 0, L_0x5615144cafe0;  1 drivers
v0x5615144aac70_0 .net "and2", 0 0, L_0x5615144cb110;  1 drivers
S_0x5615144aadb0 .scope module, "C6" "LSU" 4 102, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cabc0 .functor AND 1, L_0x5615144cac30, L_0x5615144c8a00, C4<1>, C4<1>;
L_0x5615144cac30 .functor NOT 1, L_0x5615144caf40, C4<0>, C4<0>, C4<0>;
L_0x7f07d47355b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144cacf0 .functor AND 1, L_0x5615144caf40, L_0x7f07d47355b8, C4<1>, C4<1>;
L_0x5615144cadb0 .functor OR 1, L_0x5615144cabc0, L_0x5615144cacf0, C4<0>, C4<0>;
v0x5615144aaff0_0 .net "IN0", 0 0, L_0x5615144c8a00;  alias, 1 drivers
v0x5615144ab100_0 .net "IN1", 0 0, L_0x7f07d47355b8;  1 drivers
v0x5615144ab1c0_0 .net "OUT", 0 0, L_0x5615144cadb0;  alias, 1 drivers
v0x5615144ab260_0 .net "S", 0 0, L_0x5615144caf40;  1 drivers
v0x5615144ab320_0 .net *"_s0", 0 0, L_0x5615144cac30;  1 drivers
v0x5615144ab450_0 .net "and1", 0 0, L_0x5615144cabc0;  1 drivers
v0x5615144ab510_0 .net "and2", 0 0, L_0x5615144cacf0;  1 drivers
S_0x5615144ab650 .scope module, "C7" "LSU" 4 101, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144ca690 .functor AND 1, L_0x5615144ca700, L_0x5615144c8560, C4<1>, C4<1>;
L_0x5615144ca700 .functor NOT 1, L_0x5615144caa10, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144ca7c0 .functor AND 1, L_0x5615144caa10, L_0x7f07d4735570, C4<1>, C4<1>;
L_0x5615144ca880 .functor OR 1, L_0x5615144ca690, L_0x5615144ca7c0, C4<0>, C4<0>;
v0x5615144ab890_0 .net "IN0", 0 0, L_0x5615144c8560;  alias, 1 drivers
v0x5615144ab9a0_0 .net "IN1", 0 0, L_0x7f07d4735570;  1 drivers
v0x5615144aba60_0 .net "OUT", 0 0, L_0x5615144ca880;  alias, 1 drivers
v0x5615144abb00_0 .net "S", 0 0, L_0x5615144caa10;  1 drivers
v0x5615144abbc0_0 .net *"_s0", 0 0, L_0x5615144ca700;  1 drivers
v0x5615144abcf0_0 .net "and1", 0 0, L_0x5615144ca690;  1 drivers
v0x5615144abdb0_0 .net "and2", 0 0, L_0x5615144ca7c0;  1 drivers
S_0x5615144abef0 .scope module, "D0" "LSU" 4 118, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cefc0 .functor AND 1, L_0x5615144cf0c0, L_0x5615144cc910, C4<1>, C4<1>;
L_0x5615144cf0c0 .functor NOT 1, L_0x5615144cf3b0, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144cf130 .functor AND 1, L_0x5615144cf3b0, L_0x7f07d4735888, C4<1>, C4<1>;
L_0x5615144cf1f0 .functor OR 1, L_0x5615144cefc0, L_0x5615144cf130, C4<0>, C4<0>;
v0x5615144ac130_0 .net "IN0", 0 0, L_0x5615144cc910;  alias, 1 drivers
v0x5615144ac220_0 .net "IN1", 0 0, L_0x7f07d4735888;  1 drivers
v0x5615144ac2c0_0 .net "OUT", 0 0, L_0x5615144cf1f0;  1 drivers
v0x5615144ac390_0 .net "S", 0 0, L_0x5615144cf3b0;  1 drivers
v0x5615144ac450_0 .net *"_s0", 0 0, L_0x5615144cf0c0;  1 drivers
v0x5615144ac580_0 .net "and1", 0 0, L_0x5615144cefc0;  1 drivers
v0x5615144ac640_0 .net "and2", 0 0, L_0x5615144cf130;  1 drivers
S_0x5615144ac780 .scope module, "D1" "LSU" 4 117, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144ce9b0 .functor AND 1, L_0x5615144ceab0, L_0x5615144cc3c0, C4<1>, C4<1>;
L_0x5615144ceab0 .functor NOT 1, L_0x5615144ceda0, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144ceb20 .functor AND 1, L_0x5615144ceda0, L_0x7f07d4735840, C4<1>, C4<1>;
L_0x5615144cebe0 .functor OR 1, L_0x5615144ce9b0, L_0x5615144ceb20, C4<0>, C4<0>;
v0x5615144ac9c0_0 .net "IN0", 0 0, L_0x5615144cc3c0;  alias, 1 drivers
v0x5615144acab0_0 .net "IN1", 0 0, L_0x7f07d4735840;  1 drivers
v0x5615144acb50_0 .net "OUT", 0 0, L_0x5615144cebe0;  1 drivers
v0x5615144acc20_0 .net "S", 0 0, L_0x5615144ceda0;  1 drivers
v0x5615144acce0_0 .net *"_s0", 0 0, L_0x5615144ceab0;  1 drivers
v0x5615144ace10_0 .net "and1", 0 0, L_0x5615144ce9b0;  1 drivers
v0x5615144aced0_0 .net "and2", 0 0, L_0x5615144ceb20;  1 drivers
S_0x5615144ad010 .scope module, "D2" "LSU" 4 116, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144ce520 .functor AND 1, L_0x5615144ce620, L_0x5615144cbfb0, C4<1>, C4<1>;
L_0x5615144ce620 .functor NOT 1, L_0x5615144ce910, C4<0>, C4<0>, C4<0>;
L_0x7f07d47357f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144ce690 .functor AND 1, L_0x5615144ce910, L_0x7f07d47357f8, C4<1>, C4<1>;
L_0x5615144ce750 .functor OR 1, L_0x5615144ce520, L_0x5615144ce690, C4<0>, C4<0>;
v0x5615144ad250_0 .net "IN0", 0 0, L_0x5615144cbfb0;  alias, 1 drivers
v0x5615144ad340_0 .net "IN1", 0 0, L_0x7f07d47357f8;  1 drivers
v0x5615144ad3e0_0 .net "OUT", 0 0, L_0x5615144ce750;  1 drivers
v0x5615144ad4b0_0 .net "S", 0 0, L_0x5615144ce910;  1 drivers
v0x5615144ad570_0 .net *"_s0", 0 0, L_0x5615144ce620;  1 drivers
v0x5615144ad6a0_0 .net "and1", 0 0, L_0x5615144ce520;  1 drivers
v0x5615144ad760_0 .net "and2", 0 0, L_0x5615144ce690;  1 drivers
S_0x5615144ad8a0 .scope module, "D3" "LSU" 4 115, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cdf20 .functor AND 1, L_0x5615144ce020, L_0x5615144cbb70, C4<1>, C4<1>;
L_0x5615144ce020 .functor NOT 1, L_0x5615144ce310, C4<0>, C4<0>, C4<0>;
L_0x7f07d47357b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144ce090 .functor AND 1, L_0x5615144ce310, L_0x7f07d47357b0, C4<1>, C4<1>;
L_0x5615144ce150 .functor OR 1, L_0x5615144cdf20, L_0x5615144ce090, C4<0>, C4<0>;
v0x5615144adae0_0 .net "IN0", 0 0, L_0x5615144cbb70;  alias, 1 drivers
v0x5615144adbd0_0 .net "IN1", 0 0, L_0x7f07d47357b0;  1 drivers
v0x5615144adc70_0 .net "OUT", 0 0, L_0x5615144ce150;  1 drivers
v0x5615144add40_0 .net "S", 0 0, L_0x5615144ce310;  1 drivers
v0x5615144ade00_0 .net *"_s0", 0 0, L_0x5615144ce020;  1 drivers
v0x5615144adf30_0 .net "and1", 0 0, L_0x5615144cdf20;  1 drivers
v0x5615144adff0_0 .net "and2", 0 0, L_0x5615144ce090;  1 drivers
S_0x5615144ae130 .scope module, "D4" "LSU" 4 114, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cdac0 .functor AND 1, L_0x5615144cdbc0, L_0x5615144cb710, C4<1>, C4<1>;
L_0x5615144cdbc0 .functor NOT 1, L_0x5615144cde80, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144cdc30 .functor AND 1, L_0x5615144cde80, L_0x7f07d4735768, C4<1>, C4<1>;
L_0x5615144cdcf0 .functor OR 1, L_0x5615144cdac0, L_0x5615144cdc30, C4<0>, C4<0>;
v0x5615144ae370_0 .net "IN0", 0 0, L_0x5615144cb710;  alias, 1 drivers
v0x5615144ae460_0 .net "IN1", 0 0, L_0x7f07d4735768;  1 drivers
v0x5615144ae500_0 .net "OUT", 0 0, L_0x5615144cdcf0;  1 drivers
v0x5615144ae5d0_0 .net "S", 0 0, L_0x5615144cde80;  1 drivers
v0x5615144ae690_0 .net *"_s0", 0 0, L_0x5615144cdbc0;  1 drivers
v0x5615144ae7c0_0 .net "and1", 0 0, L_0x5615144cdac0;  1 drivers
v0x5615144ae880_0 .net "and2", 0 0, L_0x5615144cdc30;  1 drivers
S_0x5615144ae9c0 .scope module, "D5" "LSU" 4 113, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cd500 .functor AND 1, L_0x5615144cd600, L_0x5615144cb1d0, C4<1>, C4<1>;
L_0x5615144cd600 .functor NOT 1, L_0x5615144cd8c0, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144cd670 .functor AND 1, L_0x5615144cd8c0, L_0x7f07d4735720, C4<1>, C4<1>;
L_0x5615144cd730 .functor OR 1, L_0x5615144cd500, L_0x5615144cd670, C4<0>, C4<0>;
v0x5615144aec00_0 .net "IN0", 0 0, L_0x5615144cb1d0;  alias, 1 drivers
v0x5615144aecf0_0 .net "IN1", 0 0, L_0x7f07d4735720;  1 drivers
v0x5615144aed90_0 .net "OUT", 0 0, L_0x5615144cd730;  1 drivers
v0x5615144aee60_0 .net "S", 0 0, L_0x5615144cd8c0;  1 drivers
v0x5615144aef20_0 .net *"_s0", 0 0, L_0x5615144cd600;  1 drivers
v0x5615144af050_0 .net "and1", 0 0, L_0x5615144cd500;  1 drivers
v0x5615144af110_0 .net "and2", 0 0, L_0x5615144cd670;  1 drivers
S_0x5615144af250 .scope module, "D6" "LSU" 4 112, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144cd0a0 .functor AND 1, L_0x5615144cd1a0, L_0x5615144cadb0, C4<1>, C4<1>;
L_0x5615144cd1a0 .functor NOT 1, L_0x5615144cd460, C4<0>, C4<0>, C4<0>;
L_0x7f07d47356d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144cd210 .functor AND 1, L_0x5615144cd460, L_0x7f07d47356d8, C4<1>, C4<1>;
L_0x5615144cd2d0 .functor OR 1, L_0x5615144cd0a0, L_0x5615144cd210, C4<0>, C4<0>;
v0x5615144af490_0 .net "IN0", 0 0, L_0x5615144cadb0;  alias, 1 drivers
v0x5615144af580_0 .net "IN1", 0 0, L_0x7f07d47356d8;  1 drivers
v0x5615144af620_0 .net "OUT", 0 0, L_0x5615144cd2d0;  1 drivers
v0x5615144af6f0_0 .net "S", 0 0, L_0x5615144cd460;  1 drivers
v0x5615144af7b0_0 .net *"_s0", 0 0, L_0x5615144cd1a0;  1 drivers
v0x5615144af8e0_0 .net "and1", 0 0, L_0x5615144cd0a0;  1 drivers
v0x5615144af9a0_0 .net "and2", 0 0, L_0x5615144cd210;  1 drivers
S_0x5615144afae0 .scope module, "D7" "LSU" 4 111, 4 5 0, S_0x56151449f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN0"
    .port_info 1 /INPUT 1 "IN1"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /OUTPUT 1 "OUT"
L_0x5615144ccaf0 .functor AND 1, L_0x5615144ccbf0, L_0x5615144ca880, C4<1>, C4<1>;
L_0x5615144ccbf0 .functor NOT 1, L_0x5615144cceb0, C4<0>, C4<0>, C4<0>;
L_0x7f07d4735690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5615144ccc60 .functor AND 1, L_0x5615144cceb0, L_0x7f07d4735690, C4<1>, C4<1>;
L_0x5615144ccd20 .functor OR 1, L_0x5615144ccaf0, L_0x5615144ccc60, C4<0>, C4<0>;
v0x5615144afd20_0 .net "IN0", 0 0, L_0x5615144ca880;  alias, 1 drivers
v0x5615144afe10_0 .net "IN1", 0 0, L_0x7f07d4735690;  1 drivers
v0x5615144afeb0_0 .net "OUT", 0 0, L_0x5615144ccd20;  1 drivers
v0x5615144aff80_0 .net "S", 0 0, L_0x5615144cceb0;  1 drivers
v0x5615144b0040_0 .net *"_s0", 0 0, L_0x5615144ccbf0;  1 drivers
v0x5615144b0170_0 .net "and1", 0 0, L_0x5615144ccaf0;  1 drivers
v0x5615144b0230_0 .net "and2", 0 0, L_0x5615144ccc60;  1 drivers
S_0x5615144b2c60 .scope module, "bne1" "BNE" 2 335, 2 265 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 2 "PC_Selector"
    .port_info 2 /INPUT 1 "ZERO"
L_0x5615144cfe50 .functor AND 1, L_0x5615144cfec0, L_0x5615144d0010, L_0x5615144d01e0, C4<1>;
L_0x5615144cfec0 .functor NOT 1, v0x5615144b2370_0, C4<0>, C4<0>, C4<0>;
L_0x5615144d01e0 .functor NOT 1, L_0x5615144d0140, C4<0>, C4<0>, C4<0>;
v0x5615144b2ea0_0 .net "OUT", 0 0, L_0x5615144cfe50;  alias, 1 drivers
v0x5615144b2f80_0 .net "PC_Selector", 1 0, v0x5615144b39a0_0;  alias, 1 drivers
v0x5615144b3020_0 .net "ZERO", 0 0, v0x5615144b2370_0;  alias, 1 drivers
v0x5615144b30c0_0 .net *"_s0", 0 0, L_0x5615144cfec0;  1 drivers
v0x5615144b3160_0 .net *"_s3", 0 0, L_0x5615144d0010;  1 drivers
v0x5615144b3250_0 .net *"_s5", 0 0, L_0x5615144d0140;  1 drivers
v0x5615144b32f0_0 .net *"_s6", 0 0, L_0x5615144d01e0;  1 drivers
L_0x5615144d0010 .part v0x5615144b39a0_0, 0, 1;
L_0x5615144d0140 .part v0x5615144b39a0_0, 1, 1;
S_0x5615144b3430 .scope module, "control" "control_unit" 2 311, 2 14 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 3 "ALUOP"
    .port_info 2 /OUTPUT 1 "SIGN"
    .port_info 3 /OUTPUT 1 "IMMEDIATE"
    .port_info 4 /OUTPUT 1 "WRITEENABLE"
    .port_info 5 /OUTPUT 2 "PC_SELECTOR"
    .port_info 6 /OUTPUT 1 "ShiftSignal"
v0x5615144b3710_0 .var "ALUOP", 2 0;
v0x5615144b3820_0 .var "IMMEDIATE", 0 0;
v0x5615144b38e0_0 .net "OPCODE", 7 0, v0x5615144b8410_0;  1 drivers
v0x5615144b39a0_0 .var "PC_SELECTOR", 1 0;
v0x5615144b3a60_0 .var "SIGN", 0 0;
v0x5615144b3b70_0 .var "ShiftSignal", 0 0;
v0x5615144b3c60_0 .var "WRITEENABLE", 0 0;
E_0x5615144b36b0 .event edge, v0x5615144b38e0_0;
S_0x5615144b3e40 .scope module, "mux4Ime" "MUX_2x1" 2 329, 2 149 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1"
    .port_info 1 /INPUT 8 "data2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 8 "result"
v0x5615144b40c0_0 .net "data1", 7 0, v0x5615144b4930_0;  alias, 1 drivers
v0x5615144b41c0_0 .net "data2", 7 0, v0x5615144b8140_0;  1 drivers
v0x5615144b42a0_0 .var "result", 7 0;
v0x5615144b4340_0 .net "select", 0 0, v0x5615144b3820_0;  alias, 1 drivers
E_0x5615143a8170 .event edge, v0x5615144b3820_0, v0x5615144b41c0_0, v0x5615144b40c0_0;
S_0x5615144b4440 .scope module, "mux4sign" "MUX_2x1" 2 326, 2 149 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1"
    .port_info 1 /INPUT 8 "data2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 8 "result"
v0x5615144b4750_0 .net "data1", 7 0, v0x5615144b6320_0;  alias, 1 drivers
v0x5615144b4850_0 .net "data2", 7 0, v0x5615144b7890_0;  alias, 1 drivers
v0x5615144b4930_0 .var "result", 7 0;
v0x5615144b4a00_0 .net "select", 0 0, v0x5615144b3a60_0;  alias, 1 drivers
E_0x5615144b46d0 .event edge, v0x5615144b3a60_0, v0x5615144b4850_0, v0x5615144b4750_0;
S_0x5615144b4b40 .scope module, "pc1" "PCpro" 2 308, 2 169 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "EXTENDED_OFFSET"
    .port_info 2 /INPUT 2 "PC_SELECTOR"
    .port_info 3 /INPUT 1 "CLK"
    .port_info 4 /INPUT 1 "RESET"
    .port_info 5 /INPUT 1 "ZERO"
    .port_info 6 /INPUT 1 "BNE"
v0x5615144b5040_0 .net "BNE", 0 0, L_0x5615144cfe50;  alias, 1 drivers
v0x5615144b50e0_0 .net "CLK", 0 0, v0x5615144b9310_0;  alias, 1 drivers
v0x5615144b5180_0 .net "EXTENDED_OFFSET", 31 0, L_0x5615144b97b0;  alias, 1 drivers
v0x5615144b5270_0 .var "PC", 31 0;
v0x5615144b5350_0 .var "PC_Next", 31 0;
v0x5615144b5480_0 .net "PC_SELECTOR", 1 0, v0x5615144b39a0_0;  alias, 1 drivers
v0x5615144b5590_0 .var "PC_Temp", 31 0;
v0x5615144b5670_0 .net "RESET", 0 0, v0x5615144b9580_0;  alias, 1 drivers
v0x5615144b5730_0 .net "ZERO", 0 0, v0x5615144b2370_0;  alias, 1 drivers
v0x5615144b5860_0 .var "target", 31 0;
v0x5615144b5940_0 .var "temp", 31 0;
E_0x5615144b4e00 .event posedge, v0x5615144b50e0_0;
E_0x5615144b4e80 .event edge, v0x5615144b5860_0, v0x5615144b5590_0, v0x5615144b2370_0, v0x5615144b2f80_0;
E_0x5615144b4ef0 .event edge, v0x5615144b5270_0;
E_0x5615144b4f50 .event edge, v0x5615144b5940_0;
E_0x5615144b4fe0 .event edge, v0x5615144b5180_0;
S_0x5615144b5b40 .scope module, "regfile" "reg_file" 2 320, 5 5 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x5615144b5ec0_0 .net "CLK", 0 0, v0x5615144b9310_0;  alias, 1 drivers
v0x5615144b5f80_0 .net "IN", 7 0, v0x56151448bda0_0;  alias, 1 drivers
v0x5615144b6070_0 .net "INADDRESS", 2 0, v0x5615144b9040_0;  1 drivers
v0x5615144b6130_0 .var "OUT1", 7 0;
v0x5615144b61f0_0 .net "OUT1ADDRESS", 2 0, v0x5615144b85f0_0;  1 drivers
v0x5615144b6320_0 .var "OUT2", 7 0;
v0x5615144b63e0_0 .net "OUT2ADDRESS", 2 0, v0x5615144b86b0_0;  1 drivers
v0x5615144b64a0_0 .net "RESET", 0 0, v0x5615144b9580_0;  alias, 1 drivers
v0x5615144b6540_0 .net "WRITE", 0 0, v0x5615144b3c60_0;  alias, 1 drivers
v0x5615144b6670_0 .var/i "i", 31 0;
v0x5615144b6710_0 .var/i "j", 31 0;
v0x5615144b67f0 .array "registers", 0 7, 7 0;
v0x5615144b67f0_7 .array/port v0x5615144b67f0, 7;
v0x5615144b67f0_6 .array/port v0x5615144b67f0, 6;
v0x5615144b67f0_5 .array/port v0x5615144b67f0, 5;
v0x5615144b67f0_4 .array/port v0x5615144b67f0, 4;
E_0x5615144b4d10/0 .event edge, v0x5615144b67f0_7, v0x5615144b67f0_6, v0x5615144b67f0_5, v0x5615144b67f0_4;
v0x5615144b67f0_3 .array/port v0x5615144b67f0, 3;
v0x5615144b67f0_2 .array/port v0x5615144b67f0, 2;
v0x5615144b67f0_1 .array/port v0x5615144b67f0, 1;
v0x5615144b67f0_0 .array/port v0x5615144b67f0, 0;
E_0x5615144b4d10/1 .event edge, v0x5615144b67f0_3, v0x5615144b67f0_2, v0x5615144b67f0_1, v0x5615144b67f0_0;
E_0x5615144b4d10/2 .event edge, v0x5615144b63e0_0, v0x5615144b61f0_0;
E_0x5615144b4d10 .event/or E_0x5615144b4d10/0, E_0x5615144b4d10/1, E_0x5615144b4d10/2;
S_0x5615144b6b20 .scope module, "shiftLeft1" "shiftLeft" 2 317, 2 238 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "shift"
    .port_info 1 /OUTPUT 32 "shifted"
v0x5615144b6d00_0 .net *"_s2", 29 0, L_0x5615144b9710;  1 drivers
L_0x7f07d4735018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5615144b6e00_0 .net *"_s4", 1 0, L_0x7f07d4735018;  1 drivers
v0x5615144b6ee0_0 .net "shift", 31 0, v0x5615144b7420_0;  alias, 1 drivers
v0x5615144b6fd0_0 .net/s "shifted", 31 0, L_0x5615144b97b0;  alias, 1 drivers
L_0x5615144b9710 .part v0x5615144b7420_0, 0, 30;
L_0x5615144b97b0 .concat [ 2 30 0 0], L_0x7f07d4735018, L_0x5615144b9710;
S_0x5615144b7100 .scope module, "signEx1" "signEx" 2 314, 2 220 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "toExtend"
    .port_info 1 /OUTPUT 32 "extended"
v0x5615144b7420_0 .var "extended", 31 0;
v0x5615144b7530_0 .net "toExtend", 7 0, v0x5615144b8350_0;  1 drivers
E_0x5615144b73a0 .event edge, v0x5615144b7530_0;
S_0x5615144b7650 .scope module, "twos_comp1" "twos_Comp" 2 323, 2 139 0, S_0x561514489ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsign"
    .port_info 1 /OUTPUT 8 "sign"
v0x5615144b7890_0 .var "sign", 7 0;
v0x5615144b79a0_0 .net "unsign", 7 0, v0x5615144b6320_0;  alias, 1 drivers
E_0x5615144b7810 .event edge, v0x5615144b4750_0;
    .scope S_0x561514453840;
T_0 ;
    %wait E_0x5615143af410;
    %load/vec4 v0x561514489d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %load/vec4 v0x561514480510_0;
    %cassign/vec4 v0x561514489cd0_0;
    %cassign/link v0x561514489cd0_0, v0x561514480510_0;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0x561514480510_0;
    %cassign/vec4 v0x561514489cd0_0;
    %cassign/link v0x561514489cd0_0, v0x561514480510_0;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x5615144333a0_0;
    %cassign/vec4 v0x561514489cd0_0;
    %cassign/link v0x561514489cd0_0, v0x5615144333a0_0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5615144b4b40;
T_1 ;
    %wait E_0x5615144b4fe0;
    %load/vec4 v0x5615144b5180_0;
    %store/vec4 v0x5615144b5940_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5615144b4b40;
T_2 ;
    %wait E_0x5615144b4f50;
    %delay 2, 0;
    %load/vec4 v0x5615144b5590_0;
    %load/vec4 v0x5615144b5940_0;
    %add;
    %store/vec4 v0x5615144b5860_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5615144b4b40;
T_3 ;
    %wait E_0x5615144b4ef0;
    %delay 1, 0;
    %load/vec4 v0x5615144b5270_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5615144b5590_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5615144b4b40;
T_4 ;
    %wait E_0x5615144b4e80;
    %load/vec4 v0x5615144b5480_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5615144b5860_0;
    %store/vec4 v0x5615144b5350_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5615144b5480_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5615144b5730_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5615144b5860_0;
    %store/vec4 v0x5615144b5350_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5615144b5040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5615144b5860_0;
    %store/vec4 v0x5615144b5350_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5615144b5590_0;
    %store/vec4 v0x5615144b5350_0, 0, 32;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5615144b4b40;
T_5 ;
    %wait E_0x5615144b4e00;
    %load/vec4 v0x5615144b5670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5615144b5270_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v0x5615144b5350_0;
    %store/vec4 v0x5615144b5270_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5615144b3430;
T_6 ;
    %wait E_0x5615144b36b0;
    %load/vec4 v0x5615144b38e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %jmp T_6.11;
T_6.0 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.2 ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.3 ;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.5 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.6 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 2, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.8 ;
    %delay 1, 0;
    %pushi/vec4 4, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.9 ;
    %delay 1, 0;
    %pushi/vec4 4, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 0, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.10 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %cassign/vec4 v0x5615144b3710_0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x5615144b3a60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3c60_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3820_0;
    %pushi/vec4 1, 0, 2;
    %cassign/vec4 v0x5615144b39a0_0;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x5615144b3b70_0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5615144b7100;
T_7 ;
    %wait E_0x5615144b73a0;
    %load/vec4 v0x5615144b7530_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5615144b7420_0, 4, 5;
    %load/vec4 v0x5615144b7530_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5615144b7420_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5615144b7530_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 4194303, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5615144b7420_0, 4, 5;
    %load/vec4 v0x5615144b7530_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5615144b7420_0, 4, 5;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5615144b5b40;
T_8 ;
    %wait E_0x5615144b4d10;
    %delay 2, 0;
    %load/vec4 v0x5615144b61f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5615144b67f0, 4;
    %assign/vec4 v0x5615144b6130_0, 0;
    %load/vec4 v0x5615144b63e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5615144b67f0, 4;
    %assign/vec4 v0x5615144b6320_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5615144b5b40;
T_9 ;
    %wait E_0x5615144b4e00;
    %load/vec4 v0x5615144b64a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5615144b6670_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x5615144b6670_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5615144b6670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5615144b67f0, 0, 4;
    %load/vec4 v0x5615144b6670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5615144b6670_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5615144b6540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %delay 1, 0;
    %load/vec4 v0x5615144b5f80_0;
    %load/vec4 v0x5615144b6070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5615144b67f0, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5615144b5b40;
T_10 ;
    %vpi_call 5 53 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5615144b6710_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5615144b6710_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 5 56 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x5615144b67f0, v0x5615144b6710_0 > {0 0 0};
    %load/vec4 v0x5615144b6710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5615144b6710_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x5615144b5b40;
T_11 ;
    %delay 5, 0;
    %vpi_call 5 63 "$display", "\012\011\011\011___________________________________________________" {0 0 0};
    %vpi_call 5 64 "$display", "\012\011\011\011 CHANGE OF REGISTER CONTENT STARTING FROM TIME #5" {0 0 0};
    %vpi_call 5 65 "$display", "\012\011\011\011___________________________________________________\012" {0 0 0};
    %vpi_call 5 66 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 5 67 "$display", "\011\011____________________________________________________________________" {0 0 0};
    %vpi_call 5 68 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x5615144b67f0, 0>, &A<v0x5615144b67f0, 1>, &A<v0x5615144b67f0, 2>, &A<v0x5615144b67f0, 3>, &A<v0x5615144b67f0, 4>, &A<v0x5615144b67f0, 5>, &A<v0x5615144b67f0, 6>, &A<v0x5615144b67f0, 7> {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5615144b7650;
T_12 ;
    %wait E_0x5615144b7810;
    %delay 1, 0;
    %load/vec4 v0x5615144b79a0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x5615144b7890_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5615144b4440;
T_13 ;
    %wait E_0x5615144b46d0;
    %load/vec4 v0x5615144b4a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %pushi/vec4 255, 255, 8;
    %cassign/vec4 v0x5615144b4930_0;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0x5615144b4750_0;
    %cassign/vec4 v0x5615144b4930_0;
    %cassign/link v0x5615144b4930_0, v0x5615144b4750_0;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0x5615144b4850_0;
    %cassign/vec4 v0x5615144b4930_0;
    %cassign/link v0x5615144b4930_0, v0x5615144b4850_0;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5615144b3e40;
T_14 ;
    %wait E_0x5615143a8170;
    %load/vec4 v0x5615144b4340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %pushi/vec4 255, 255, 8;
    %cassign/vec4 v0x5615144b42a0_0;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x5615144b40c0_0;
    %cassign/vec4 v0x5615144b42a0_0;
    %cassign/link v0x5615144b42a0_0, v0x5615144b40c0_0;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x5615144b41c0_0;
    %cassign/vec4 v0x5615144b42a0_0;
    %cassign/link v0x5615144b42a0_0, v0x5615144b41c0_0;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56151448c4f0;
T_15 ;
    %wait E_0x56151448c6c0;
    %load/vec4 v0x5615144b1ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %delay 1, 0;
    %load/vec4 v0x5615144b1de0_0;
    %store/vec4 v0x5615144b1be0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5615144b1ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %delay 1, 0;
    %load/vec4 v0x5615144b1ea0_0;
    %store/vec4 v0x5615144b1be0_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56151448b280;
T_16 ;
    %wait E_0x561514482c00;
    %load/vec4 v0x56151448bcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 255, 255, 8;
    %cassign/vec4 v0x56151448bda0_0;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v0x56151448b5a0_0;
    %cassign/vec4 v0x56151448bda0_0;
    %cassign/link v0x56151448bda0_0, v0x56151448b5a0_0;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v0x56151448b680_0;
    %cassign/vec4 v0x56151448bda0_0;
    %cassign/link v0x56151448bda0_0, v0x56151448b680_0;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v0x56151448b750_0;
    %cassign/vec4 v0x56151448bda0_0;
    %cassign/link v0x56151448bda0_0, v0x56151448b750_0;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v0x56151448b850_0;
    %cassign/vec4 v0x56151448bda0_0;
    %cassign/link v0x56151448bda0_0, v0x56151448b850_0;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v0x56151448b8f0_0;
    %cassign/vec4 v0x56151448bda0_0;
    %cassign/link v0x56151448bda0_0, v0x56151448b8f0_0;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v0x56151448ba20_0;
    %cassign/vec4 v0x56151448bda0_0;
    %cassign/link v0x56151448bda0_0, v0x56151448ba20_0;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v0x56151448bb00_0;
    %cassign/vec4 v0x56151448bda0_0;
    %cassign/link v0x56151448bda0_0, v0x56151448bb00_0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v0x56151448bbe0_0;
    %cassign/vec4 v0x56151448bda0_0;
    %cassign/link v0x56151448bda0_0, v0x56151448bbe0_0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56151448a0b0;
T_17 ;
    %wait E_0x5615143a83b0;
    %load/vec4 v0x5615144b2500_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615144b2370_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615144b2370_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561514489ed0;
T_18 ;
    %wait E_0x5615143a8030;
    %load/vec4 v0x5615144b8200_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5615144b8410_0, 0, 8;
    %load/vec4 v0x5615144b8200_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x5615144b9040_0, 0, 3;
    %load/vec4 v0x5615144b8200_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5615144b85f0_0, 0, 3;
    %load/vec4 v0x5615144b8200_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5615144b86b0_0, 0, 3;
    %load/vec4 v0x5615144b8200_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5615144b8140_0, 0, 8;
    %load/vec4 v0x5615144b8200_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5615144b8350_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x561514473030;
T_19 ;
    %wait E_0x5615144b4ef0;
    %delay 2, 0;
    %load/vec4 v0x5615144b9490_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5615144b9620, 4;
    %load/vec4 v0x5615144b9490_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5615144b9620, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5615144b9490_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5615144b9620, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x5615144b9490_0;
    %load/vec4a v0x5615144b9620, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5615144b93d0_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x561514473030;
T_20 ;
    %pushi/vec4 262154, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %pushi/vec4 327690, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %pushi/vec4 168166402, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %pushi/vec4 185009410, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %pushi/vec4 268305927, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5615144b9620, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x561514473030;
T_21 ;
    %vpi_call 2 403 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 404 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561514473030 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615144b9310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615144b9580_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615144b9580_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 415 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x561514473030;
T_22 ;
    %delay 4, 0;
    %load/vec4 v0x5615144b9310_0;
    %inv;
    %store/vec4 v0x5615144b9310_0, 0, 1;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./alu.v";
    "./MyShifter.v";
    "./register.v";
