{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487270720385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487270720385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 13:45:19 2017 " "Processing started: Thu Feb 16 13:45:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487270720385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270720385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270720385 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270735900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487270735977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sdc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sdc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdc_controller " "Found entity 1: sdc_controller" {  } { { "ip/sd_cont/sdc_controller.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_fifo_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_fifo_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_filler " "Found entity 1: sd_fifo_filler" {  } { { "ip/sd_cont/sd_fifo_filler.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_fifo_filler.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_xfer_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_xfer_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_xfer_trig " "Found entity 1: sd_data_xfer_trig" {  } { { "ip/sd_cont/sd_data_xfer_trig.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_xfer_trig.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_serial_host " "Found entity 1: sd_data_serial_host" {  } { { "ip/sd_cont/sd_data_serial_host.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_serial_host.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_master " "Found entity 1: sd_data_master" {  } { { "ip/sd_cont/sd_data_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_crc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_crc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_16 " "Found entity 1: sd_crc_16" {  } { { "ip/sd_cont/sd_crc_16.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_crc_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_crc_7.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_crc_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_7 " "Found entity 1: sd_crc_7" {  } { { "ip/sd_cont/sd_crc_7.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_crc_7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_controller_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_controller_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_wb " "Found entity 1: sd_controller_wb" {  } { { "ip/sd_cont/sd_controller_wb.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_controller_wb.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cont " "Found entity 1: sd_cont" {  } { { "ip/sd_cont/sd_cont.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cmd_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cmd_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_serial_host " "Found entity 1: sd_cmd_serial_host" {  } { { "ip/sd_cont/sd_cmd_serial_host.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cmd_serial_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busy_check BUSY_CHECK sd_cmd_master.v(80) " "Verilog HDL Declaration information at sd_cmd_master.v(80): object \"busy_check\" differs only in case from object \"BUSY_CHECK\" in the same scope" {  } { { "ip/sd_cont/sd_cmd_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cmd_master.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cmd_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cmd_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_master " "Found entity 1: sd_cmd_master" {  } { { "ip/sd_cont/sd_cmd_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cmd_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clock_divider " "Found entity 1: sd_clock_divider" {  } { { "ip/sd_cont/sd_clock_divider.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_clock_divider.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/monostable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/monostable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable_domain_cross " "Found entity 1: monostable_domain_cross" {  } { { "ip/sd_cont/monostable_domain_cross.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/monostable_domain_cross.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/generic_fifo_dc_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/generic_fifo_dc_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_fifo_dc_gray " "Found entity 1: generic_fifo_dc_gray" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_fifo_dc_gray.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757478 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do generic_dpram.v(123) " "Verilog HDL Declaration warning at generic_dpram.v(123): \"do\" is SystemVerilog-2005 keyword" {  } { { "ip/sd_cont/generic_dpram.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_dpram.v" 123 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1487270757483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/generic_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/generic_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_dpram " "Found entity 1: generic_dpram" {  } { { "ip/sd_cont/generic_dpram.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_dpram.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "ip/sd_cont/edge_detect.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/edge_detect.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/bistable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/bistable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 bistable_domain_cross " "Found entity 1: bistable_domain_cross" {  } { { "ip/sd_cont/bistable_domain_cross.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/bistable_domain_cross.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/ece423_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/ece423_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS " "Found entity 1: ECE423_QSYS" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_001 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter " "Found entity 1: ECE423_QSYS_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_timing_adapter_0 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_timing_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_irq_mapper " "Found entity 1: ECE423_QSYS_irq_mapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_2 " "Found entity 1: ECE423_QSYS_mm_interconnect_2" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757619 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_2_rsp_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_2_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_2_rsp_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_2_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_2_cmd_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_2_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_2_cmd_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_2_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_2_router_002_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_2_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757689 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_2_router_002 " "Found entity 2: ECE423_QSYS_mm_interconnect_2_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_2_router_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_2_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757699 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_2_router " "Found entity 2: ECE423_QSYS_mm_interconnect_2_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1 " "Found entity 1: ECE423_QSYS_mm_interconnect_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_rsp_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_1_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_rsp_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_1_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_cmd_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_1_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_cmd_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_1_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_router_005_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_1_router_005_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757789 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_1_router_005 " "Found entity 2: ECE423_QSYS_mm_interconnect_1_router_005" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270757794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_router_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_1_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757796 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_1_router " "Found entity 2: ECE423_QSYS_mm_interconnect_1_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_026.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_026.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_011.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_011.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux_025.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_demux_025 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_demux_025" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux_025.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux_025.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270757997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270757997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758049 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758049 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758049 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758049 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758102 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_029.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_029.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_029_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_029_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758110 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_029 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_029" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_015_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_015_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758118 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_015 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_015" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_014_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_014_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758126 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_014 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_014" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_013_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_013_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758133 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_013 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_013" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758141 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_004 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_004" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758148 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_003 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758156 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_002 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758164 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_001 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270758169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758172 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270758172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270758172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ycbcr_to_rgb_streaming_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ycbcr_to_rgb_streaming_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ycbcr_to_rgb_streaming_interface-main " "Found design unit 1: ycbcr_to_rgb_streaming_interface-main" {  } { { "ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb_streaming_interface.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb_streaming_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759075 ""} { "Info" "ISGN_ENTITY_NAME" "1 ycbcr_to_rgb_streaming_interface " "Found entity 1: ycbcr_to_rgb_streaming_interface" {  } { { "ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb_streaming_interface.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb_streaming_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ycbcr_to_rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ycbcr_to_rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ycbcr_to_rgb-main " "Found design unit 1: ycbcr_to_rgb-main" {  } { { "ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759082 ""} { "Info" "ISGN_ENTITY_NAME" "1 ycbcr_to_rgb " "Found entity 1: ycbcr_to_rgb" {  } { { "ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_pll " "Found entity 1: ECE423_QSYS_video_pll" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_fifo.v 3 3 " "Found 3 design units, including 3 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_fifo_dual_clock_fifo " "Found entity 1: ECE423_QSYS_video_fifo_dual_clock_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759097 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_video_fifo_dcfifo_with_controls " "Found entity 2: ECE423_QSYS_video_fifo_dcfifo_with_controls" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759097 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_video_fifo " "Found entity 3: ECE423_QSYS_video_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_dma " "Found entity 1: ECE423_QSYS_video_dma" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "ECE423_QSYS/synthesis/submodules/read_burst_control.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "ECE423_QSYS/synthesis/submodules/csr_block.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "ECE423_QSYS/synthesis/submodules/response_block.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "ECE423_QSYS/synthesis/submodules/read_signal_breakout.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "ECE423_QSYS/synthesis/submodules/write_signal_breakout.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_video_sync_generator " "Found entity 1: altera_avalon_video_sync_generator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_timer_1 " "Found entity 1: ECE423_QSYS_timer_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_timer_0 " "Found entity 1: ECE423_QSYS_timer_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sysid " "Found entity 1: ECE423_QSYS_sysid" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer " "Found entity 1: ECE423_QSYS_sram_sharer" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759233 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer_arbiter " "Found entity 1: ECE423_QSYS_sram_sharer_arbiter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer_pin_sharer " "Found entity 1: ECE423_QSYS_sram_sharer_pin_sharer" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_bridge " "Found entity 1: ECE423_QSYS_sram_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram " "Found entity 1: ECE423_QSYS_sram" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cont " "Found entity 1: sd_cont" {  } { { "ECE423_QSYS/synthesis/submodules/sd_cont.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sd_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/pixel_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/pixel_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Conv " "Found entity 1: Pixel_Conv" {  } { { "ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mdma_to_idct_accel.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mdma_to_idct_accel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mdma_to_idct_accel " "Found entity 1: ECE423_QSYS_mdma_to_idct_accel" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mdma_from_idct_accel.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mdma_from_idct_accel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mdma_from_idct_accel " "Found entity 1: ECE423_QSYS_mdma_from_idct_accel" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file ece423_qsys/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759344 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759344 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759344 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759344 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759344 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759344 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759344 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "ECE423_QSYS/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2 " "Found entity 1: ECE423_QSYS_lpddr2" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0 " "Found entity 1: ECE423_QSYS_lpddr2_s0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759436 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759436 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_irq_mapper " "Found entity 1: ECE423_QSYS_lpddr2_s0_irq_mapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759546 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759555 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759563 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759571 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759579 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759587 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759640 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1487270759646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759648 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_clock_pair_generator " "Found entity 1: ECE423_QSYS_lpddr2_p0_clock_pair_generator" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_memphy " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_memphy" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_ldc " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_ldc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_io_pads " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_io_pads" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_generic_ddio " "Found entity 1: ECE423_QSYS_lpddr2_p0_generic_ddio" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_reset " "Found entity 1: ECE423_QSYS_lpddr2_p0_reset" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_reset_sync " "Found entity 1: ECE423_QSYS_lpddr2_p0_reset_sync" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_phy_csr " "Found entity 1: ECE423_QSYS_lpddr2_p0_phy_csr" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_iss_probe " "Found entity 1: ECE423_QSYS_lpddr2_p0_iss_probe" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0 " "Found entity 1: ECE423_QSYS_lpddr2_p0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_altdqdqs " "Found entity 1: ECE423_QSYS_lpddr2_p0_altdqdqs" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_pll0 " "Found entity 1: ECE423_QSYS_lpddr2_pll0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_ledg " "Found entity 1: ECE423_QSYS_ledg" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_key " "Found entity 1: ECE423_QSYS_key" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: ECE423_QSYS_jtag_uart_sim_scfifo_w" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759934 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_jtag_uart_scfifo_w " "Found entity 2: ECE423_QSYS_jtag_uart_scfifo_w" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759934 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: ECE423_QSYS_jtag_uart_sim_scfifo_r" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759934 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE423_QSYS_jtag_uart_scfifo_r " "Found entity 4: ECE423_QSYS_jtag_uart_scfifo_r" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759934 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE423_QSYS_jtag_uart " "Found entity 5: ECE423_QSYS_jtag_uart" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/idct_1d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/idct_1d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idct_1D-a_idct_1D " "Found design unit 1: idct_1D-a_idct_1D" {  } { { "ECE423_QSYS/synthesis/submodules/idct_1D.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_1D.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759941 ""} { "Info" "ISGN_ENTITY_NAME" "1 idct_1D " "Found entity 1: idct_1D" {  } { { "ECE423_QSYS/synthesis/submodules/idct_1D.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_1D.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/idct_2d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/idct_2d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idct_2D-main " "Found design unit 1: idct_2D-main" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2D.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2D.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759948 ""} { "Info" "ISGN_ENTITY_NAME" "1 idct_2D " "Found entity 1: idct_2D" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2D.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2D.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/idct_2d_streaming_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/idct_2d_streaming_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idct_2D_streaming_interface-main " "Found design unit 1: idct_2D_streaming_interface-main" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2d_streaming_interface.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2d_streaming_interface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759954 ""} { "Info" "ISGN_ENTITY_NAME" "1 idct_2D_streaming_interface " "Found entity 1: idct_2D_streaming_interface" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2d_streaming_interface.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2d_streaming_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_i2c_sda " "Found entity 1: ECE423_QSYS_i2c_sda" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_i2c_scl " "Found entity 1: ECE423_QSYS_i2c_scl" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu " "Found entity 1: ECE423_QSYS_cpu" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270759982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270759982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_ic_data_module " "Found entity 1: ECE423_QSYS_cpu_cpu_ic_data_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_cpu_cpu_ic_tag_module " "Found entity 2: ECE423_QSYS_cpu_cpu_ic_tag_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_cpu_cpu_bht_module " "Found entity 3: ECE423_QSYS_cpu_cpu_bht_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE423_QSYS_cpu_cpu_register_bank_a_module " "Found entity 4: ECE423_QSYS_cpu_cpu_register_bank_a_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE423_QSYS_cpu_cpu_register_bank_b_module " "Found entity 5: ECE423_QSYS_cpu_cpu_register_bank_b_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "6 ECE423_QSYS_cpu_cpu_dc_tag_module " "Found entity 6: ECE423_QSYS_cpu_cpu_dc_tag_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "7 ECE423_QSYS_cpu_cpu_dc_data_module " "Found entity 7: ECE423_QSYS_cpu_cpu_dc_data_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "8 ECE423_QSYS_cpu_cpu_dc_victim_module " "Found entity 8: ECE423_QSYS_cpu_cpu_dc_victim_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "9 ECE423_QSYS_cpu_cpu_nios2_oci_debug " "Found entity 9: ECE423_QSYS_cpu_cpu_nios2_oci_debug" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "10 ECE423_QSYS_cpu_cpu_nios2_oci_break " "Found entity 10: ECE423_QSYS_cpu_cpu_nios2_oci_break" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "11 ECE423_QSYS_cpu_cpu_nios2_oci_xbrk " "Found entity 11: ECE423_QSYS_cpu_cpu_nios2_oci_xbrk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "12 ECE423_QSYS_cpu_cpu_nios2_oci_dbrk " "Found entity 12: ECE423_QSYS_cpu_cpu_nios2_oci_dbrk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "13 ECE423_QSYS_cpu_cpu_nios2_oci_itrace " "Found entity 13: ECE423_QSYS_cpu_cpu_nios2_oci_itrace" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "14 ECE423_QSYS_cpu_cpu_nios2_oci_td_mode " "Found entity 14: ECE423_QSYS_cpu_cpu_nios2_oci_td_mode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "15 ECE423_QSYS_cpu_cpu_nios2_oci_dtrace " "Found entity 15: ECE423_QSYS_cpu_cpu_nios2_oci_dtrace" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "16 ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "17 ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "18 ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "19 ECE423_QSYS_cpu_cpu_nios2_oci_fifo " "Found entity 19: ECE423_QSYS_cpu_cpu_nios2_oci_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "20 ECE423_QSYS_cpu_cpu_nios2_oci_pib " "Found entity 20: ECE423_QSYS_cpu_cpu_nios2_oci_pib" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "21 ECE423_QSYS_cpu_cpu_nios2_oci_im " "Found entity 21: ECE423_QSYS_cpu_cpu_nios2_oci_im" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "22 ECE423_QSYS_cpu_cpu_nios2_performance_monitors " "Found entity 22: ECE423_QSYS_cpu_cpu_nios2_performance_monitors" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "23 ECE423_QSYS_cpu_cpu_nios2_avalon_reg " "Found entity 23: ECE423_QSYS_cpu_cpu_nios2_avalon_reg" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "24 ECE423_QSYS_cpu_cpu_ociram_sp_ram_module " "Found entity 24: ECE423_QSYS_cpu_cpu_ociram_sp_ram_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "25 ECE423_QSYS_cpu_cpu_nios2_ocimem " "Found entity 25: ECE423_QSYS_cpu_cpu_nios2_ocimem" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "26 ECE423_QSYS_cpu_cpu_nios2_oci " "Found entity 26: ECE423_QSYS_cpu_cpu_nios2_oci" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""} { "Info" "ISGN_ENTITY_NAME" "27 ECE423_QSYS_cpu_cpu " "Found entity 27: ECE423_QSYS_cpu_cpu" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270761755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_sysclk " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_sysclk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270761763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_tck " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_tck" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270761769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_wrapper " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270761775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_mult_cell " "Found entity 1: ECE423_QSYS_cpu_cpu_mult_cell" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270761781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_test_bench " "Found entity 1: ECE423_QSYS_cpu_cpu_test_bench" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270761789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_c5g.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_c5g.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_C5G " "Found entity 1: ECE423_C5G" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270761795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270761795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sram_addr_dummy ECE423_C5G.v(111) " "Verilog HDL Implicit Net warning at ECE423_C5G.v(111): created implicit net for \"sram_addr_dummy\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270761804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE423_C5G " "Elaborating entity \"ECE423_C5G\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487270762852 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ECE423_C5G.v(27) " "Output port \"HEX0\" at ECE423_C5G.v(27) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487270762855 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ECE423_C5G.v(28) " "Output port \"HEX1\" at ECE423_C5G.v(28) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487270762855 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ECE423_C5G.v(29) " "Output port \"HEX2\" at ECE423_C5G.v(29) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487270762855 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ECE423_C5G.v(30) " "Output port \"HEX3\" at ECE423_C5G.v(30) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487270762855 "|ECE423_C5G"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS ECE423_QSYS:u0 " "Elaborating entity \"ECE423_QSYS\" for hierarchy \"ECE423_QSYS:u0\"" {  } { { "ECE423_C5G.v" "u0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270762881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu " "Elaborating entity \"ECE423_QSYS_cpu\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "cpu" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270763267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu " "Elaborating entity \"ECE423_QSYS_cpu_cpu\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" "cpu" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270763314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_test_bench ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_test_bench:the_ECE423_QSYS_cpu_cpu_test_bench " "Elaborating entity \"ECE423_QSYS_cpu_cpu_test_bench\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_test_bench:the_ECE423_QSYS_cpu_cpu_test_bench\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_test_bench" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 6198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ic_data_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ic_data_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ic_data" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764436 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270764436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270764552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270764552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ic_tag_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ic_tag_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ic_tag" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764679 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270764679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_vgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270764830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270764830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_bht_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht " "Elaborating entity \"ECE423_QSYS_cpu_cpu_bht_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_bht" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270764950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270764950 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270764950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270765064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270765064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_register_bank_a_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a " "Elaborating entity \"ECE423_QSYS_cpu_cpu_register_bank_a_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_register_bank_a" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 8403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765180 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270765180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270765324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270765324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_register_bank_b_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_b_module:ECE423_QSYS_cpu_cpu_register_bank_b " "Elaborating entity \"ECE423_QSYS_cpu_cpu_register_bank_b_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_b_module:ECE423_QSYS_cpu_cpu_register_bank_b\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_register_bank_b" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 8421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_mult_cell ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell " "Elaborating entity \"ECE423_QSYS_cpu_cpu_mult_cell\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_mult_cell" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765536 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270765536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270765660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270765660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270765904 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270765904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270765999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766270 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766358 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270766978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270767017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270767029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270767066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270767082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_tag_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_tag_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_tag" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270768693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270768727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270768749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768749 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270768749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsi1 " "Found entity 1: altsyncram_lsi1" {  } { { "db/altsyncram_lsi1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_lsi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270768860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270768860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsi1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lsi1:auto_generated " "Elaborating entity \"altsyncram_lsi1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270768863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_data_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_data_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_data" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270768915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270768950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270768972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270768972 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270768972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eql1 " "Found entity 1: altsyncram_eql1" {  } { { "db/altsyncram_eql1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_eql1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270769095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270769095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eql1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_eql1:auto_generated " "Elaborating entity \"altsyncram_eql1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_eql1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_victim_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_victim_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_victim" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769220 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270769220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270769335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270769335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 10612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_debug ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_debug\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_debug" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270769545 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270769545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_break ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_break:the_ECE423_QSYS_cpu_cpu_nios2_oci_break " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_break\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_break:the_ECE423_QSYS_cpu_cpu_nios2_oci_break\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_break" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_xbrk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_xbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_xbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_dbrk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_itrace ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_itrace\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_dtrace ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_td_mode ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\|ECE423_QSYS_cpu_cpu_nios2_oci_td_mode:ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\|ECE423_QSYS_cpu_cpu_nios2_oci_td_mode:ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270769968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_pib ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_pib:the_ECE423_QSYS_cpu_cpu_nios2_oci_pib " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_pib\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_pib:the_ECE423_QSYS_cpu_cpu_nios2_oci_pib\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_pib" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_im ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_im:the_ECE423_QSYS_cpu_cpu_nios2_oci_im " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_im\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_im:the_ECE423_QSYS_cpu_cpu_nios2_oci_im\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_im" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_avalon_reg ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_avalon_reg:the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_avalon_reg\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_avalon_reg:the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_ocimem ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_ocimem\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_ocimem" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ociram_sp_ram_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ociram_sp_ram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770292 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270770292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270770421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270770421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_wrapper ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_wrapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_tck ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_tck:the_ECE423_QSYS_cpu_cpu_debug_slave_tck " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_tck\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_tck:the_ECE423_QSYS_cpu_cpu_debug_slave_tck\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_tck" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_sysclk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_sysclk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "ECE423_QSYS_cpu_cpu_debug_slave_phy" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270770682 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270770682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270770966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_i2c_scl ECE423_QSYS:u0\|ECE423_QSYS_i2c_scl:i2c_scl " "Elaborating entity \"ECE423_QSYS_i2c_scl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_i2c_scl:i2c_scl\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "i2c_scl" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270771012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_i2c_sda ECE423_QSYS:u0\|ECE423_QSYS_i2c_sda:i2c_sda " "Elaborating entity \"ECE423_QSYS_i2c_sda\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_i2c_sda:i2c_sda\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "i2c_sda" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270771031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct_2D_streaming_interface ECE423_QSYS:u0\|idct_2D_streaming_interface:idct_accelerator_2d " "Elaborating entity \"idct_2D_streaming_interface\" for hierarchy \"ECE423_QSYS:u0\|idct_2D_streaming_interface:idct_accelerator_2d\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "idct_accelerator_2d" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270771056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct_2D ECE423_QSYS:u0\|idct_2D_streaming_interface:idct_accelerator_2d\|idct_2D:i2d " "Elaborating entity \"idct_2D\" for hierarchy \"ECE423_QSYS:u0\|idct_2D_streaming_interface:idct_accelerator_2d\|idct_2D:i2d\"" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2d_streaming_interface.vhd" "i2d" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2d_streaming_interface.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270771115 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_block " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_block\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1487270771409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "idct_1D ECE423_QSYS:u0\|idct_2D_streaming_interface:idct_accelerator_2d\|idct_2D:i2d\|idct_1D:i1d A:a_idct_1d " "Elaborating entity \"idct_1D\" using architecture \"A:a_idct_1d\" for hierarchy \"ECE423_QSYS:u0\|idct_2D_streaming_interface:idct_accelerator_2d\|idct_2D:i2d\|idct_1D:i1d\"" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2D.vhd" "i1d" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/idct_2D.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270771509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"ECE423_QSYS_jtag_uart\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "jtag_uart" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270771653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart_scfifo_w ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"ECE423_QSYS_jtag_uart_scfifo_w\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "the_ECE423_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270771682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270772173 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270772173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270772284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270772284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270772325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270772325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270772368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270772368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270772485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270772485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270772616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270772616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270772747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270772747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart_scfifo_r ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_r:the_ECE423_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"ECE423_QSYS_jtag_uart_scfifo_r\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_r:the_ECE423_QSYS_jtag_uart_scfifo_r\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "the_ECE423_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270772787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "ECE423_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270773409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270773409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270773409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270773409 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270773409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_key ECE423_QSYS:u0\|ECE423_QSYS_key:key " "Elaborating entity \"ECE423_QSYS_key\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_key:key\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "key" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_ledg ECE423_QSYS:u0\|ECE423_QSYS_ledg:ledg " "Elaborating entity \"ECE423_QSYS_ledg\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_ledg:ledg\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "ledg" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2 " "Elaborating entity \"ECE423_QSYS_lpddr2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "lpddr2" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_pll0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0 " "Elaborating entity \"ECE423_QSYS_lpddr2_pll0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "pll0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773726 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models ECE423_QSYS_lpddr2_pll0.sv(157) " "Verilog HDL Display System Task info at ECE423_QSYS_lpddr2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270773729 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0 " "Elaborating entity \"ECE423_QSYS_lpddr2_p0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "p0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773761 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models ECE423_QSYS_lpddr2_p0.sv(391) " "Verilog HDL Display System Task info at ECE423_QSYS_lpddr2_p0.sv(391): Using Regular core emif simulation models" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270773768 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_memphy ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_memphy\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "umemphy" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270773863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487270773870 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270773872 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_afi_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_avl_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_ldc ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_ldc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_io_pads ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_io_pads\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774260 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487270774288 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487270774288 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487270774288 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1487270774288 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_ldc ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_ldc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:uaddress_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ubank_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ubank_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ucmd_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ureset_n_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270774779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270774779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270774779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270774779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270774779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270774779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270774779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270774779 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270774779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270774884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270774884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_clock_pair_generator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_clock_pair_generator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_altdqdqs ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_altdqdqs\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270774991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "s0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270775382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_rst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270775469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "cpu_inst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270775492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270775728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270775771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270775805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270775831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270775832 ""}  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270775832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270775972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270775972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270775975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270776503 ""}  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270776503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270776610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270776610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270776759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270776759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270776876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270776876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270776969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777036 ""}  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270777036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270777159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270777159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "trk_mm_bridge" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "hphy_bridge" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_trk_mgr_inst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777317 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777317 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777317 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777320 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777320 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777321 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777323 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777324 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777325 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777326 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777327 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777328 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777328 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777329 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777330 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777331 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777331 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777331 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777332 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777332 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777333 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777335 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777335 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270777335 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_mem" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3584 " "Parameter \"maximum_depth\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3584 " "Parameter \"numwords_a\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ECE423_QSYS_lpddr2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"ECE423_QSYS_lpddr2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270777819 ""}  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270777819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8k1 " "Found entity 1: altsyncram_p8k1" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p8k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270777956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270777956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8k1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_p8k1:auto_generated " "Elaborating entity \"altsyncram_p8k1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_p8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270777959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "mm_interconnect_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270778447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270778828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270778860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270778894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270778933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270778972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_005" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270779999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "mm_interconnect_1" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "router" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "router_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_limiter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270780991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_irq_mapper ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_irq_mapper:irq_mapper " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_irq_mapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_irq_mapper:irq_mapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "irq_mapper" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270781066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "c0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270781100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270781181 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270781181 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (32)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270781181 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270781182 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270781182 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270781182 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "oct0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "dll0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mdma_from_idct_accel ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel " "Elaborating entity \"ECE423_QSYS_mdma_from_idct_accel\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "mdma_from_idct_accel" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "dispatcher_internal" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782436 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1487270782439 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270782516 ""}  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270782516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5j1 " "Found entity 1: altsyncram_p5j1" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270782695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270782695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p5j1 ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated " "Elaborating entity \"altsyncram_p5j1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_response_block" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "write_mstr_internal" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270782937 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(752) " "Verilog HDL Case Statement information at write_master.v(752): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 752 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1487270782968 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270783425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270783441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270783441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270783441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270783441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270783441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270783441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270783441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270783441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270783441 ""}  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270783441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9d71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9d71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9d71 " "Found entity 1: scfifo_9d71" {  } { { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270783565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270783565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9d71 ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated " "Elaborating entity \"scfifo_9d71\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270783568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s471 " "Found entity 1: a_dpfifo_s471" {  } { { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270783613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270783613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s471 ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo " "Elaborating entity \"a_dpfifo_s471\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\"" {  } { { "db/scfifo_9d71.tdf" "dpfifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270783617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpn1 " "Found entity 1: altsyncram_tpn1" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270783763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270783763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpn1 ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram " "Elaborating entity \"altsyncram_tpn1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\"" {  } { { "db/a_dpfifo_s471.tdf" "FIFOram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270783768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gm8 " "Found entity 1: cmpr_gm8" {  } { { "db/cmpr_gm8.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/cmpr_gm8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270783932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270783932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cmpr_gm8:almost_full_comparer " "Elaborating entity \"cmpr_gm8\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cmpr_gm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s471.tdf" "almost_full_comparer" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270783936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cmpr_gm8:three_comparison " "Elaborating entity \"cmpr_gm8\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cmpr_gm8:three_comparison\"" {  } { { "db/a_dpfifo_s471.tdf" "three_comparison" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270783952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270784074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270784074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cntr_mgb:rd_ptr_msb " "Elaborating entity \"cntr_mgb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cntr_mgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s471.tdf" "rd_ptr_msb" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270784078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/cntr_ai7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270784203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270784203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cntr_ai7:usedw_counter " "Elaborating entity \"cntr_ai7\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cntr_ai7:usedw_counter\"" {  } { { "db/a_dpfifo_s471.tdf" "usedw_counter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270784208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/cntr_uhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270784332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270784332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cntr_uhb:wr_ptr " "Elaborating entity \"cntr_uhb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|cntr_uhb:wr_ptr\"" {  } { { "db/a_dpfifo_s471.tdf" "wr_ptr" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270784338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270784370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270784439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\"" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270784458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270784479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270784505 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(260) " "Verilog HDL Case Statement information at write_burst_control.v(260): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_burst_control.v" 260 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1487270784510 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mdma_to_idct_accel ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel " "Elaborating entity \"ECE423_QSYS_mdma_to_idct_accel\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "mdma_to_idct_accel" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270785084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "dispatcher_internal" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270785179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270785291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal " "Elaborating entity \"read_master\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "read_mstr_internal" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270785477 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1487270785495 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270785562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_master_to_st_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270785981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270785996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270785996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270785996 ""}  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270785996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8d71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8d71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8d71 " "Found entity 1: scfifo_8d71" {  } { { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270786096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270786096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8d71 ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated " "Elaborating entity \"scfifo_8d71\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270786099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r471 " "Found entity 1: a_dpfifo_r471" {  } { { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270786138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270786138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r471 ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo " "Elaborating entity \"a_dpfifo_r471\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\"" {  } { { "db/scfifo_8d71.tdf" "dpfifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270786142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpn1 " "Found entity 1: altsyncram_rpn1" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270786284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270786284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpn1 ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram " "Elaborating entity \"altsyncram_rpn1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\"" {  } { { "db/a_dpfifo_r471.tdf" "FIFOram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270786288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_read_burst_control" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270786396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Conv ECE423_QSYS:u0\|Pixel_Conv:pixel_conv " "Elaborating entity \"Pixel_Conv\" for hierarchy \"ECE423_QSYS:u0\|Pixel_Conv:pixel_conv\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "pixel_conv" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Pixel_Conv.v(113) " "Verilog HDL assignment warning at Pixel_Conv.v(113): truncated value with size 2 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270788013 "|ECE423_C5G|ECE423_QSYS:u0|Pixel_Conv:pixel_conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE423_QSYS:u0\|altera_reset_controller:reset_controller_0 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE423_QSYS:u0\|altera_reset_controller:reset_controller_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "reset_controller_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE423_QSYS:u0\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE423_QSYS:u0\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cont ECE423_QSYS:u0\|sd_cont:sd_cont " "Elaborating entity \"sd_cont\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sd_cont" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdc_controller ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller " "Elaborating entity \"sdc_controller\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\"" {  } { { "ECE423_QSYS/synthesis/submodules/sd_cont.v" "u_sdc_controller" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/sd_cont.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clock_divider ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0 " "Elaborating entity \"sd_clock_divider\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\"" {  } { { "ip/sd_cont/sdc_controller.v" "clock_divider0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_master ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_master:sd_cmd_master0 " "Elaborating entity \"sd_cmd_master\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_master:sd_cmd_master0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_cmd_master0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_serial_host ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0 " "Elaborating entity \"sd_cmd_serial_host\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_serial_host0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_7 ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\|sd_crc_7:CRC_7 " "Elaborating entity \"sd_crc_7\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\|sd_crc_7:CRC_7\"" {  } { { "ip/sd_cont/sd_cmd_serial_host.v" "CRC_7" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_cmd_serial_host.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_master ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_master:sd_data_master0 " "Elaborating entity \"sd_data_master\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_master:sd_data_master0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_master0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_serial_host ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0 " "Elaborating entity \"sd_data_serial_host\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_serial_host0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_16 ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i " "Elaborating entity \"sd_crc_16\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i\"" {  } { { "ip/sd_cont/sd_data_serial_host.v" "CRC_16_gen\[0\].CRC_16_i" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_data_serial_host.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_fifo_filler ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0 " "Elaborating entity \"sd_fifo_filler\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_fifo_filler0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_fifo_dc_gray ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0 " "Elaborating entity \"generic_fifo_dc_gray\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\"" {  } { { "ip/sd_cont/sd_fifo_filler.v" "generic_fifo_dc_gray0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_fifo_filler.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_dpram ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0 " "Elaborating entity \"generic_dpram\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\"" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "u0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_fifo_dc_gray.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_fifo_dc_gray ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1 " "Elaborating entity \"generic_fifo_dc_gray\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\"" {  } { { "ip/sd_cont/sd_fifo_filler.v" "generic_fifo_dc_gray1" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_fifo_filler.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_dpram ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0 " "Elaborating entity \"generic_dpram\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\"" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "u0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/generic_fifo_dc_gray.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_xfer_trig ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_xfer_trig:sd_data_xfer_trig0 " "Elaborating entity \"sd_data_xfer_trig\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_xfer_trig:sd_data_xfer_trig0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_xfer_trig0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller_wb ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_controller_wb:sd_controller_wb0 " "Elaborating entity \"sd_controller_wb\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_controller_wb:sd_controller_wb0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_controller_wb0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|edge_detect:cmd_start_edge " "Elaborating entity \"edge_detect\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|edge_detect:cmd_start_edge\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_start_edge" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monostable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|monostable_domain_cross:cmd_start_cross " "Elaborating entity \"monostable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|monostable_domain_cross:cmd_start_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_start_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:argument_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:argument_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "argument_reg_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:command_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:command_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "command_reg_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:software_reset_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:software_reset_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "software_reset_reg_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:timeout_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:timeout_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "timeout_reg_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:block_size_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:block_size_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "block_size_reg_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:cmd_int_status_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:cmd_int_status_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_int_status_reg_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270788985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:clock_divider_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:clock_divider_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "clock_divider_reg_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:data_int_status_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:data_int_status_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "data_int_status_reg_cross" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sdc_controller.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram ECE423_QSYS:u0\|ECE423_QSYS_sram:sram " "Elaborating entity \"ECE423_QSYS_sram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_translator:tdt\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "tdt" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270789092 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_sram:sram|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_merlin_slave_translator:slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "slave_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_aggregator:tda\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "tda" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_bridge ECE423_QSYS:u0\|ECE423_QSYS_sram_bridge:sram_bridge " "Elaborating entity \"ECE423_QSYS_sram_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_bridge:sram_bridge\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sram_bridge" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer " "Elaborating entity \"ECE423_QSYS_sram_sharer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sram_sharer" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer_pin_sharer ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer " "Elaborating entity \"ECE423_QSYS_sram_sharer_pin_sharer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "pin_sharer" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ECE423_QSYS_sram_sharer_pin_sharer.sv(82) " "Verilog HDL assignment warning at ECE423_QSYS_sram_sharer_pin_sharer.sv(82): truncated value with size 32 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270789238 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_sram_sharer:sram_sharer|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer_arbiter ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter " "Elaborating entity \"ECE423_QSYS_sram_sharer_arbiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "arbiter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" "arb" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sysid ECE423_QSYS:u0\|ECE423_QSYS_sysid:sysid " "Elaborating entity \"ECE423_QSYS_sysid\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sysid:sysid\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sysid" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_timer_0 ECE423_QSYS:u0\|ECE423_QSYS_timer_0:timer_0 " "Elaborating entity \"ECE423_QSYS_timer_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_timer_0:timer_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "timer_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_timer_1 ECE423_QSYS:u0\|ECE423_QSYS_timer_1:timer_1 " "Elaborating entity \"ECE423_QSYS_timer_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_timer_1:timer_1\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "timer_1" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_video_sync_generator ECE423_QSYS:u0\|altera_avalon_video_sync_generator:video " "Elaborating entity \"altera_avalon_video_sync_generator\" for hierarchy \"ECE423_QSYS:u0\|altera_avalon_video_sync_generator:video\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "video" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_video_sync_generator.v(342) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(342): truncated value with size 32 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270789463 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_avalon_video_sync_generator.v(376) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(376): truncated value with size 32 to match size of target (10)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270789464 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_avalon_video_sync_generator.v(409) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(409): truncated value with size 32 to match size of target (10)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270789465 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_dma ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma " "Elaborating entity \"ECE423_QSYS_video_dma\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "video_dma" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "dispatcher_internal" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789769 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1487270789774 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270789842 ""}  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270789842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5j1 " "Found entity 1: altsyncram_n5j1" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270789991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270789991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5j1 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated " "Elaborating entity \"altsyncram_n5j1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270789993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_response_block" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270790144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal " "Elaborating entity \"read_master\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "read_mstr_internal" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270790166 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1487270790180 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270790229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_read_burst_control" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270790686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo " "Elaborating entity \"ECE423_QSYS_video_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "video_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270790707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo_dcfifo_with_controls ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"ECE423_QSYS_video_fifo_dcfifo_with_controls\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "the_dcfifo_with_controls" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270790731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo_dual_clock_fifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo " "Elaborating entity \"ECE423_QSYS_video_fifo_dual_clock_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "the_dcfifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270790751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "dual_clock_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270791454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270791471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270791472 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270791472 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270791621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f4p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_f4p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f4p1 " "Found entity 1: dcfifo_f4p1" {  } { { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270791622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270791622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f4p1 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated " "Elaborating entity \"dcfifo_f4p1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270791625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_gray2bin_g9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270791673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270791673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_gray2bin_g9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_gray2bin_g9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_f4p1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270791676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270791802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270791802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_f4p1.tdf" "rdptr_g1p" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270791806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270791913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270791913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_f4p1.tdf" "wrptr_g1p" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270791916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6d1 " "Found entity 1: altsyncram_a6d1" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270792043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270792043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6d1 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram " "Elaborating entity \"altsyncram_a6d1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\"" {  } { { "db/dcfifo_f4p1.tdf" "fifo_ram" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270792117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270792117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_f4p1.tdf" "rs_dgwp" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270792157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270792157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270792201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270792201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_f4p1.tdf" "ws_brp" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270792248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270792248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_f4p1.tdf" "ws_dgrp" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270792289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270792289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270792429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270792429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_f4p1.tdf" "rdempty_eq_comp" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_pll ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll " "Elaborating entity \"ECE423_QSYS_video_pll\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "video_pll" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "altera_pll_i" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792557 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1487270792617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487270792638 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1487270792638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ycbcr_to_rgb_streaming_interface ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator " "Elaborating entity \"ycbcr_to_rgb_streaming_interface\" for hierarchy \"ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "ycbcr_to_rgb_accelerator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ycbcr_to_rgb ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\|ycbcr_to_rgb:ycbr_to_rgb_inst A:main " "Elaborating entity \"ycbcr_to_rgb\" using architecture \"A:main\" for hierarchy \"ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\|ycbcr_to_rgb:ycbr_to_rgb_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb_streaming_interface.vhd" "ycbr_to_rgb_inst" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb_streaming_interface.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "mm_interconnect_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270792754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sd_cont_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sd_cont_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_master_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lpddr2_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lpddr2_avl_0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_csr_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_csr_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_descriptor_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270796997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "timer_1_s1_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "ledg_s1_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_cont_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_cont_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_slave_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_uas_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sd_cont_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sd_cont_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_master_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lpddr2_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lpddr2_avl_0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270797808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent_rdata_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270799367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270799638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270799698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270799743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent_rdata_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270799858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent_rdata_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\|ECE423_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\|ECE423_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_002_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_003 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_003" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_003_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_004 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_004\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_004" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_004_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\|ECE423_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\|ECE423_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_013 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_013\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_013:router_013\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_013" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270800986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_013_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_013:router_013\|ECE423_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_013_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_013:router_013\|ECE423_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_014 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_014\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_014:router_014\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_014" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_014_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_014:router_014\|ECE423_QSYS_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_014_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_014:router_014\|ECE423_QSYS_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_015 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_015\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_015:router_015\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_015" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_015_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_015:router_015\|ECE423_QSYS_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_015_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_015:router_015\|ECE423_QSYS_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_015.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_029 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_029:router_029 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_029\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_029:router_029\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_029" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_029_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_029:router_029\|ECE423_QSYS_mm_interconnect_0_router_029_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_029_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_029:router_029\|ECE423_QSYS_mm_interconnect_0_router_029_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_029.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 27 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270801328 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 27 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270801380 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270801472 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270801664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_debug_mem_slave_burst_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270802317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270802342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270802357 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_burst_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270802491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270802523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(798) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(798): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270802545 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270802661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_burst_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 11458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1487270804116 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_uas_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 11631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 11654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 11677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 11694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 11717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 12177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_demux_025 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_demux_025:rsp_demux_025 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_demux_025\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_demux_025:rsp_demux_025\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_demux_025" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 12620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 12816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270804964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270805362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270805385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 12839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270805409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_rsp_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_rsp_width_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 12928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270805489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_rsp_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_rsp_width_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 13390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270805658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487270805680 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487270805682 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487270805682 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_cmd_width_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 13456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270805791 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1487270805824 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_cmd_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_cmd_width_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 13918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 13952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 14153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 14308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_022 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_022\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_022" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 14959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_022\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_022\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_023 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_023\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_023" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 14990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_023\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_023\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270806963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_052 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_052\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_052" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 15889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270807368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_052\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_052\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270807399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_053 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_053\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_053" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 15920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270807465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_053\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_053\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270807497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 17871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter_011" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 18190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011:avalon_st_adapter_011\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011.v" "error_adapter_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_011.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026:avalon_st_adapter_026 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026:avalon_st_adapter_026\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter_026" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 18625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026:avalon_st_adapter_026\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026:avalon_st_adapter_026\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026.v" "error_adapter_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_026.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "mm_interconnect_1" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_dma_mm_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_dma_mm_read_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "video_dma_mm_read_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lpddr2_avl_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lpddr2_avl_1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "lpddr2_avl_1_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270808968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:video_dma_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:video_dma_mm_read_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "video_dma_mm_read_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270809002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mdma_to_idct_accel_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mdma_to_idct_accel_mm_read_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "mdma_to_idct_accel_mm_read_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270809034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mdma_to_ycbcr_to_rgb_accel_cb_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mdma_to_ycbcr_to_rgb_accel_cb_mm_read_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "mdma_to_ycbcr_to_rgb_accel_cb_mm_read_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270809067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mdma_to_ycbcr_to_rgb_accel_cr_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mdma_to_ycbcr_to_rgb_accel_cr_mm_read_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "mdma_to_ycbcr_to_rgb_accel_cr_mm_read_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270809101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mdma_to_ycbcr_to_rgb_accel_y_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mdma_to_ycbcr_to_rgb_accel_y_mm_read_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "mdma_to_ycbcr_to_rgb_accel_y_mm_read_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270809134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lpddr2_avl_1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lpddr2_avl_1_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "lpddr2_avl_1_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270809165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lpddr2_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lpddr2_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270809214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:lpddr2_avl_1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:lpddr2_avl_1_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "lpddr2_avl_1_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270809255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_router ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router:router " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "router" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router:router\|ECE423_QSYS_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router:router\|ECE423_QSYS_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_router_005 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_router_005\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router_005:router_005\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "router_005" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_router_005_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router_005:router_005\|ECE423_QSYS_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_router_005_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router_005:router_005\|ECE423_QSYS_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv" "arb" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "agent_pipeline" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270810999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "agent_pipeline_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "mm_interconnect_2" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mdma_from_idct_accel_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mdma_from_idct_accel_mm_write_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "mdma_from_idct_accel_mm_write_translator" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mdma_from_idct_accel_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mdma_from_idct_accel_mm_write_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "mdma_from_idct_accel_mm_write_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mdma_from_ycbcr_to_rgb_accel_mm_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mdma_from_ycbcr_to_rgb_accel_mm_write_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "mdma_from_ycbcr_to_rgb_accel_mm_write_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:lpddr2_avl_2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:lpddr2_avl_2_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "lpddr2_avl_2_agent" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:lpddr2_avl_2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:lpddr2_avl_2_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "lpddr2_avl_2_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270811686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2_router ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_router:router " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "router" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_router:router\|ECE423_QSYS_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_router:router\|ECE423_QSYS_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2_router_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2_router_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_router_002:router_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "router_002" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2_router_002_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_router_002:router_002\|ECE423_QSYS_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2_router_002_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_router_002:router_002\|ECE423_QSYS_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "agent_pipeline" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "agent_pipeline_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_irq_mapper ECE423_QSYS:u0\|ECE423_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"ECE423_QSYS_irq_mapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_irq_mapper:irq_mapper\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "irq_mapper" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "avalon_st_adapter" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_timing_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_001 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "avalon_st_adapter_001" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\|ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\|ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" "timing_adapter_0" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE423_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "rst_controller" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487270813654 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1487270840941 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_cpu:cpu|ECE423_QSYS_cpu_cpu:cpu|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1487270845112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.02.16.13:47:34 Progress: Loading sld318fdce4/alt_sld_fab_wrapper_hw.tcl " "2017.02.16.13:47:34 Progress: Loading sld318fdce4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270854138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270858965 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270859362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270860567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270860613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270860670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270860769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270860782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270860785 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1487270861508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld318fdce4/alt_sld_fab.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/ip/sld318fdce4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270861896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270861896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270862007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270862007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270862015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270862015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270862060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270862060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270862158 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270862158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270862158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487270862211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270862211 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 42 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 74 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 106 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 138 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 170 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 202 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 234 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 266 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 1066 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 1098 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_a6d1.tdf" 1130 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1041 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 808 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 840 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 872 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 904 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 936 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 968 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1000 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1032 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1448 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882218 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1480 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1512 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1544 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1576 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1608 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1640 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1672 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 984 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2034 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2244 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2314 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2489 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2629 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2664 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2839 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2874 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3049 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3749 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3784 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3889 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3924 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2034 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 2244 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3784 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3924 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1160 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1448 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1480 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1512 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1544 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1576 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1608 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1640 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1672 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1160 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1448 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1480 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1512 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1544 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1576 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1608 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1640 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1672 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1160 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1448 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1480 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1512 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1544 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1576 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1608 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1640 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1672 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1160 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1448 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1480 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1512 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1544 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1576 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1608 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1640 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_rpn1.tdf" 1672 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1160 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 618 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_ycbcr_to_rgb_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1160 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_tpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1487270882218 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|afi_phy_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 200 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 169 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 568 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_mem_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 233 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 169 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 568 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 329 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 169 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 568 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882219 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1487270882219 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1487270882218 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1487270882917 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1487270882917 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1487270882917 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK " "Found clock multiplexer ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK" {  } { { "ip/sd_cont/sd_clock_divider.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ip/sd_cont/sd_clock_divider.v" 54 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1487270888917 "|ECE423_C5G|ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1487270888917 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1487270918086 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1487270918086 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\|ycbcr_to_rgb:ycbr_to_rgb_inst\|red_mem " "RAM logic \"ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\|ycbcr_to_rgb:ycbr_to_rgb_inst\|red_mem\" is uninferred due to asynchronous read logic" {  } { { "ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" "red_mem" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1487270918088 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\|ycbcr_to_rgb:ycbr_to_rgb_inst\|green_mem " "RAM logic \"ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\|ycbcr_to_rgb:ycbr_to_rgb_inst\|green_mem\" is uninferred due to asynchronous read logic" {  } { { "ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" "green_mem" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1487270918088 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\|ycbcr_to_rgb:ycbr_to_rgb_inst\|blue_mem " "RAM logic \"ECE423_QSYS:u0\|ycbcr_to_rgb_streaming_interface:ycbcr_to_rgb_accelerator\|ycbcr_to_rgb:ycbr_to_rgb_inst\|blue_mem\" is uninferred due to asynchronous read logic" {  } { { "ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" "blue_mem" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ycbcr_to_rgb.vhd" 39 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1487270918088 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1487270918088 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1487270942108 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_from_idct_accel.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 593 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1487270942108 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_from_idct_accel:mdma_from_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1487270942108 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1487270942108 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1487270954513 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 722 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1487270954513 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_y|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1487270954513 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 696 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1487270954513 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cr|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1487270954513 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1487270954513 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1487270954725 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 670 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1487270954725 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_ycbcr_to_rgb_accel_cb|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1487270954725 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mdma_to_idct_accel.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 644 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1487270954725 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mdma_to_idct_accel:mdma_to_idct_accel|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1487270954725 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1487270954725 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1487270955812 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/db/altsyncram_n5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1022 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1487270955812 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1487270955812 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1487270955812 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 1 1487270957802 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1487270965486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.map.smsg " "Generated suppressed messages file C:/Users/ggowripa/Documents/PortableGit/ece423/ECE423_C5G.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270973130 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1598 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1598 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2058 " "Peak virtual memory: 2058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487270980723 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 16 13:49:40 2017 " "Processing ended: Thu Feb 16 13:49:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487270980723 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:21 " "Elapsed time: 00:04:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487270980723 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:05:53 " "Total CPU time (on all processors): 00:05:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487270980723 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270980723 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1598 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1598 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487270983317 ""}
