<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4625" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4625{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4625{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4625{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4625{left:86px;bottom:998px;letter-spacing:-0.18px;}
#t5_4625{left:143px;bottom:998px;letter-spacing:-0.15px;}
#t6_4625{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_4625{left:424px;bottom:998px;letter-spacing:-0.15px;}
#t8_4625{left:517px;bottom:998px;letter-spacing:-0.11px;}
#t9_4625{left:518px;bottom:976px;letter-spacing:-0.13px;}
#ta_4625{left:87px;bottom:952px;letter-spacing:-0.17px;}
#tb_4625{left:143px;bottom:952px;letter-spacing:-0.17px;}
#tc_4625{left:190px;bottom:952px;letter-spacing:-0.14px;}
#td_4625{left:425px;bottom:952px;letter-spacing:-0.14px;}
#te_4625{left:518px;bottom:952px;letter-spacing:-0.12px;}
#tf_4625{left:518px;bottom:935px;letter-spacing:-0.11px;}
#tg_4625{left:518px;bottom:918px;letter-spacing:-0.1px;}
#th_4625{left:190px;bottom:894px;letter-spacing:-0.11px;}
#ti_4625{left:518px;bottom:894px;letter-spacing:-0.14px;}
#tj_4625{left:190px;bottom:869px;letter-spacing:-0.14px;}
#tk_4625{left:424px;bottom:869px;letter-spacing:-0.14px;}
#tl_4625{left:518px;bottom:869px;letter-spacing:-0.12px;}
#tm_4625{left:518px;bottom:848px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#tn_4625{left:518px;bottom:831px;letter-spacing:-0.11px;}
#to_4625{left:518px;bottom:814px;letter-spacing:-0.12px;}
#tp_4625{left:190px;bottom:790px;letter-spacing:-0.14px;}
#tq_4625{left:518px;bottom:790px;letter-spacing:-0.14px;}
#tr_4625{left:87px;bottom:765px;letter-spacing:-0.16px;}
#ts_4625{left:143px;bottom:765px;letter-spacing:-0.16px;}
#tt_4625{left:190px;bottom:765px;letter-spacing:-0.15px;}
#tu_4625{left:425px;bottom:765px;letter-spacing:-0.14px;}
#tv_4625{left:518px;bottom:765px;letter-spacing:-0.11px;}
#tw_4625{left:518px;bottom:744px;letter-spacing:-0.11px;}
#tx_4625{left:518px;bottom:727px;letter-spacing:-0.12px;}
#ty_4625{left:518px;bottom:710px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4625{left:518px;bottom:689px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_4625{left:190px;bottom:664px;letter-spacing:-0.1px;}
#t11_4625{left:518px;bottom:664px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4625{left:518px;bottom:643px;letter-spacing:-0.11px;}
#t13_4625{left:518px;bottom:626px;letter-spacing:-0.12px;}
#t14_4625{left:518px;bottom:609px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#t15_4625{left:518px;bottom:588px;letter-spacing:-0.12px;}
#t16_4625{left:518px;bottom:571px;letter-spacing:-0.12px;}
#t17_4625{left:518px;bottom:550px;letter-spacing:-0.12px;}
#t18_4625{left:518px;bottom:529px;letter-spacing:-0.12px;}
#t19_4625{left:518px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_4625{left:518px;bottom:486px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_4625{left:518px;bottom:464px;letter-spacing:-0.11px;}
#t1c_4625{left:190px;bottom:440px;letter-spacing:-0.11px;}
#t1d_4625{left:518px;bottom:440px;letter-spacing:-0.14px;}
#t1e_4625{left:190px;bottom:415px;letter-spacing:-0.18px;}
#t1f_4625{left:518px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4625{left:518px;bottom:394px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_4625{left:518px;bottom:377px;letter-spacing:-0.13px;}
#t1i_4625{left:518px;bottom:360px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_4625{left:190px;bottom:336px;letter-spacing:-0.14px;}
#t1k_4625{left:518px;bottom:336px;letter-spacing:-0.14px;}
#t1l_4625{left:190px;bottom:312px;letter-spacing:-0.18px;}
#t1m_4625{left:518px;bottom:312px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4625{left:518px;bottom:290px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1o_4625{left:190px;bottom:266px;letter-spacing:-0.14px;}
#t1p_4625{left:518px;bottom:266px;letter-spacing:-0.14px;}
#t1q_4625{left:83px;bottom:241px;letter-spacing:-0.16px;}
#t1r_4625{left:143px;bottom:241px;letter-spacing:-0.18px;}
#t1s_4625{left:190px;bottom:241px;letter-spacing:-0.15px;}
#t1t_4625{left:424px;bottom:241px;letter-spacing:-0.14px;}
#t1u_4625{left:518px;bottom:241px;letter-spacing:-0.11px;}
#t1v_4625{left:518px;bottom:220px;letter-spacing:-0.12px;}
#t1w_4625{left:190px;bottom:195px;}
#t1x_4625{left:518px;bottom:195px;letter-spacing:-0.13px;}
#t1y_4625{left:518px;bottom:174px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1z_4625{left:551px;bottom:174px;letter-spacing:-0.11px;}
#t20_4625{left:518px;bottom:154px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_4625{left:551px;bottom:154px;letter-spacing:-0.11px;}
#t22_4625{left:190px;bottom:130px;letter-spacing:-0.11px;}
#t23_4625{left:518px;bottom:130px;letter-spacing:-0.14px;}
#t24_4625{left:201px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t25_4625{left:277px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t26_4625{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t27_4625{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t28_4625{left:221px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t29_4625{left:446px;bottom:1046px;letter-spacing:-0.13px;}
#t2a_4625{left:637px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2b_4625{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2c_4625{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4625{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4625{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4625{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4625{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4625{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4625" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4625Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4625" style="-webkit-user-select: none;"><object width="935" height="1210" data="4625/4625.svg" type="image/svg+xml" id="pdf4625" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4625" class="t s1_4625">Vol. 4 </span><span id="t2_4625" class="t s1_4625">2-103 </span>
<span id="t3_4625" class="t s2_4625">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4625" class="t s3_4625">67H </span><span id="t5_4625" class="t s3_4625">103 </span><span id="t6_4625" class="t s3_4625">MSR_LASTBRANCH_7_TO_IP </span><span id="t7_4625" class="t s3_4625">Core </span><span id="t8_4625" class="t s3_4625">Last Branch Record 7 To IP (R/W) </span>
<span id="t9_4625" class="t s3_4625">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ta_4625" class="t s3_4625">CEH </span><span id="tb_4625" class="t s3_4625">206 </span><span id="tc_4625" class="t s3_4625">MSR_PLATFORM_INFO </span><span id="td_4625" class="t s3_4625">Package </span><span id="te_4625" class="t s3_4625">Platform Information: Contains power management and </span>
<span id="tf_4625" class="t s3_4625">other model specific features enumeration. See </span>
<span id="tg_4625" class="t s3_4625">http://biosbits.org. </span>
<span id="th_4625" class="t s3_4625">7:0 </span><span id="ti_4625" class="t s3_4625">Reserved </span>
<span id="tj_4625" class="t s3_4625">15:8 </span><span id="tk_4625" class="t s3_4625">Package </span><span id="tl_4625" class="t s3_4625">Maximum Non-Turbo Ratio (R/O) </span>
<span id="tm_4625" class="t s3_4625">This is the ratio of the maximum frequency that does not </span>
<span id="tn_4625" class="t s3_4625">require turbo. Frequency = ratio * Scalable Bus </span>
<span id="to_4625" class="t s3_4625">Frequency. </span>
<span id="tp_4625" class="t s3_4625">63:16 </span><span id="tq_4625" class="t s3_4625">Reserved </span>
<span id="tr_4625" class="t s3_4625">E2H </span><span id="ts_4625" class="t s3_4625">226 </span><span id="tt_4625" class="t s3_4625">MSR_PKG_CST_CONFIG_CONTROL </span><span id="tu_4625" class="t s3_4625">Module </span><span id="tv_4625" class="t s3_4625">C-State Configuration Control (R/W) </span>
<span id="tw_4625" class="t s3_4625">Note: C-state values are processor specific C-state code </span>
<span id="tx_4625" class="t s3_4625">names, unrelated to MWAIT extension C-state </span>
<span id="ty_4625" class="t s3_4625">parameters or ACPI C-States. </span>
<span id="tz_4625" class="t s3_4625">See http://biosbits.org. </span>
<span id="t10_4625" class="t s3_4625">2:0 </span><span id="t11_4625" class="t s3_4625">Package C-State Limit (R/W) </span>
<span id="t12_4625" class="t s3_4625">Specifies the lowest processor-specific C-state code </span>
<span id="t13_4625" class="t s3_4625">name (consuming the least power) for the package. The </span>
<span id="t14_4625" class="t s3_4625">default is set as factory-configured package C-state limit. </span>
<span id="t15_4625" class="t s3_4625">The following C-state code name encodings are </span>
<span id="t16_4625" class="t s3_4625">supported: </span>
<span id="t17_4625" class="t s3_4625">000b: C0 (no package C-sate support) </span>
<span id="t18_4625" class="t s3_4625">001b: C1 (Behavior is the same as 000b) </span>
<span id="t19_4625" class="t s3_4625">100b: C4 </span>
<span id="t1a_4625" class="t s3_4625">110b: C6 </span>
<span id="t1b_4625" class="t s3_4625">111b: C7 (Silvermont only). </span>
<span id="t1c_4625" class="t s3_4625">9:3 </span><span id="t1d_4625" class="t s3_4625">Reserved </span>
<span id="t1e_4625" class="t s3_4625">10 </span><span id="t1f_4625" class="t s3_4625">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t1g_4625" class="t s3_4625">When set, will map IO_read instructions sent to IO </span>
<span id="t1h_4625" class="t s3_4625">register specified by MSR_PMG_IO_CAPTURE_BASE to </span>
<span id="t1i_4625" class="t s3_4625">MWAIT instructions. </span>
<span id="t1j_4625" class="t s3_4625">14:11 </span><span id="t1k_4625" class="t s3_4625">Reserved </span>
<span id="t1l_4625" class="t s3_4625">15 </span><span id="t1m_4625" class="t s3_4625">CFG Lock (R/WO) </span>
<span id="t1n_4625" class="t s3_4625">When set, locks bits 15:0 of this register until next reset. </span>
<span id="t1o_4625" class="t s3_4625">63:16 </span><span id="t1p_4625" class="t s3_4625">Reserved </span>
<span id="t1q_4625" class="t s3_4625">11EH </span><span id="t1r_4625" class="t s3_4625">281 </span><span id="t1s_4625" class="t s3_4625">MSR_BBL_CR_CTL3 </span><span id="t1t_4625" class="t s3_4625">Module </span><span id="t1u_4625" class="t s3_4625">Control Register 3 </span>
<span id="t1v_4625" class="t s3_4625">Used to configure the L2 Cache. </span>
<span id="t1w_4625" class="t s3_4625">0 </span><span id="t1x_4625" class="t s3_4625">L2 Hardware Enabled (R/O) </span>
<span id="t1y_4625" class="t s3_4625">1 = </span><span id="t1z_4625" class="t s3_4625">If the L2 is hardware-enabled. </span>
<span id="t20_4625" class="t s3_4625">0 = </span><span id="t21_4625" class="t s3_4625">Indicates if the L2 is hardware-disabled. </span>
<span id="t22_4625" class="t s3_4625">7:1 </span><span id="t23_4625" class="t s3_4625">Reserved </span>
<span id="t24_4625" class="t s4_4625">Table 2-7. </span><span id="t25_4625" class="t s4_4625">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t26_4625" class="t s5_4625">Register </span>
<span id="t27_4625" class="t s5_4625">Address </span><span id="t28_4625" class="t s5_4625">Register Name / Bit Fields </span><span id="t29_4625" class="t s5_4625">Scope </span><span id="t2a_4625" class="t s5_4625">Bit Description </span>
<span id="t2b_4625" class="t s5_4625">Hex </span><span id="t2c_4625" class="t s5_4625">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
