# Generated by Yosys 0.33 (git sha1 2584903a060)
autoidx 34
attribute \top 1
attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:11.1-127.10"
module \many_locked_regs
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:73.15-79.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:10.1-22.8"
  wire width 16 $flatten\u_async_mux_0.$0\data_out[15:0]
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:81.15-87.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:10.1-22.8"
  wire width 16 $flatten\u_async_mux_1.$0\data_out[15:0]
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:10.1-22.8"
  wire width 16 $flatten\u_sync_mux_0.$0\data_out[15:0]
  wire width 16 $flatten\u_sync_mux_0.$procmux$17_Y
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:10.1-22.8"
  wire width 16 $flatten\u_sync_mux_1.$0\data_out[15:0]
  wire width 16 $flatten\u_sync_mux_1.$procmux$17_Y
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:16.24-16.42"
  wire width 16 input 3 \async_en_data_in_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:20.24-20.42"
  wire width 16 input 6 \async_en_data_in_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:18.24-18.43"
  wire width 16 output 5 \async_en_data_out_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:22.24-22.43"
  wire width 16 output 8 \async_en_data_out_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:17.24-17.43"
  wire input 4 \async_en_write_en_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:21.24-21.43"
  wire input 7 \async_en_write_en_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:25.24-25.43"
  wire width 16 input 9 \async_mux_data_in_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:29.24-29.43"
  wire width 16 input 12 \async_mux_data_in_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:27.24-27.44"
  wire width 16 output 11 \async_mux_data_out_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:31.24-31.44"
  wire width 16 output 14 \async_mux_data_out_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:26.24-26.44"
  wire input 10 \async_mux_write_en_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:30.24-30.44"
  wire input 13 \async_mux_write_en_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:12.24-12.27"
  wire input 1 \clk
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:13.24-13.29"
  wire input 2 \rst_n
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:34.24-34.41"
  wire width 16 input 15 \sync_en_data_in_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:38.24-38.41"
  wire width 16 input 18 \sync_en_data_in_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:36.24-36.42"
  wire width 16 output 17 \sync_en_data_out_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:40.24-40.42"
  wire width 16 output 20 \sync_en_data_out_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:35.24-35.42"
  wire input 16 \sync_en_write_en_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:39.24-39.42"
  wire input 19 \sync_en_write_en_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:43.24-43.42"
  wire width 16 input 21 \sync_mux_data_in_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:47.24-47.42"
  wire width 16 input 24 \sync_mux_data_in_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:45.24-45.43"
  wire width 16 output 23 \sync_mux_data_out_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:49.24-49.43"
  wire width 16 output 26 \sync_mux_data_out_1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:44.24-44.43"
  wire input 22 \sync_mux_write_en_0
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:48.24-48.43"
  wire input 25 \sync_mux_write_en_1
  attribute \hdlname "u_async_en_0 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:54.14-60.6|examples/patterns/access_control/locked_register/verilog/async_en.v:4.7-4.10"
  wire \u_async_en_0.clk
  attribute \hdlname "u_async_en_0 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:54.14-60.6|examples/patterns/access_control/locked_register/verilog/async_en.v:3.14-3.21"
  wire width 16 \u_async_en_0.data_in
  attribute \hdlname "u_async_en_0 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:54.14-60.6|examples/patterns/access_control/locked_register/verilog/async_en.v:7.19-7.27"
  wire width 16 \u_async_en_0.data_out
  attribute \hdlname "u_async_en_0 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:54.14-60.6|examples/patterns/access_control/locked_register/verilog/async_en.v:5.7-5.13"
  wire \u_async_en_0.resetn
  attribute \hdlname "u_async_en_0 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:54.14-60.6|examples/patterns/access_control/locked_register/verilog/async_en.v:6.7-6.15"
  wire \u_async_en_0.write_en
  attribute \hdlname "u_async_en_1 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:62.14-68.6|examples/patterns/access_control/locked_register/verilog/async_en.v:4.7-4.10"
  wire \u_async_en_1.clk
  attribute \hdlname "u_async_en_1 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:62.14-68.6|examples/patterns/access_control/locked_register/verilog/async_en.v:3.14-3.21"
  wire width 16 \u_async_en_1.data_in
  attribute \hdlname "u_async_en_1 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:62.14-68.6|examples/patterns/access_control/locked_register/verilog/async_en.v:7.19-7.27"
  wire width 16 \u_async_en_1.data_out
  attribute \hdlname "u_async_en_1 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:62.14-68.6|examples/patterns/access_control/locked_register/verilog/async_en.v:5.7-5.13"
  wire \u_async_en_1.resetn
  attribute \hdlname "u_async_en_1 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:62.14-68.6|examples/patterns/access_control/locked_register/verilog/async_en.v:6.7-6.15"
  wire \u_async_en_1.write_en
  attribute \hdlname "u_async_mux_0 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:73.15-79.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:4.7-4.10"
  wire \u_async_mux_0.clk
  attribute \hdlname "u_async_mux_0 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:73.15-79.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:3.14-3.21"
  wire width 16 \u_async_mux_0.data_in
  attribute \hdlname "u_async_mux_0 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:73.15-79.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:7.19-7.27"
  wire width 16 \u_async_mux_0.data_out
  attribute \hdlname "u_async_mux_0 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:73.15-79.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:5.7-5.13"
  wire \u_async_mux_0.resetn
  attribute \hdlname "u_async_mux_0 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:73.15-79.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:6.7-6.15"
  wire \u_async_mux_0.write_en
  attribute \hdlname "u_async_mux_1 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:81.15-87.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:4.7-4.10"
  wire \u_async_mux_1.clk
  attribute \hdlname "u_async_mux_1 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:81.15-87.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:3.14-3.21"
  wire width 16 \u_async_mux_1.data_in
  attribute \hdlname "u_async_mux_1 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:81.15-87.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:7.19-7.27"
  wire width 16 \u_async_mux_1.data_out
  attribute \hdlname "u_async_mux_1 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:81.15-87.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:5.7-5.13"
  wire \u_async_mux_1.resetn
  attribute \hdlname "u_async_mux_1 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:81.15-87.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:6.7-6.15"
  wire \u_async_mux_1.write_en
  attribute \hdlname "u_sync_en_0 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:92.13-98.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:4.7-4.10"
  wire \u_sync_en_0.clk
  attribute \hdlname "u_sync_en_0 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:92.13-98.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:3.14-3.21"
  wire width 16 \u_sync_en_0.data_in
  attribute \hdlname "u_sync_en_0 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:92.13-98.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:7.19-7.27"
  wire width 16 \u_sync_en_0.data_out
  attribute \hdlname "u_sync_en_0 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:92.13-98.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:5.7-5.13"
  wire \u_sync_en_0.resetn
  attribute \hdlname "u_sync_en_0 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:92.13-98.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:6.7-6.15"
  wire \u_sync_en_0.write_en
  attribute \hdlname "u_sync_en_1 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:100.13-106.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:4.7-4.10"
  wire \u_sync_en_1.clk
  attribute \hdlname "u_sync_en_1 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:100.13-106.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:3.14-3.21"
  wire width 16 \u_sync_en_1.data_in
  attribute \hdlname "u_sync_en_1 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:100.13-106.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:7.19-7.27"
  wire width 16 \u_sync_en_1.data_out
  attribute \hdlname "u_sync_en_1 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:100.13-106.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:5.7-5.13"
  wire \u_sync_en_1.resetn
  attribute \hdlname "u_sync_en_1 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:100.13-106.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:6.7-6.15"
  wire \u_sync_en_1.write_en
  attribute \hdlname "u_sync_mux_0 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:4.7-4.10"
  wire \u_sync_mux_0.clk
  attribute \hdlname "u_sync_mux_0 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:3.14-3.21"
  wire width 16 \u_sync_mux_0.data_in
  attribute \hdlname "u_sync_mux_0 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:7.19-7.27"
  wire width 16 \u_sync_mux_0.data_out
  attribute \hdlname "u_sync_mux_0 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:5.7-5.13"
  wire \u_sync_mux_0.resetn
  attribute \hdlname "u_sync_mux_0 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:6.7-6.15"
  wire \u_sync_mux_0.write_en
  attribute \hdlname "u_sync_mux_1 clk"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:4.7-4.10"
  wire \u_sync_mux_1.clk
  attribute \hdlname "u_sync_mux_1 data_in"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:3.14-3.21"
  wire width 16 \u_sync_mux_1.data_in
  attribute \hdlname "u_sync_mux_1 data_out"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:7.19-7.27"
  wire width 16 \u_sync_mux_1.data_out
  attribute \hdlname "u_sync_mux_1 resetn"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:5.7-5.13"
  wire \u_sync_mux_1.resetn
  attribute \hdlname "u_sync_mux_1 write_en"
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:6.7-6.15"
  wire \u_sync_mux_1.write_en
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:54.14-60.6|examples/patterns/access_control/locked_register/verilog/async_en.v:10.1-22.8"
  cell $adffe $flatten\u_async_en_0.$auto$ff.cc:266:slice$13
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 16'0000000000000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \ARST \u_async_en_0.resetn
    connect \CLK \u_async_en_0.clk
    connect \D \u_async_en_0.data_in
    connect \EN \u_async_en_0.write_en
    connect \Q \u_async_en_0.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:62.14-68.6|examples/patterns/access_control/locked_register/verilog/async_en.v:10.1-22.8"
  cell $adffe $flatten\u_async_en_1.$auto$ff.cc:266:slice$13
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 16'0000000000000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \ARST \u_async_en_1.resetn
    connect \CLK \u_async_en_1.clk
    connect \D \u_async_en_1.data_in
    connect \EN \u_async_en_1.write_en
    connect \Q \u_async_en_1.data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:73.15-79.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:10.1-22.8"
  cell $adff $flatten\u_async_mux_0.$procdff$6
    parameter \ARST_POLARITY 1'0
    parameter \ARST_VALUE 16'0000000000000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \ARST \u_async_mux_0.resetn
    connect \CLK \u_async_mux_0.clk
    connect \D $flatten\u_async_mux_0.$0\data_out[15:0]
    connect \Q \u_async_mux_0.data_out
  end
  attribute \full_case 1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:73.15-79.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:15.10-22.8|examples/patterns/access_control/locked_register/verilog/async_mux.v:15.14-15.22"
  cell $mux $flatten\u_async_mux_0.$procmux$4
    parameter \WIDTH 16
    connect \A \u_async_mux_0.data_out
    connect \B \u_async_mux_0.data_in
    connect \S \u_async_mux_0.write_en
    connect \Y $flatten\u_async_mux_0.$0\data_out[15:0]
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:81.15-87.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:10.1-22.8"
  cell $adff $flatten\u_async_mux_1.$procdff$6
    parameter \ARST_POLARITY 1'0
    parameter \ARST_VALUE 16'0000000000000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \ARST \u_async_mux_1.resetn
    connect \CLK \u_async_mux_1.clk
    connect \D $flatten\u_async_mux_1.$0\data_out[15:0]
    connect \Q \u_async_mux_1.data_out
  end
  attribute \full_case 1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:81.15-87.6|examples/patterns/access_control/locked_register/verilog/async_mux.v:15.10-22.8|examples/patterns/access_control/locked_register/verilog/async_mux.v:15.14-15.22"
  cell $mux $flatten\u_async_mux_1.$procmux$4
    parameter \WIDTH 16
    connect \A \u_async_mux_1.data_out
    connect \B \u_async_mux_1.data_in
    connect \S \u_async_mux_1.write_en
    connect \Y $flatten\u_async_mux_1.$0\data_out[15:0]
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:92.13-98.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:10.1-22.8"
  cell $sdffe $flatten\u_sync_en_0.$auto$ff.cc:266:slice$33
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \u_sync_en_0.clk
    connect \D \u_sync_en_0.data_in
    connect \EN \u_sync_en_0.write_en
    connect \Q \u_sync_en_0.data_out
    connect \SRST \u_sync_en_0.resetn
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:100.13-106.6|examples/patterns/access_control/locked_register/verilog/sync_en.v:10.1-22.8"
  cell $sdffe $flatten\u_sync_en_1.$auto$ff.cc:266:slice$33
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \u_sync_en_1.clk
    connect \D \u_sync_en_1.data_in
    connect \EN \u_sync_en_1.write_en
    connect \Q \u_sync_en_1.data_out
    connect \SRST \u_sync_en_1.resetn
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:10.1-22.8"
  cell $dff $flatten\u_sync_mux_0.$procdff$22
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \u_sync_mux_0.clk
    connect \D $flatten\u_sync_mux_0.$0\data_out[15:0]
    connect \Q \u_sync_mux_0.data_out
  end
  attribute \full_case 1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:15.10-22.8|examples/patterns/access_control/locked_register/verilog/sync_mux.v:15.14-15.22"
  cell $mux $flatten\u_sync_mux_0.$procmux$17
    parameter \WIDTH 16
    connect \A \u_sync_mux_0.data_out
    connect \B \u_sync_mux_0.data_in
    connect \S \u_sync_mux_0.write_en
    connect \Y $flatten\u_sync_mux_0.$procmux$17_Y
  end
  attribute \full_case 1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:111.14-117.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:11.5-22.8|examples/patterns/access_control/locked_register/verilog/sync_mux.v:11.9-11.16"
  cell $mux $flatten\u_sync_mux_0.$procmux$20
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B $flatten\u_sync_mux_0.$procmux$17_Y
    connect \S \u_sync_mux_0.resetn
    connect \Y $flatten\u_sync_mux_0.$0\data_out[15:0]
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:10.1-22.8"
  cell $dff $flatten\u_sync_mux_1.$procdff$22
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \u_sync_mux_1.clk
    connect \D $flatten\u_sync_mux_1.$0\data_out[15:0]
    connect \Q \u_sync_mux_1.data_out
  end
  attribute \full_case 1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:15.10-22.8|examples/patterns/access_control/locked_register/verilog/sync_mux.v:15.14-15.22"
  cell $mux $flatten\u_sync_mux_1.$procmux$17
    parameter \WIDTH 16
    connect \A \u_sync_mux_1.data_out
    connect \B \u_sync_mux_1.data_in
    connect \S \u_sync_mux_1.write_en
    connect \Y $flatten\u_sync_mux_1.$procmux$17_Y
  end
  attribute \full_case 1
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/many_locked_regs.v:119.14-125.6|examples/patterns/access_control/locked_register/verilog/sync_mux.v:11.5-22.8|examples/patterns/access_control/locked_register/verilog/sync_mux.v:11.9-11.16"
  cell $mux $flatten\u_sync_mux_1.$procmux$20
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B $flatten\u_sync_mux_1.$procmux$17_Y
    connect \S \u_sync_mux_1.resetn
    connect \Y $flatten\u_sync_mux_1.$0\data_out[15:0]
  end
  connect \async_en_data_out_0 \u_async_en_0.data_out
  connect \u_async_en_0.write_en \async_en_write_en_0
  connect \u_async_en_0.data_in \async_en_data_in_0
  connect \u_async_en_0.resetn \rst_n
  connect \u_async_en_0.clk \clk
  connect \async_en_data_out_1 \u_async_en_1.data_out
  connect \u_async_en_1.write_en \async_en_write_en_1
  connect \u_async_en_1.data_in \async_en_data_in_1
  connect \u_async_en_1.resetn \rst_n
  connect \u_async_en_1.clk \clk
  connect \async_mux_data_out_0 \u_async_mux_0.data_out
  connect \u_async_mux_0.write_en \async_mux_write_en_0
  connect \u_async_mux_0.data_in \async_mux_data_in_0
  connect \u_async_mux_0.resetn \rst_n
  connect \u_async_mux_0.clk \clk
  connect \async_mux_data_out_1 \u_async_mux_1.data_out
  connect \u_async_mux_1.write_en \async_mux_write_en_1
  connect \u_async_mux_1.data_in \async_mux_data_in_1
  connect \u_async_mux_1.resetn \rst_n
  connect \u_async_mux_1.clk \clk
  connect \sync_en_data_out_0 \u_sync_en_0.data_out
  connect \u_sync_en_0.write_en \sync_en_write_en_0
  connect \u_sync_en_0.data_in \sync_en_data_in_0
  connect \u_sync_en_0.resetn \rst_n
  connect \u_sync_en_0.clk \clk
  connect \sync_en_data_out_1 \u_sync_en_1.data_out
  connect \u_sync_en_1.write_en \sync_en_write_en_1
  connect \u_sync_en_1.data_in \sync_en_data_in_1
  connect \u_sync_en_1.resetn \rst_n
  connect \u_sync_en_1.clk \clk
  connect \sync_mux_data_out_0 \u_sync_mux_0.data_out
  connect \u_sync_mux_0.write_en \sync_mux_write_en_0
  connect \u_sync_mux_0.data_in \sync_mux_data_in_0
  connect \u_sync_mux_0.resetn \rst_n
  connect \u_sync_mux_0.clk \clk
  connect \sync_mux_data_out_1 \u_sync_mux_1.data_out
  connect \u_sync_mux_1.write_en \sync_mux_write_en_1
  connect \u_sync_mux_1.data_in \sync_mux_data_in_1
  connect \u_sync_mux_1.resetn \rst_n
  connect \u_sync_mux_1.clk \clk
end
