{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428695820005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428695820005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 15:56:59 2015 " "Processing started: Fri Apr 10 15:56:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428695820005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428695820005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428695820005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428695820571 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Gpu gpu.v(23) " "Verilog Module Declaration warning at gpu.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Gpu\"" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 23 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695820618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lg_highlevel lg_highlevel.v(35) " "Verilog Module Declaration warning at lg_highlevel.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lg_highlevel\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 35 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(93) " "Verilog HDL information at fetch.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695820649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "gpu_test.v " "Can't analyze file -- file gpu_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPUStallSignal lg_highlevel.v(226) " "Verilog HDL Implicit Net warning at lg_highlevel.v(226): created implicit net for \"GPUStallSignal\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWEn_ED lg_highlevel.v(255) " "Verilog HDL Implicit Net warning at lg_highlevel.v(255): created implicit net for \"RegWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VRegWEn_ED lg_highlevel.v(257) " "Verilog HDL Implicit Net warning at lg_highlevel.v(257): created implicit net for \"VRegWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CCWEn_ED lg_highlevel.v(259) " "Verilog HDL Implicit Net warning at lg_highlevel.v(259): created implicit net for \"CCWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695820649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lg_highlevel " "Elaborating entity \"lg_highlevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428695820712 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lg_highlevel.v(78) " "Verilog HDL warning at lg_highlevel.v(78): ignoring unsupported system task" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 78 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1428695820712 "|lg_highlevel"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "test_clock lg_highlevel.v(82) " "Verilog HDL warning at lg_highlevel.v(82): assignments to test_clock create a combinational loop" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 82 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1428695820712 "|lg_highlevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "lg_highlevel.v" "pll0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820836 ""}  } { { "pll.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428695820836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch0\"" {  } { { "lg_highlevel.v" "Fetch0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820852 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 255 fetch.v(50) " "Verilog HDL warning at fetch.v(50): number of words (15) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 50 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1428695820852 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(70) " "Verilog HDL assignment warning at fetch.v(70): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820852 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fe_valid fetch.v(70) " "Verilog HDL Always Construct warning at fetch.v(70): inferring latch(es) for variable \"fe_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820852 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "latch_keep fetch.v(70) " "Verilog HDL Always Construct warning at fetch.v(70): inferring latch(es) for variable \"latch_keep\", which holds its previous value in one or more paths through the always construct" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820852 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fetch.v(119) " "Verilog HDL assignment warning at fetch.v(119): truncated value with size 32 to match size of target (3)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820852 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 fetch.v(44) " "Net \"InstMem.data_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1428695820852 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 fetch.v(44) " "Net \"InstMem.waddr_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1428695820852 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 fetch.v(44) " "Net \"InstMem.we_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1428695820852 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_keep fetch.v(76) " "Inferred latch for \"latch_keep\" at fetch.v(76)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820868 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fe_valid fetch.v(76) " "Inferred latch for \"fe_valid\" at fetch.v(76)" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820868 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode0 " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode0\"" {  } { { "lg_highlevel.v" "Decode0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VRF decode.v(137) " "Verilog HDL or VHDL warning at decode.v(137): object \"VRF\" assigned a value but never read" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_VALID decode.v(140) " "Verilog HDL or VHDL warning at decode.v(140): object \"RF_VALID\" assigned a value but never read" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VRF_VALID decode.v(141) " "Verilog HDL or VHDL warning at decode.v(141): object \"VRF_VALID\" assigned a value but never read" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CCValue decode.v(179) " "Verilog HDL or VHDL warning at decode.v(179): object \"CCValue\" assigned a value but never read" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dep_stall decode.v(193) " "Verilog HDL Always Construct warning at decode.v(193): inferring latch(es) for variable \"dep_stall\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Src1Value decode.v(193) " "Verilog HDL Always Construct warning at decode.v(193): inferring latch(es) for variable \"Src1Value\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Src2Value decode.v(193) " "Verilog HDL Always Construct warning at decode.v(193): inferring latch(es) for variable \"Src2Value\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DestRegIdx decode.v(193) " "Verilog HDL Always Construct warning at decode.v(193): inferring latch(es) for variable \"DestRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_DestVRegIdx decode.v(111) " "Output port \"O_DestVRegIdx\" at decode.v(111) has no driver" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_Idx decode.v(112) " "Output port \"O_Idx\" at decode.v(112) has no driver" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc1Value decode.v(116) " "Output port \"O_VecSrc1Value\" at decode.v(116) has no driver" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc2Value decode.v(117) " "Output port \"O_VecSrc2Value\" at decode.v(117) has no driver" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[0\] decode.v(193) " "Inferred latch for \"DestRegIdx\[0\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[1\] decode.v(193) " "Inferred latch for \"DestRegIdx\[1\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[2\] decode.v(193) " "Inferred latch for \"DestRegIdx\[2\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[3\] decode.v(193) " "Inferred latch for \"DestRegIdx\[3\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[0\] decode.v(193) " "Inferred latch for \"Src2Value\[0\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[1\] decode.v(193) " "Inferred latch for \"Src2Value\[1\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[2\] decode.v(193) " "Inferred latch for \"Src2Value\[2\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[3\] decode.v(193) " "Inferred latch for \"Src2Value\[3\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[4\] decode.v(193) " "Inferred latch for \"Src2Value\[4\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[5\] decode.v(193) " "Inferred latch for \"Src2Value\[5\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[6\] decode.v(193) " "Inferred latch for \"Src2Value\[6\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[7\] decode.v(193) " "Inferred latch for \"Src2Value\[7\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[8\] decode.v(193) " "Inferred latch for \"Src2Value\[8\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[9\] decode.v(193) " "Inferred latch for \"Src2Value\[9\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[10\] decode.v(193) " "Inferred latch for \"Src2Value\[10\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[11\] decode.v(193) " "Inferred latch for \"Src2Value\[11\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[12\] decode.v(193) " "Inferred latch for \"Src2Value\[12\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[13\] decode.v(193) " "Inferred latch for \"Src2Value\[13\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[14\] decode.v(193) " "Inferred latch for \"Src2Value\[14\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[15\] decode.v(193) " "Inferred latch for \"Src2Value\[15\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[0\] decode.v(193) " "Inferred latch for \"Src1Value\[0\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[1\] decode.v(193) " "Inferred latch for \"Src1Value\[1\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[2\] decode.v(193) " "Inferred latch for \"Src1Value\[2\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[3\] decode.v(193) " "Inferred latch for \"Src1Value\[3\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[4\] decode.v(193) " "Inferred latch for \"Src1Value\[4\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[5\] decode.v(193) " "Inferred latch for \"Src1Value\[5\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[6\] decode.v(193) " "Inferred latch for \"Src1Value\[6\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[7\] decode.v(193) " "Inferred latch for \"Src1Value\[7\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[8\] decode.v(193) " "Inferred latch for \"Src1Value\[8\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[9\] decode.v(193) " "Inferred latch for \"Src1Value\[9\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[10\] decode.v(193) " "Inferred latch for \"Src1Value\[10\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[11\] decode.v(193) " "Inferred latch for \"Src1Value\[11\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[12\] decode.v(193) " "Inferred latch for \"Src1Value\[12\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[13\] decode.v(193) " "Inferred latch for \"Src1Value\[13\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[14\] decode.v(193) " "Inferred latch for \"Src1Value\[14\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[15\] decode.v(193) " "Inferred latch for \"Src1Value\[15\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dep_stall decode.v(193) " "Inferred latch for \"dep_stall\" at decode.v(193)" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820883 "|lg_highlevel|Decode:Decode0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decode:Decode0\|SignExtension:SE0 " "Elaborating entity \"SignExtension\" for hierarchy \"Decode:Decode0\|SignExtension:SE0\"" {  } { { "decode.v" "SE0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:Execute0 " "Elaborating entity \"Execute\" for hierarchy \"Execute:Execute0\"" {  } { { "lg_highlevel.v" "Execute0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(229) " "Verilog HDL assignment warning at execute.v(229): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(240) " "Verilog HDL assignment warning at execute.v(240): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(251) " "Verilog HDL assignment warning at execute.v(251): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(262) " "Verilog HDL assignment warning at execute.v(262): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(273) " "Verilog HDL assignment warning at execute.v(273): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(284) " "Verilog HDL assignment warning at execute.v(284): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(295) " "Verilog HDL assignment warning at execute.v(295): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(314) " "Verilog HDL assignment warning at execute.v(314): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "My_O_BranchPC_Signal execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"My_O_BranchPC_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "My_O_BranchAddrSelect_Signal execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"My_O_BranchAddrSelect_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_Was_Taken execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"Branch_Was_Taken\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARValue execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"MARValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRValue execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"MDRValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CCWEn execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"CCWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWEn execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_O_DestRegIdx execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"ALU_O_DestRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_O_DestValue execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"ALU_O_DestValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CCValue execute.v(120) " "Verilog HDL Always Construct warning at execute.v(120): inferring latch(es) for variable \"CCValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(331) " "Verilog HDL assignment warning at execute.v(331): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(334) " "Verilog HDL assignment warning at execute.v(334): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(335) " "Verilog HDL assignment warning at execute.v(335): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_R15PC execute.v(74) " "Output port \"O_R15PC\" at execute.v(74) has no driver" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_DestVRegIdx execute.v(78) " "Output port \"O_DestVRegIdx\" at execute.v(78) has no driver" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc1Value execute.v(82) " "Output port \"O_VecSrc1Value\" at execute.v(82) has no driver" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecDestValue execute.v(83) " "Output port \"O_VecDestValue\" at execute.v(83) has no driver" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VRegWEn_Signal execute.v(107) " "Output port \"O_VRegWEn_Signal\" at execute.v(107) has no driver" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[0\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[0\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[1\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[1\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[2\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[2\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[3\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[3\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[4\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[4\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[5\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[5\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[6\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[6\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[7\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[7\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[8\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[8\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[9\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[9\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[10\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[10\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[11\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[11\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[12\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[12\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[13\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[13\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[14\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[14\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[15\] execute.v(120) " "Inferred latch for \"ALU_O_DestValue\[15\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[0\] execute.v(120) " "Inferred latch for \"ALU_O_DestRegIdx\[0\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[1\] execute.v(120) " "Inferred latch for \"ALU_O_DestRegIdx\[1\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[2\] execute.v(120) " "Inferred latch for \"ALU_O_DestRegIdx\[2\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[3\] execute.v(120) " "Inferred latch for \"ALU_O_DestRegIdx\[3\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWEn execute.v(120) " "Inferred latch for \"RegWEn\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCWEn execute.v(120) " "Inferred latch for \"CCWEn\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[0\] execute.v(120) " "Inferred latch for \"MDRValue\[0\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[1\] execute.v(120) " "Inferred latch for \"MDRValue\[1\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[2\] execute.v(120) " "Inferred latch for \"MDRValue\[2\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[3\] execute.v(120) " "Inferred latch for \"MDRValue\[3\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[4\] execute.v(120) " "Inferred latch for \"MDRValue\[4\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[5\] execute.v(120) " "Inferred latch for \"MDRValue\[5\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[6\] execute.v(120) " "Inferred latch for \"MDRValue\[6\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[7\] execute.v(120) " "Inferred latch for \"MDRValue\[7\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[8\] execute.v(120) " "Inferred latch for \"MDRValue\[8\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[9\] execute.v(120) " "Inferred latch for \"MDRValue\[9\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[10\] execute.v(120) " "Inferred latch for \"MDRValue\[10\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[11\] execute.v(120) " "Inferred latch for \"MDRValue\[11\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[12\] execute.v(120) " "Inferred latch for \"MDRValue\[12\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[13\] execute.v(120) " "Inferred latch for \"MDRValue\[13\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[14\] execute.v(120) " "Inferred latch for \"MDRValue\[14\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[15\] execute.v(120) " "Inferred latch for \"MDRValue\[15\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[0\] execute.v(120) " "Inferred latch for \"MARValue\[0\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[1\] execute.v(120) " "Inferred latch for \"MARValue\[1\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[2\] execute.v(120) " "Inferred latch for \"MARValue\[2\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[3\] execute.v(120) " "Inferred latch for \"MARValue\[3\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[4\] execute.v(120) " "Inferred latch for \"MARValue\[4\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[5\] execute.v(120) " "Inferred latch for \"MARValue\[5\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[6\] execute.v(120) " "Inferred latch for \"MARValue\[6\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[7\] execute.v(120) " "Inferred latch for \"MARValue\[7\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[8\] execute.v(120) " "Inferred latch for \"MARValue\[8\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[9\] execute.v(120) " "Inferred latch for \"MARValue\[9\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[10\] execute.v(120) " "Inferred latch for \"MARValue\[10\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[11\] execute.v(120) " "Inferred latch for \"MARValue\[11\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[12\] execute.v(120) " "Inferred latch for \"MARValue\[12\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[13\] execute.v(120) " "Inferred latch for \"MARValue\[13\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[14\] execute.v(120) " "Inferred latch for \"MARValue\[14\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[15\] execute.v(120) " "Inferred latch for \"MARValue\[15\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_Was_Taken.1 execute.v(120) " "Inferred latch for \"Branch_Was_Taken.1\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_Was_Taken.0 execute.v(120) " "Inferred latch for \"Branch_Was_Taken.0\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchAddrSelect_Signal execute.v(120) " "Inferred latch for \"My_O_BranchAddrSelect_Signal\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[0\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[0\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[1\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[1\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[2\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[2\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[3\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[3\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[4\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[4\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[5\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[5\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[6\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[6\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[7\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[7\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[8\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[8\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[9\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[9\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[10\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[10\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[11\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[11\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[12\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[12\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[13\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[13\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[14\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[14\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[15\] execute.v(120) " "Inferred latch for \"My_O_BranchPC_Signal\[15\]\" at execute.v(120)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[0\] execute.v(324) " "Inferred latch for \"CCValue\[0\]\" at execute.v(324)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[1\] execute.v(324) " "Inferred latch for \"CCValue\[1\]\" at execute.v(324)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[2\] execute.v(324) " "Inferred latch for \"CCValue\[2\]\" at execute.v(324)" {  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Execute:Execute0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory0 " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory0\"" {  } { { "lg_highlevel.v" "Memory0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dst_value memory.v(112) " "Verilog HDL or VHDL warning at memory.v(112): object \"dst_value\" assigned a value but never read" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 memory.v(114) " "Verilog HDL assignment warning at memory.v(114): truncated value with size 16 to match size of target (6)" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 255 memory.v(121) " "Verilog HDL warning at memory.v(121): number of words (38) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 121 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 memory.v(230) " "Verilog HDL assignment warning at memory.v(230): truncated value with size 16 to match size of target (10)" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 memory.v(232) " "Verilog HDL assignment warning at memory.v(232): truncated value with size 16 to match size of target (8)" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_R15PC memory.v(82) " "Output port \"O_R15PC\" at memory.v(82) has no driver" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_DestVRegIdx memory.v(84) " "Output port \"O_DestVRegIdx\" at memory.v(84) has no driver" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc1Value memory.v(88) " "Output port \"O_VecSrc1Value\" at memory.v(88) has no driver" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecDestValue memory.v(89) " "Output port \"O_VecDestValue\" at memory.v(89) has no driver" {  } { { "memory.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820899 "|lg_highlevel|Memory:Memory0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Memory:Memory0\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Memory:Memory0\|SevenSeg:sseg0\"" {  } { { "memory.v" "sseg0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback Writeback:Writeback0 " "Elaborating entity \"Writeback\" for hierarchy \"Writeback:Writeback0\"" {  } { { "lg_highlevel.v" "Writeback0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertex_point_status writeback.v(84) " "Verilog HDL or VHDL warning at writeback.v(84): object \"vertex_point_status\" assigned a value but never read" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "writeback.v(96) " "Verilog HDL Case Statement warning at writeback.v(96): incomplete case statement has no default case item" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_RegWEn writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_WriteBackRegIdx writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_WriteBackRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_WriteBackData writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_WriteBackData\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_CCWEn writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_CCWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_CCValue writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_CCValue\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_WriteBackVRegIdx writeback.v(68) " "Output port \"O_WriteBackVRegIdx\" at writeback.v(68) has no driver" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_PC writeback.v(75) " "Output port \"O_PC\" at writeback.v(75) has no driver" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecDestValue writeback.v(70) " "Output port \"O_VecDestValue\" at writeback.v(70) has no driver" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VRegWEn writeback.v(73) " "Output port \"O_VRegWEn\" at writeback.v(73) has no driver" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[0\] writeback.v(96) " "Inferred latch for \"O_CCValue\[0\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[1\] writeback.v(96) " "Inferred latch for \"O_CCValue\[1\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[2\] writeback.v(96) " "Inferred latch for \"O_CCValue\[2\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCWEn writeback.v(96) " "Inferred latch for \"O_CCWEn\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[0\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[0\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[1\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[1\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[2\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[2\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[3\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[3\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[4\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[4\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[5\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[5\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[6\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[6\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[7\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[7\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[8\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[8\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[9\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[9\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[10\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[10\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[11\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[11\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[12\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[12\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[13\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[13\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[14\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[14\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[15\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[15\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[0\] writeback.v(96) " "Inferred latch for \"O_WriteBackRegIdx\[0\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[1\] writeback.v(96) " "Inferred latch for \"O_WriteBackRegIdx\[1\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[2\] writeback.v(96) " "Inferred latch for \"O_WriteBackRegIdx\[2\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[3\] writeback.v(96) " "Inferred latch for \"O_WriteBackRegIdx\[3\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_RegWEn writeback.v(96) " "Inferred latch for \"O_RegWEn\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaController:VgaController0 " "Elaborating entity \"VgaController\" for hierarchy \"VgaController:VgaController0\"" {  } { { "lg_highlevel.v" "VgaController0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(58) " "Verilog HDL assignment warning at vga_controller.v(58): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(59) " "Verilog HDL assignment warning at vga_controller.v(59): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_controller.v(71) " "Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (20)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(72) " "Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(73) " "Verilog HDL assignment warning at vga_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(123) " "Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/vga_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820914 "|lg_highlevel|VgaController:VgaController0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gpu Gpu:Gpu0 " "Elaborating entity \"Gpu\" for hierarchy \"Gpu:Gpu0\"" {  } { { "lg_highlevel.v" "Gpu0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 gpu.v(79) " "Verilog HDL assignment warning at gpu.v(79): truncated value with size 32 to match size of target (24)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 gpu.v(84) " "Verilog HDL assignment warning at gpu.v(84): truncated value with size 32 to match size of target (18)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 gpu.v(91) " "Verilog HDL assignment warning at gpu.v(91): truncated value with size 32 to match size of target (18)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_GPUStallSignal gpu.v(65) " "Verilog HDL Always Construct warning at gpu.v(65): inferring latch(es) for variable \"O_GPUStallSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(122) " "Verilog HDL assignment warning at gpu.v(122): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(137) " "Verilog HDL assignment warning at gpu.v(137): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_GPUStallSignal gpu.v(65) " "Inferred latch for \"O_GPUStallSignal\" at gpu.v(65)" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:PixelGen0 " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:PixelGen0\"" {  } { { "lg_highlevel.v" "PixelGen0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(48) " "Verilog HDL assignment warning at pixel_gen.v(48): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pixel_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(52) " "Verilog HDL assignment warning at pixel_gen.v(52): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/pixel_gen.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiSram MultiSram:MultiSram0 " "Elaborating entity \"MultiSram\" for hierarchy \"MultiSram:MultiSram0\"" {  } { { "lg_highlevel.v" "MultiSram0" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695820930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 multi_sram.v(44) " "Verilog HDL assignment warning at multi_sram.v(44): truncated value with size 32 to match size of target (18)" {  } { { "multi_sram.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/multi_sram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428695820930 "|lg_highlevel|MultiSram:MultiSram0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "GPUStallSignal " "Net \"GPUStallSignal\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "GPUStallSignal" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 226 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1428695821117 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1428695821117 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "GPUStallSignal " "Net \"GPUStallSignal\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "GPUStallSignal" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 226 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1428695821117 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1428695821117 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1428695822365 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Memory:Memory0\|DataMem_rtl_0 " "Inferred RAM node \"Memory:Memory0\|DataMem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1428695822365 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Decode:Decode0\|RF " "RAM logic \"Decode:Decode0\|RF\" is uninferred due to asynchronous read logic" {  } { { "decode.v" "RF" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 136 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1428695822365 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:Memory0\|DataMem " "RAM logic \"Memory:Memory0\|DataMem\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "DataMem" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/memory.v" 106 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1428695822365 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1428695822365 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1428695822381 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:Memory0\|DataMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:Memory0\|DataMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1428695823317 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1428695823317 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1428695823317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:Memory0\|altsyncram:DataMem_rtl_0 " "Elaborated megafunction instantiation \"Memory:Memory0\|altsyncram:DataMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695823364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:Memory0\|altsyncram:DataMem_rtl_0 " "Instantiated megafunction \"Memory:Memory0\|altsyncram:DataMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lg_highlevel.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428695823379 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428695823379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1cn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1cn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1cn1 " "Found entity 1: altsyncram_1cn1" {  } { { "db/altsyncram_1cn1.tdf" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/altsyncram_1cn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428695823442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428695823442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1428695823707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[2\] " "Latch Decode:Decode0\|Src2Value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchAddrSelect_Signal " "Latch Execute:Execute0\|My_O_BranchAddrSelect_Signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[5\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[5\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|CCWEn " "Latch Execute:Execute0\|CCWEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 93 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|RegWEn " "Latch Execute:Execute0\|RegWEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[6\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[6\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|dep_stall " "Latch Decode:Decode0\|dep_stall has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[27\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[27\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[0\] " "Latch Decode:Decode0\|Src1Value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[1\] " "Latch Decode:Decode0\|Src1Value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[2\] " "Latch Decode:Decode0\|Src1Value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[3\] " "Latch Decode:Decode0\|Src1Value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[4\] " "Latch Decode:Decode0\|Src1Value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[5\] " "Latch Decode:Decode0\|Src1Value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[6\] " "Latch Decode:Decode0\|Src1Value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[7\] " "Latch Decode:Decode0\|Src1Value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[8\] " "Latch Decode:Decode0\|Src1Value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[9\] " "Latch Decode:Decode0\|Src1Value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[1\] " "Latch Decode:Decode0\|Src2Value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[0\] " "Latch Decode:Decode0\|Src2Value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[3\] " "Latch Decode:Decode0\|Src2Value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[6\] " "Latch Decode:Decode0\|Src2Value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[5\] " "Latch Decode:Decode0\|Src2Value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[4\] " "Latch Decode:Decode0\|Src2Value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[7\] " "Latch Decode:Decode0\|Src2Value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[10\] " "Latch Decode:Decode0\|Src2Value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[9\] " "Latch Decode:Decode0\|Src2Value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[8\] " "Latch Decode:Decode0\|Src2Value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[11\] " "Latch Decode:Decode0\|Src2Value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[14\] " "Latch Decode:Decode0\|Src2Value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[13\] " "Latch Decode:Decode0\|Src2Value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[12\] " "Latch Decode:Decode0\|Src2Value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[15\] " "Latch Decode:Decode0\|Src2Value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[2\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[3\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[4\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[5\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[6\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[7\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|DestRegIdx\[0\] " "Latch Decode:Decode0\|DestRegIdx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[28\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[28\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|DestRegIdx\[1\] " "Latch Decode:Decode0\|DestRegIdx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[28\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[28\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|DestRegIdx\[2\] " "Latch Decode:Decode0\|DestRegIdx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[28\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[28\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[2\] " "Latch Execute:Execute0\|ALU_O_DestValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|Branch_Was_Taken.1_1901 " "Latch Execute:Execute0\|Branch_Was_Taken.1_1901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[3\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[0\] " "Latch Execute:Execute0\|ALU_O_DestValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[1\] " "Latch Execute:Execute0\|ALU_O_DestValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[3\] " "Latch Execute:Execute0\|ALU_O_DestValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[4\] " "Latch Execute:Execute0\|ALU_O_DestValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[5\] " "Latch Execute:Execute0\|ALU_O_DestValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[6\] " "Latch Execute:Execute0\|ALU_O_DestValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[7\] " "Latch Execute:Execute0\|ALU_O_DestValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[8\] " "Latch Execute:Execute0\|ALU_O_DestValue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[9\] " "Latch Execute:Execute0\|ALU_O_DestValue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[10\] " "Latch Execute:Execute0\|ALU_O_DestValue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[11\] " "Latch Execute:Execute0\|ALU_O_DestValue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[14\] " "Latch Execute:Execute0\|ALU_O_DestValue\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[13\] " "Latch Execute:Execute0\|ALU_O_DestValue\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[12\] " "Latch Execute:Execute0\|ALU_O_DestValue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[15\] " "Latch Execute:Execute0\|ALU_O_DestValue\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 461 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "execute.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/execute.v" 120 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[15\] " "Latch Decode:Decode0\|Src1Value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[14\] " "Latch Decode:Decode0\|Src1Value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[13\] " "Latch Decode:Decode0\|Src1Value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[12\] " "Latch Decode:Decode0\|Src1Value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[11\] " "Latch Decode:Decode0\|Src1Value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[10\] " "Latch Decode:Decode0\|Src1Value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/fetch.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428695823754 ""}  } { { "decode.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gpu.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/gpu.v" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1428695823754 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428695824180 "|lg_highlevel|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428695824180 "|lg_highlevel|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428695824180 "|lg_highlevel|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428695824180 "|lg_highlevel|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428695824180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1428695825087 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:Memory0\|altsyncram:DataMem_rtl_0\|altsyncram_1cn1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Memory:Memory0\|altsyncram:DataMem_rtl_0\|altsyncram_1cn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1cn1.tdf" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/db/altsyncram_1cn1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 362 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file E:/CPSC/3220/git/3220/project8/gpu_frame_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1428695825227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428695825415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825415 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lg_highlevel.v" "" { Text "E:/CPSC/3220/git/3220/project8/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428695825649 "|lg_highlevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1428695825649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1463 " "Implemented 1463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428695825649 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428695825649 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1428695825649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1330 " "Implemented 1330 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428695825649 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1428695825649 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1428695825649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428695825649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 246 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428695825680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 15:57:05 2015 " "Processing ended: Fri Apr 10 15:57:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428695825680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428695825680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428695825680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428695825680 ""}
