// Seed: 1147236666
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 ();
  always @(*);
  generate
    wire id_1;
    wire id_2;
  endgenerate
  module_0 modCall_1 ();
  tri id_3;
  id_4 :
  assert property (@(id_3) 1)
  else;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_4 <= id_3;
  end
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2[1] = 1;
  wire id_6;
  module_0 modCall_1 ();
endmodule
