{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691111099721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691111099722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 22:04:59 2023 " "Processing started: Thu Aug 03 22:04:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691111099722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691111099722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691111099723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691111100166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691111100166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp74ls283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alp74ls283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS283 " "Found entity 1: ALP74LS283" {  } { { "ALP74LS283.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/ALP74LS283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111113957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691111113957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sap1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1 " "Found entity 1: SAP1" {  } { { "SAP1.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111113959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691111113959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1 " "Elaborating entity \"SAP1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691111114009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controladorsequencializador.bdf 1 1 " "Using design file controladorsequencializador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorSequencializador " "Found entity 1: ControladorSequencializador" {  } { { "controladorsequencializador.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/controladorsequencializador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorSequencializador ControladorSequencializador:inst3 " "Elaborating entity \"ControladorSequencializador\" for hierarchy \"ControladorSequencializador:inst3\"" {  } { { "SAP1.bdf" "inst3" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 480 272 384 736 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114060 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls107.bdf 1 1 " "Using design file alp74ls107.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS107 " "Found entity 1: ALP74LS107" {  } { { "alp74ls107.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls107.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS107 ControladorSequencializador:inst3\|ALP74LS107:inst6 " "Elaborating entity \"ALP74LS107\" for hierarchy \"ControladorSequencializador:inst3\|ALP74LS107:inst6\"" {  } { { "controladorsequencializador.bdf" "inst6" { Schematic "C:/Users/Adryan/Capivarias/SAP1/controladorsequencializador.bdf" { { 104 1176 1272 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ri.bdf 1 1 " "Using design file ri.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "ri.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/ri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RI RI:inst1 " "Elaborating entity \"RI\" for hierarchy \"RI:inst1\"" {  } { { "SAP1.bdf" "inst1" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 440 528 648 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls173.bdf 1 1 " "Using design file alp74ls173.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS173 " "Found entity 1: ALP74LS173" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS173 RI:inst1\|ALP74LS173:inst " "Elaborating entity \"ALP74LS173\" for hierarchy \"RI:inst1\|ALP74LS173:inst\"" {  } { { "ri.bdf" "inst" { Schematic "C:/Users/Adryan/Capivarias/SAP1/ri.bdf" { { 112 568 664 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contadordeprograma.bdf 1 1 " "Using design file contadordeprograma.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorDePrograma " "Found entity 1: ContadorDePrograma" {  } { { "contadordeprograma.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/contadordeprograma.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorDePrograma ContadorDePrograma:inst " "Elaborating entity \"ContadorDePrograma\" for hierarchy \"ContadorDePrograma:inst\"" {  } { { "SAP1.bdf" "inst" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { -96 520 616 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114117 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls126.bdf 1 1 " "Using design file alp74ls126.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS126 " "Found entity 1: ALP74LS126" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS126 ContadorDePrograma:inst\|ALP74LS126:inst2 " "Elaborating entity \"ALP74LS126\" for hierarchy \"ContadorDePrograma:inst\|ALP74LS126:inst2\"" {  } { { "contadordeprograma.bdf" "inst2" { Schematic "C:/Users/Adryan/Capivarias/SAP1/contadordeprograma.bdf" { { 520 1024 1120 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somadorsubtrator.bdf 1 1 " "Using design file somadorsubtrator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Found entity 1: SomadorSubtrator" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorSubtrator SomadorSubtrator:inst6 " "Elaborating entity \"SomadorSubtrator\" for hierarchy \"SomadorSubtrator:inst6\"" {  } { { "SAP1.bdf" "inst6" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { -8 1296 1416 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114150 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls83.bdf 1 1 " "Using design file alp74ls83.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS83 " "Found entity 1: ALP74LS83" {  } { { "alp74ls83.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls83.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114161 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS83 SomadorSubtrator:inst6\|ALP74LS83:inst18 " "Elaborating entity \"ALP74LS83\" for hierarchy \"SomadorSubtrator:inst6\|ALP74LS83:inst18\"" {  } { { "somadorsubtrator.bdf" "inst18" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 40 600 696 232 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acumulador.bdf 1 1 " "Using design file acumulador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/acumulador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:inst100 " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:inst100\"" {  } { { "SAP1.bdf" "inst100" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { -120 1096 1192 200 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alpram16x8.bdf 1 1 " "Using design file alpram16x8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALPRAM16x8 " "Found entity 1: ALPRAM16x8" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPRAM16x8 ALPRAM16x8:inst10 " "Elaborating entity \"ALPRAM16x8\" for hierarchy \"ALPRAM16x8:inst10\"" {  } { { "SAP1.bdf" "inst10" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 1248 560 680 1536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114188 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst " "Block or symbol \"ALP174xx374\" of instance \"inst\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 240 608 704 464 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114189 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst5 " "Block or symbol \"ALP174xx374\" of instance \"inst5\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 248 872 968 472 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114189 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst6 " "Block or symbol \"ALP174xx374\" of instance \"inst6\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 240 1136 1232 464 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114189 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst7 " "Block or symbol \"ALP174xx374\" of instance \"inst7\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 240 1400 1496 464 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst8 " "Block or symbol \"ALP174xx374\" of instance \"inst8\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 560 608 704 784 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst9 " "Block or symbol \"ALP174xx374\" of instance \"inst9\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 560 872 968 784 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst10 " "Block or symbol \"ALP174xx374\" of instance \"inst10\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 560 1136 1232 784 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst11 " "Block or symbol \"ALP174xx374\" of instance \"inst11\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 560 1400 1496 784 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst12 " "Block or symbol \"ALP174xx374\" of instance \"inst12\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 608 704 1104 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst13 " "Block or symbol \"ALP174xx374\" of instance \"inst13\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 872 968 1104 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst14 " "Block or symbol \"ALP174xx374\" of instance \"inst14\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 1136 1232 1104 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst15 " "Block or symbol \"ALP174xx374\" of instance \"inst15\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 1400 1496 1104 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst16 " "Block or symbol \"ALP174xx374\" of instance \"inst16\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1200 608 704 1424 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst17 " "Block or symbol \"ALP174xx374\" of instance \"inst17\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1200 872 968 1424 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst18 " "Block or symbol \"ALP174xx374\" of instance \"inst18\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1200 1136 1232 1424 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALP174xx374 inst19 " "Block or symbol \"ALP174xx374\" of instance \"inst19\" overlaps another block or symbol" {  } { { "alpram16x8.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 1200 1400 1496 1424 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1691111114190 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp174xx374.bdf 1 1 " "Using design file alp174xx374.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP174xx374 " "Found entity 1: ALP174xx374" {  } { { "alp174xx374.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp174xx374.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP174xx374 ALPRAM16x8:inst10\|ALP174xx374:inst14 " "Elaborating entity \"ALP174xx374\" for hierarchy \"ALPRAM16x8:inst10\|ALP174xx374:inst14\"" {  } { { "alpram16x8.bdf" "inst14" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 880 1136 1232 1104 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls154.bdf 1 1 " "Using design file alp74ls154.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS154 " "Found entity 1: ALP74LS154" {  } { { "alp74ls154.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls154.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS154 ALPRAM16x8:inst10\|ALP74LS154:inst2 " "Elaborating entity \"ALP74LS154\" for hierarchy \"ALPRAM16x8:inst10\|ALP74LS154:inst2\"" {  } { { "alpram16x8.bdf" "inst2" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alpram16x8.bdf" { { 416 288 408 736 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alp74ls157.bdf 1 1 " "Using design file alp74ls157.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALP74LS157 " "Found entity 1: ALP74LS157" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP74LS157 ALP74LS157:inst5 " "Elaborating entity \"ALP74LS157\" for hierarchy \"ALP74LS157:inst5\"" {  } { { "SAP1.bdf" "inst5" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 1096 304 528 1240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114237 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rem.bdf 1 1 " "Using design file rem.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REM " "Found entity 1: REM" {  } { { "rem.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/rem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REM REM:inst4 " "Elaborating entity \"REM\" for hierarchy \"REM:inst4\"" {  } { { "SAP1.bdf" "inst4" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 768 560 656 928 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorb.bdf 1 1 " "Using design file registradorb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorB " "Found entity 1: RegistradorB" {  } { { "registradorb.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/registradorb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114262 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorB RegistradorB:inst7 " "Elaborating entity \"RegistradorB\" for hierarchy \"RegistradorB:inst7\"" {  } { { "SAP1.bdf" "inst7" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 192 864 960 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorsaida.bdf 1 1 " "Using design file registradorsaida.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorSaida " "Found entity 1: RegistradorSaida" {  } { { "registradorsaida.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/registradorsaida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691111114276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691111114276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorSaida RegistradorSaida:inst11 " "Elaborating entity \"RegistradorSaida\" for hierarchy \"RegistradorSaida:inst11\"" {  } { { "SAP1.bdf" "inst11" { Schematic "C:/Users/Adryan/Capivarias/SAP1/SAP1.bdf" { { 992 864 960 1216 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111114276 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1691111114560 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1691111114560 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst2\|inst17 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst2\|inst17\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst2\|inst19 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst2\|inst19\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst2\|inst26 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst2\|inst26\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst2\|inst28 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst2\|inst28\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst\|inst17 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst\|inst17\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst\|inst19 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst\|inst19\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst\|inst26 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst\|inst26\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistradorB:inst7\|ALP74LS173:inst\|inst28 " "Converted tri-state buffer \"RegistradorB:inst7\|ALP74LS173:inst\|inst28\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REM:inst4\|ALP74LS173:inst\|inst17 " "Converted tri-state buffer \"REM:inst4\|ALP74LS173:inst\|inst17\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REM:inst4\|ALP74LS173:inst\|inst19 " "Converted tri-state buffer \"REM:inst4\|ALP74LS173:inst\|inst19\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REM:inst4\|ALP74LS173:inst\|inst26 " "Converted tri-state buffer \"REM:inst4\|ALP74LS173:inst\|inst26\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REM:inst4\|ALP74LS173:inst\|inst28 " "Converted tri-state buffer \"REM:inst4\|ALP74LS173:inst\|inst28\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RI:inst1\|ALP74LS173:inst1\|inst17 " "Converted tri-state buffer \"RI:inst1\|ALP74LS173:inst1\|inst17\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RI:inst1\|ALP74LS173:inst1\|inst19 " "Converted tri-state buffer \"RI:inst1\|ALP74LS173:inst1\|inst19\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RI:inst1\|ALP74LS173:inst1\|inst26 " "Converted tri-state buffer \"RI:inst1\|ALP74LS173:inst1\|inst26\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RI:inst1\|ALP74LS173:inst1\|inst28 " "Converted tri-state buffer \"RI:inst1\|ALP74LS173:inst1\|inst28\" feeding internal logic into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1691111114561 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1691111114561 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALP74LS157:inst5\|inst14~0 " "Found clock multiplexer ALP74LS157:inst5\|inst14~0" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { { 192 576 624 256 "inst14" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691111114610 "|SAP1|ALP74LS157:inst5|inst14~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALP74LS157:inst5\|inst5~0 " "Found clock multiplexer ALP74LS157:inst5\|inst5~0" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { { 192 288 336 256 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691111114610 "|SAP1|ALP74LS157:inst5|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALP74LS157:inst5\|inst9~0 " "Found clock multiplexer ALP74LS157:inst5\|inst9~0" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { { 192 432 480 256 "inst9" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691111114610 "|SAP1|ALP74LS157:inst5|inst9~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ALP74LS157:inst5\|inst~0 " "Found clock multiplexer ALP74LS157:inst5\|inst~0" {  } { { "alp74ls157.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls157.bdf" { { 192 144 192 256 "inst" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691111114610 "|SAP1|ALP74LS157:inst5|inst~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1691111114610 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst\|inst17 DISPLAY0 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst17\" to the node \"DISPLAY0\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst\|inst19 DISPLAY1 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst19\" to the node \"DISPLAY1\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst\|inst26 DISPLAY2 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst26\" to the node \"DISPLAY2\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst\|inst28 DISPLAY3 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst28\" to the node \"DISPLAY3\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst2\|inst17 DISPLAY4 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst17\" to the node \"DISPLAY4\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst2\|inst19 DISPLAY5 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst19\" to the node \"DISPLAY5\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst2\|inst26 DISPLAY6 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst26\" to the node \"DISPLAY6\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RegistradorSaida:inst11\|ALP74LS173:inst2\|inst28 DISPLAY7 " "Converted the fanout from the always-enabled tri-state buffer \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst28\" to the node \"DISPLAY7\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "acumulador:inst100\|ALP74LS173:inst2\|inst28 SomadorSubtrator:inst6\|ALP74LS83:inst18\|45 " "Converted the fanout from the always-enabled tri-state buffer \"acumulador:inst100\|ALP74LS173:inst2\|inst28\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst18\|45\" into a wire" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1691111115001 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1691111115001 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst2\|inst26 SomadorSubtrator:inst6\|ALP74LS83:inst18\|21 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst2\|inst26\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst18\|21\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst2\|inst19 SomadorSubtrator:inst6\|ALP74LS83:inst18\|20 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst2\|inst19\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst18\|20\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst2\|inst17 SomadorSubtrator:inst6\|ALP74LS83:inst18\|19 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst2\|inst17\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst18\|19\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst1\|inst28 SomadorSubtrator:inst6\|ALP74LS83:inst2\|22 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst1\|inst28\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst2\|22\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 968 1000 720 "inst28" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst1\|inst26 SomadorSubtrator:inst6\|ALP74LS83:inst2\|21 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst1\|inst26\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst2\|21\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 824 856 720 "inst26" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst1\|inst19 SomadorSubtrator:inst6\|ALP74LS83:inst2\|20 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst1\|inst19\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst2\|20\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 680 712 720 "inst19" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115001 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:inst100\|ALP74LS173:inst1\|inst17 SomadorSubtrator:inst6\|ALP74LS83:inst2\|19 " "Converted the fan-out from the tri-state buffer \"acumulador:inst100\|ALP74LS173:inst1\|inst17\" to the node \"SomadorSubtrator:inst6\|ALP74LS83:inst2\|19\" into an OR gate" {  } { { "alp74ls173.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls173.bdf" { { 672 536 568 720 "inst17" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115001 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1691111115001 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SomadorSubtrator:inst6\|inst15 RegistradorSaida:inst11\|ALP74LS173:inst2\|inst21 " "Converted the fan-out from the tri-state buffer \"SomadorSubtrator:inst6\|inst15\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst21\" into an OR gate" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 88 960 1008 120 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SomadorSubtrator:inst6\|inst17 RegistradorSaida:inst11\|ALP74LS173:inst2\|inst23 " "Converted the fan-out from the tri-state buffer \"SomadorSubtrator:inst6\|inst17\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst23\" into an OR gate" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 216 960 1008 248 "inst17" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ContadorDePrograma:inst\|ALP74LS126:inst2\|inst RegistradorSaida:inst11\|ALP74LS173:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"ContadorDePrograma:inst\|ALP74LS126:inst2\|inst\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst20\" into an OR gate" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { { 248 280 328 280 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ContadorDePrograma:inst\|ALP74LS126:inst2\|inst2 RegistradorSaida:inst11\|ALP74LS173:inst\|inst21 " "Converted the fan-out from the tri-state buffer \"ContadorDePrograma:inst\|ALP74LS126:inst2\|inst2\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst21\" into an OR gate" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { { 320 376 424 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ContadorDePrograma:inst\|ALP74LS126:inst2\|inst4 RegistradorSaida:inst11\|ALP74LS173:inst\|inst23 " "Converted the fan-out from the tri-state buffer \"ContadorDePrograma:inst\|ALP74LS126:inst2\|inst4\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst23\" into an OR gate" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { { 424 616 664 456 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ContadorDePrograma:inst\|ALP74LS126:inst2\|inst3 RegistradorSaida:inst11\|ALP74LS173:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"ContadorDePrograma:inst\|ALP74LS126:inst2\|inst3\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst\|inst22\" into an OR gate" {  } { { "alp74ls126.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/alp74ls126.bdf" { { 376 496 544 408 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SomadorSubtrator:inst6\|inst14 RegistradorSaida:inst11\|ALP74LS173:inst2\|inst20 " "Converted the fan-out from the tri-state buffer \"SomadorSubtrator:inst6\|inst14\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst20\" into an OR gate" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 24 960 1008 56 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SomadorSubtrator:inst6\|inst16 RegistradorSaida:inst11\|ALP74LS173:inst2\|inst22 " "Converted the fan-out from the tri-state buffer \"SomadorSubtrator:inst6\|inst16\" to the node \"RegistradorSaida:inst11\|ALP74LS173:inst2\|inst22\" into an OR gate" {  } { { "somadorsubtrator.bdf" "" { Schematic "C:/Users/Adryan/Capivarias/SAP1/somadorsubtrator.bdf" { { 152 960 1008 184 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1691111115003 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1691111115003 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691111115314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691111116448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691111116448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691111116553 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691111116553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "388 " "Implemented 388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691111116553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691111116553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691111116597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 22:05:16 2023 " "Processing ended: Thu Aug 03 22:05:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691111116597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691111116597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691111116597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691111116597 ""}
