XRT Build Version: 2.3.0
       Build Date: 2020-02-06 15:08:44
          Hash ID: 9e13d57c4563e2c19bf5f518993f6e5a8dadc18a
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 18984720 bytes
Format : RAW
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.so'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3563 bytes
Format : JSON
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3857 bytes
Format : RAW
File   : '/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xml'

Section: 'DEBUG_DATA'(4) was successfully added.
Size   : 0 bytes
Format : RAW
File   : '/dev/null'
Successfully wrote (18997627 bytes) to the output file: /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/build_dir.sw_emu.xilinx_aws-vu9p-f1_shell-v04261818_201920_1/link/int/monte_sim.xcp
Leaving xclbinutil.
