// Seed: 2770826442
module module_0;
  for (id_1 = -1; 1; {id_1} = 1) begin : LABEL_0
    assign id_2 = id_2;
    assign id_1 = id_2;
    begin : LABEL_0
      wire id_3 = !-1;
      assign id_1 = id_3;
    end
  end
  wire id_4;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18;
  supply1 id_19, id_20, id_21, id_22, id_23 = -1, id_24, id_25 = -1;
  initial id_14 = -1'b0;
  module_0 modCall_1 ();
  always id_21 = id_1;
endmodule
