module slt_32(S,A,B);

input [31:0] A,B;
output S;

wire [31:0] w1;

wire cout;
wire CnMinus1;
sub_32 subx(w1,cout,CnMinus1,A,B);

wire isOverflow;
xor xor1(isOverflow,cout,CnMinus1); //cout xor c(n-1) is overflow check

xor xor2(S,isOverflow,w1[31]); //revert the result if there is an overflow


endmodule