# DLX microprocessor, RTL vhdl design

<br>
Gai Omar, Dalmasso Luca. Politecnico di Torino

**RTL Description, Sythesis and Physical design of a 32 bit RISC architecture on a simple 4 stages pipeline.**

![DLX](DLX_physical_design/screenshots/slx_physical01.png)
<br>
<br>
# Project folders and organization:
<br>
RTL bottom-up design: DLX_simulation/ <br>
RTL for synthesis: DLX_synthesizable/ <br>
Physical Design: DLX_physical_design/
<br>

# Script for synthesis and compile
to be used with Synopsis<br>
[Synthesis script](synthesis.tcl)<br>
[QuestaSim compile file](DLX_simulation/compile)<br>
[Script for pre-synthesis](tool.sh)<br>
<br>
<br>
# Report
Additional information ca be found here:
[Report](report.pdf)
