git clone --depth 1 --no-tags https://github.com/maachaa/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/740516789
git clone --depth 1 --no-tags https://github.com/falconlive09/8-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/741056356
git clone --depth 1 --no-tags https://github.com/miguelJalube/VSE_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/733039202
git clone --depth 1 --no-tags https://github.com/jacobz333/gameboy-emulator.git f:/verilog_sva_gh_scraper/data/full_repos/740794683
git clone --depth 1 --no-tags https://github.com/LoctStrider/dd-tetris.git f:/verilog_sva_gh_scraper/data/full_repos/737584712
git clone --depth 1 --no-tags https://github.com/Ghanshyam1409/Protocol-design-and-verification-of-SOC-application-using-AMBA-APB-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/741805746
git clone --depth 1 --no-tags https://github.com/Ayesha-Ilyas/System-Verilog-i.git f:/verilog_sva_gh_scraper/data/full_repos/743228195
git clone --depth 1 --no-tags https://github.com/chibits42/lobotomy-8.git f:/verilog_sva_gh_scraper/data/full_repos/744562133
git clone --depth 1 --no-tags https://github.com/flaviens/cxxrtl-b3.git f:/verilog_sva_gh_scraper/data/full_repos/745967559
git clone --depth 1 --no-tags https://github.com/Ramagond15/MEMORY.git f:/verilog_sva_gh_scraper/data/full_repos/748052999
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/HDL_PRACTICE.git f:/verilog_sva_gh_scraper/data/full_repos/745598197
git clone --depth 1 --no-tags https://github.com/axyrai/axi4_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/748019211
git clone --depth 1 --no-tags https://github.com/SK-bod/soc-performance-analyzer.git f:/verilog_sva_gh_scraper/data/full_repos/742626841
git clone --depth 1 --no-tags https://github.com/edgarherrera03/ASCON128.git f:/verilog_sva_gh_scraper/data/full_repos/746224945
git clone --depth 1 --no-tags https://github.com/neildeo05/nnoc.git f:/verilog_sva_gh_scraper/data/full_repos/742076913
git clone --depth 1 --no-tags https://github.com/Pasha-2033/monolit.git f:/verilog_sva_gh_scraper/data/full_repos/738150037
git clone --depth 1 --no-tags https://github.com/meentallyy/LR2_AP.git f:/verilog_sva_gh_scraper/data/full_repos/736464432
git clone --depth 1 --no-tags https://github.com/ManalHasan/COLOR-HUNT.git f:/verilog_sva_gh_scraper/data/full_repos/732963010
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/SV_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/739594476
git clone --depth 1 --no-tags https://github.com/AlphaAnas/Foosball-basys-3-game.git f:/verilog_sva_gh_scraper/data/full_repos/734188809
git clone --depth 1 --no-tags https://github.com/GaalElbaz/twoBitSynchronousCounter.git f:/verilog_sva_gh_scraper/data/full_repos/741971611
git clone --depth 1 --no-tags https://github.com/Weiss-F/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/737769501
git clone --depth 1 --no-tags https://github.com/rishabh4749/Shift_Register.git f:/verilog_sva_gh_scraper/data/full_repos/742703113
git clone --depth 1 --no-tags https://github.com/hieupt12062001/h266_affine_hieu_nhat.git f:/verilog_sva_gh_scraper/data/full_repos/743886500
git clone --depth 1 --no-tags https://github.com/flaviens/icarus-b1.git f:/verilog_sva_gh_scraper/data/full_repos/744115845
git clone --depth 1 --no-tags https://github.com/yoon123seul/CAST_DMA.git f:/verilog_sva_gh_scraper/data/full_repos/742272534
git clone --depth 1 --no-tags https://github.com/ilyakupriyan/arch_risc-16.git f:/verilog_sva_gh_scraper/data/full_repos/747839408
git clone --depth 1 --no-tags https://github.com/ZakiyaAbuMurra/Single-level-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/743979928
git clone --depth 1 --no-tags https://github.com/Rubayet13/SPI-systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/746510128
git clone --depth 1 --no-tags https://github.com/AndreaCastronovo/APB_BUS_SYSTEM.git f:/verilog_sva_gh_scraper/data/full_repos/732987918
git clone --depth 1 --no-tags https://github.com/attar8/Fifo-module-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/732935201
git clone --depth 1 --no-tags https://github.com/andycha1234/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/742384361
git clone --depth 1 --no-tags https://github.com/Gorruy/serialaizer.git f:/verilog_sva_gh_scraper/data/full_repos/736397919
git clone --depth 1 --no-tags https://github.com/ruchit-422/pipelined_convolution.git f:/verilog_sva_gh_scraper/data/full_repos/744839389
git clone --depth 1 --no-tags https://github.com/RavinderReddy741/FIFO_SVA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/745114688
git clone --depth 1 --no-tags https://github.com/mbcruz96/Cache-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/744220551
git clone --depth 1 --no-tags https://github.com/rishabh4749/Single_Edge_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/741954495
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Get-Started-with-Basys-3-Board.git f:/verilog_sva_gh_scraper/data/full_repos/747119872
git clone --depth 1 --no-tags https://github.com/featherweight-vip/fwvip-wb.git f:/verilog_sva_gh_scraper/data/full_repos/746731042
git clone --depth 1 --no-tags https://github.com/pat0kamba/10-bit-Processor-With-Immediate-Instructions.git f:/verilog_sva_gh_scraper/data/full_repos/745248457
git clone --depth 1 --no-tags https://github.com/Mertozkaya21/UART-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/743632367
git clone --depth 1 --no-tags https://github.com/johnrscott/hdl_lib.git f:/verilog_sva_gh_scraper/data/full_repos/743706385
git clone --depth 1 --no-tags https://github.com/galaxybabyy/LABA_SAP_1.git f:/verilog_sva_gh_scraper/data/full_repos/734031917
git clone --depth 1 --no-tags https://github.com/kennethcollins138/Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/734600679
git clone --depth 1 --no-tags https://github.com/SupunDK/matrix-multiplier-and-accumulator.git f:/verilog_sva_gh_scraper/data/full_repos/735325977
git clone --depth 1 --no-tags https://github.com/ldiatrvy/sapr.git f:/verilog_sva_gh_scraper/data/full_repos/736447040
git clone --depth 1 --no-tags https://github.com/Katerinalex001/laba_1-_SAP.git f:/verilog_sva_gh_scraper/data/full_repos/736504668
git clone --depth 1 --no-tags https://github.com/gbsurendar/VLSI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/736246207
git clone --depth 1 --no-tags https://github.com/iamshaheer12/Three_Stage_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/737347949
git clone --depth 1 --no-tags https://github.com/IqraMuzaffar/RiscV-3-stage.git f:/verilog_sva_gh_scraper/data/full_repos/737327987
git clone --depth 1 --no-tags https://github.com/Sheikh-Khansa/3-Staged-Pipelined-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/735280363
git clone --depth 1 --no-tags https://github.com/Fatim-Sohail/RSC-V-Three-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/732750740
git clone --depth 1 --no-tags https://github.com/Mbonyimfura/single_cycle_PS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/738667506
git clone --depth 1 --no-tags https://github.com/ashutosh9991/systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/739617321
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/Design-of-32-bit-Low-Power-Pipelined-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/739891611
git clone --depth 1 --no-tags https://github.com/Rossetas/RVfpga.git f:/verilog_sva_gh_scraper/data/full_repos/733748838
git clone --depth 1 --no-tags https://github.com/ruwayd99/Reduced-Instruction-Set-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/738344718
git clone --depth 1 --no-tags https://github.com/GaalElbaz/halfAdder.git f:/verilog_sva_gh_scraper/data/full_repos/741113463
git clone --depth 1 --no-tags https://github.com/arruk/MIPS_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/741166147
git clone --depth 1 --no-tags https://github.com/clancy-mitchell/uvm-uart-tx.git f:/verilog_sva_gh_scraper/data/full_repos/741322722
git clone --depth 1 --no-tags https://github.com/0xoleg/chidesignschool_tasks.git f:/verilog_sva_gh_scraper/data/full_repos/741059724
git clone --depth 1 --no-tags https://github.com/MahantaTalakal/Prefix-Adder_32bit.git f:/verilog_sva_gh_scraper/data/full_repos/743351093
git clone --depth 1 --no-tags https://github.com/GaalElbaz/bcdCounter.git f:/verilog_sva_gh_scraper/data/full_repos/743134563
git clone --depth 1 --no-tags https://github.com/pogoreli/TPU.git f:/verilog_sva_gh_scraper/data/full_repos/734881401
git clone --depth 1 --no-tags https://github.com/TJ178/ece113dw_project.git f:/verilog_sva_gh_scraper/data/full_repos/746126458
git clone --depth 1 --no-tags https://github.com/Mohsannaeem/apb_uvc.git f:/verilog_sva_gh_scraper/data/full_repos/733075553
git clone --depth 1 --no-tags https://github.com/Sushma-Soni/system_verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/743483483
git clone --depth 1 --no-tags https://github.com/Gorruy/deserializer.git f:/verilog_sva_gh_scraper/data/full_repos/739262862
git clone --depth 1 --no-tags https://github.com/gvillanovanm/svlog-adder-amba.git f:/verilog_sva_gh_scraper/data/full_repos/745513199
git clone --depth 1 --no-tags https://github.com/Gorruy/bit_population_counter.git f:/verilog_sva_gh_scraper/data/full_repos/743605424
git clone --depth 1 --no-tags https://github.com/BLANK-1908/ECE593_Pre_Silicon.git f:/verilog_sva_gh_scraper/data/full_repos/747996744
git clone --depth 1 --no-tags https://github.com/ashiaotw/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/740213802
git clone --depth 1 --no-tags https://github.com/GaalElbaz/PulseEveryThirdClock.git f:/verilog_sva_gh_scraper/data/full_repos/740888331
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/AXI_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/740794466
git clone --depth 1 --no-tags https://github.com/oceanchad/HDLBits_Luca.git f:/verilog_sva_gh_scraper/data/full_repos/738601601
git clone --depth 1 --no-tags https://github.com/SammyK12345/Viterbi-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/738364301
git clone --depth 1 --no-tags https://github.com/bzkarim250/A-single-cycle-MIPS-processor-in-system-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/738610876
git clone --depth 1 --no-tags https://github.com/bonane123/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/738672080
git clone --depth 1 --no-tags https://github.com/Lucalini/CPE233FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/738756226
git clone --depth 1 --no-tags https://github.com/kmatelski3/pipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/738796675
git clone --depth 1 --no-tags https://github.com/sebastianhorvath/qick_atomic.git f:/verilog_sva_gh_scraper/data/full_repos/734497540
git clone --depth 1 --no-tags https://github.com/JellyCo9064/Intro-to-Digital-Design_CSE369.git f:/verilog_sva_gh_scraper/data/full_repos/739193694
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/Microchip_SPI_Master.git f:/verilog_sva_gh_scraper/data/full_repos/742868999
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Asynchronous_Reset.git f:/verilog_sva_gh_scraper/data/full_repos/736858404
git clone --depth 1 --no-tags https://github.com/Platun0v/game_of_life_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/732906682
git clone --depth 1 --no-tags https://github.com/ani171/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/737006990
git clone --depth 1 --no-tags https://github.com/Naderatef10/UVM_of_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/737776392
git clone --depth 1 --no-tags https://github.com/NoorUlEmaan/RISCV-3Stage-Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/737355812
git clone --depth 1 --no-tags https://github.com/aamirbutt011/CA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/737359954
git clone --depth 1 --no-tags https://github.com/suma-dv/And_gate.git f:/verilog_sva_gh_scraper/data/full_repos/744428877
git clone --depth 1 --no-tags https://github.com/zierenclark/TrafficLight_Simulated.git f:/verilog_sva_gh_scraper/data/full_repos/740735665
git clone --depth 1 --no-tags https://github.com/echacont/vnsynth-dev.git f:/verilog_sva_gh_scraper/data/full_repos/739519129
git clone --depth 1 --no-tags https://github.com/jmsf3/IF674-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/745718253
git clone --depth 1 --no-tags https://github.com/MorZao/luzao.git f:/verilog_sva_gh_scraper/data/full_repos/741294999
git clone --depth 1 --no-tags https://github.com/lucahhot/CE387-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/739096386
git clone --depth 1 --no-tags https://github.com/RaghavaBathula/Asynchronous-FIFO_PreSi.git f:/verilog_sva_gh_scraper/data/full_repos/748417948
git clone --depth 1 --no-tags https://github.com/CSCE-689-SP24/lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/737090623
git clone --depth 1 --no-tags https://github.com/vishalvp123/Clock-time-period-checker.git f:/verilog_sva_gh_scraper/data/full_repos/733363966
git clone --depth 1 --no-tags https://github.com/SammyK12345/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/733651636
git clone --depth 1 --no-tags https://github.com/FraserJordan1/Invaders-of-Space.git f:/verilog_sva_gh_scraper/data/full_repos/733679518
