-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity parseEvents is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    data_empty_n : IN STD_LOGIC;
    data_read : OUT STD_LOGIC;
    eventsArraySize : IN STD_LOGIC_VECTOR (31 downto 0);
    eventSlice_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    eventSlice_full_n : IN STD_LOGIC;
    eventSlice_write : OUT STD_LOGIC );
end;


architecture behav of parseEvents is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "parseEvents,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z007sclg225-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.263200,HLS_SYN_LAT=200024,HLS_SYN_TPT=none,HLS_SYN_MEM=40,HLS_SYN_DSP=76,HLS_SYN_FF=4307,HLS_SYN_LUT=9535}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000100000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000001000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000010000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000100000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage30 : STD_LOGIC_VECTOR (43 downto 0) := "00000000001000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage31 : STD_LOGIC_VECTOR (43 downto 0) := "00000000010000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage32 : STD_LOGIC_VECTOR (43 downto 0) := "00000000100000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage33 : STD_LOGIC_VECTOR (43 downto 0) := "00000001000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage34 : STD_LOGIC_VECTOR (43 downto 0) := "00000010000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage35 : STD_LOGIC_VECTOR (43 downto 0) := "00000100000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage36 : STD_LOGIC_VECTOR (43 downto 0) := "00001000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage37 : STD_LOGIC_VECTOR (43 downto 0) := "00010000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage38 : STD_LOGIC_VECTOR (43 downto 0) := "00100000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage39 : STD_LOGIC_VECTOR (43 downto 0) := "01000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (43 downto 0) := "10000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv15_14 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010100";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_CCCD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001100110011001101";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal glPLActiveSliceIdx_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal glPLTminus1SliceIdx_s : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal glPLTminus2SliceIdx_s : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal glPLSlices_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_0_ce0 : STD_LOGIC;
    signal glPLSlices_V_0_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_0_ce1 : STD_LOGIC;
    signal glPLSlices_V_0_we1 : STD_LOGIC;
    signal glPLSlices_V_0_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_1_ce0 : STD_LOGIC;
    signal glPLSlices_V_1_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_1_ce1 : STD_LOGIC;
    signal glPLSlices_V_1_we1 : STD_LOGIC;
    signal glPLSlices_V_1_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_2_ce0 : STD_LOGIC;
    signal glPLSlices_V_2_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_2_ce1 : STD_LOGIC;
    signal glPLSlices_V_2_we1 : STD_LOGIC;
    signal glPLSlices_V_2_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_3_ce0 : STD_LOGIC;
    signal glPLSlices_V_3_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_3_ce1 : STD_LOGIC;
    signal glPLSlices_V_3_we1 : STD_LOGIC;
    signal glPLSlices_V_3_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_4_ce0 : STD_LOGIC;
    signal glPLSlices_V_4_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_4_ce1 : STD_LOGIC;
    signal glPLSlices_V_4_we1 : STD_LOGIC;
    signal glPLSlices_V_4_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_5_ce0 : STD_LOGIC;
    signal glPLSlices_V_5_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_5_ce1 : STD_LOGIC;
    signal glPLSlices_V_5_we1 : STD_LOGIC;
    signal glPLSlices_V_5_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_6_ce0 : STD_LOGIC;
    signal glPLSlices_V_6_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_6_ce1 : STD_LOGIC;
    signal glPLSlices_V_6_we1 : STD_LOGIC;
    signal glPLSlices_V_6_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_7_ce0 : STD_LOGIC;
    signal glPLSlices_V_7_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_7_ce1 : STD_LOGIC;
    signal glPLSlices_V_7_we1 : STD_LOGIC;
    signal glPLSlices_V_7_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_8_ce0 : STD_LOGIC;
    signal glPLSlices_V_8_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_8_ce1 : STD_LOGIC;
    signal glPLSlices_V_8_we1 : STD_LOGIC;
    signal glPLSlices_V_8_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_9_ce0 : STD_LOGIC;
    signal glPLSlices_V_9_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_9_ce1 : STD_LOGIC;
    signal glPLSlices_V_9_we1 : STD_LOGIC;
    signal glPLSlices_V_9_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_10_ce0 : STD_LOGIC;
    signal glPLSlices_V_10_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_10_ce1 : STD_LOGIC;
    signal glPLSlices_V_10_we1 : STD_LOGIC;
    signal glPLSlices_V_10_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_11_ce0 : STD_LOGIC;
    signal glPLSlices_V_11_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_11_ce1 : STD_LOGIC;
    signal glPLSlices_V_11_we1 : STD_LOGIC;
    signal glPLSlices_V_11_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_12_ce0 : STD_LOGIC;
    signal glPLSlices_V_12_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_12_ce1 : STD_LOGIC;
    signal glPLSlices_V_12_we1 : STD_LOGIC;
    signal glPLSlices_V_12_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_13_ce0 : STD_LOGIC;
    signal glPLSlices_V_13_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_13_ce1 : STD_LOGIC;
    signal glPLSlices_V_13_we1 : STD_LOGIC;
    signal glPLSlices_V_13_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_14_ce0 : STD_LOGIC;
    signal glPLSlices_V_14_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_14_ce1 : STD_LOGIC;
    signal glPLSlices_V_14_we1 : STD_LOGIC;
    signal glPLSlices_V_14_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_15_ce0 : STD_LOGIC;
    signal glPLSlices_V_15_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_15_ce1 : STD_LOGIC;
    signal glPLSlices_V_15_we1 : STD_LOGIC;
    signal glPLSlices_V_15_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_16_ce0 : STD_LOGIC;
    signal glPLSlices_V_16_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_16_ce1 : STD_LOGIC;
    signal glPLSlices_V_16_we1 : STD_LOGIC;
    signal glPLSlices_V_16_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_17_ce0 : STD_LOGIC;
    signal glPLSlices_V_17_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_17_ce1 : STD_LOGIC;
    signal glPLSlices_V_17_we1 : STD_LOGIC;
    signal glPLSlices_V_17_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_18_ce0 : STD_LOGIC;
    signal glPLSlices_V_18_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_18_ce1 : STD_LOGIC;
    signal glPLSlices_V_18_we1 : STD_LOGIC;
    signal glPLSlices_V_18_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_19_ce0 : STD_LOGIC;
    signal glPLSlices_V_19_q0 : STD_LOGIC_VECTOR (35 downto 0);
    signal glPLSlices_V_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_19_ce1 : STD_LOGIC;
    signal glPLSlices_V_19_we1 : STD_LOGIC;
    signal glPLSlices_V_19_q1 : STD_LOGIC_VECTOR (35 downto 0);
    signal refBlock_V_0_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_0_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_1_1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_1_1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_2_2 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_2_2 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_3_3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_3_3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_5_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_5_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_6_6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_6_6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_7_7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_7_7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_8_8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_8_8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_9_9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_9_9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_10_10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_10_10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_11_11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_11_11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_12_12 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_12_12 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_13_13 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_13_13 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_1 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_2 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_3 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_4 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_6 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_7 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_8 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_9 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_10 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_11 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_12 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_13 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal refBlock_V_14_14 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal targetBlocks_V_14_14 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal sum : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal glCnt : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal data_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_5_reg_3466 : STD_LOGIC_VECTOR (0 downto 0);
    signal eventSlice_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal tmp_5_reg_3466_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_08_rec_reg_1561 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_8_fu_2714_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_8_reg_3461 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_5_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_2729_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_reg_3470 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_7_fu_2735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_3475 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_3475_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_2741_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_31_reg_3479 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_31_reg_3479_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal x_reg_3483 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_state5_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state45_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal y_reg_3490 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_13_reg_3497 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3501 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2799_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_15_reg_3506 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state22_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state62_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal grp_fu_2773_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal arrayNo_reg_3511 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state23_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_state63_pp0_stage19_iter1 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal tmp_14_fu_2804_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_14_reg_3516 : STD_LOGIC_VECTOR (5 downto 0);
    signal glPLSlices_V_0_addr_reg_3520 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_1_addr_reg_3526 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_10_addr_reg_3532 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_11_addr_reg_3538 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_12_addr_reg_3544 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_13_addr_reg_3550 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_14_addr_reg_3556 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_15_addr_reg_3562 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_16_addr_reg_3568 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_17_addr_reg_3574 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_18_addr_reg_3580 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_19_addr_reg_3586 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_2_addr_reg_3592 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_3_addr_reg_3598 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_4_addr_reg_3604 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_5_addr_reg_3610 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_6_addr_reg_3616 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_7_addr_reg_3622 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_8_addr_reg_3628 : STD_LOGIC_VECTOR (9 downto 0);
    signal glPLSlices_V_9_addr_reg_3634 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp1_fu_3105_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp1_reg_3640 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state25_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal tmp_16_fu_3355_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_16_reg_3645 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_10_cast_fu_3393_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_block_state43_pp0_stage39_iter0 : BOOLEAN;
    signal ap_block_pp0_stage39_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage39 : signal is "none";
    signal ap_block_state24_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_state64_pp0_stage20_iter1 : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal grp_calcOF_fu_1673_ap_start : STD_LOGIC;
    signal grp_calcOF_fu_1673_ap_done : STD_LOGIC;
    signal grp_calcOF_fu_1673_ap_idle : STD_LOGIC;
    signal grp_calcOF_fu_1673_ap_ready : STD_LOGIC;
    signal grp_calcOF_fu_1673_ap_ce : STD_LOGIC;
    signal grp_calcOF_fu_1673_y : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_15_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_15_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_0_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_0_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_5_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_5_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_10_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_10_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_0_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_0_0_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_0_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_0_0_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_16_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_16_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_1_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_1_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_6_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_6_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_11_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_11_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_1_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_1_1_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_1_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_1_1_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_17_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_17_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_2_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_2_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_7_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_7_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_12_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_12_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_2_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_2_2_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_2_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_2_2_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_18_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_18_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_3_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_3_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_8_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_8_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_13_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_13_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_3_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_3_3_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_3_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_3_3_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_19_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_19_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_4_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_4_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_9_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_9_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_14_ce0 : STD_LOGIC;
    signal grp_calcOF_fu_1673_glPLSlices_V_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_calcOF_fu_1673_glPLSlices_V_14_ce1 : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_4_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_4_4_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_4_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_4_4_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_5_5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_5_5_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_5_5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_5_5_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_6_6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_6_6_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_6_6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_6_6_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_7_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_7_7_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_7_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_7_7_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_8_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_8_8_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_8_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_8_8_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_9_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_9_9_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_9_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_9_9_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_10_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_10_10_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_10_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_10_10_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_11_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_11_11_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_11_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_11_11_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_12_12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_12_12_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_12_12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_12_12_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_13_13 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_13_13_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_13_13 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_13_13_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_1_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_2_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_3_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_4_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_5_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_6_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_7_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_8_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_9 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_9_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_10 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_10_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_11 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_11_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_12 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_12_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_13 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_13_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_refBlock_V_14_14 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_refBlock_V_14_14_ap_vld : STD_LOGIC;
    signal grp_calcOF_fu_1673_targetBlocks_V_14_14 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_calcOF_fu_1673_targetBlocks_V_14_14_ap_vld : STD_LOGIC;
    signal ap_block_state26_pp0_stage22_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state27_pp0_stage23_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state28_pp0_stage24_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state29_pp0_stage25_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state30_pp0_stage26_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state31_pp0_stage27_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_state32_pp0_stage28_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_state33_pp0_stage29_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_state34_pp0_stage30_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage30_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage30 : signal is "none";
    signal ap_block_state35_pp0_stage31_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage31_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage31 : signal is "none";
    signal ap_block_state36_pp0_stage32_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage32_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage32 : signal is "none";
    signal ap_block_state37_pp0_stage33_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage33_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage33 : signal is "none";
    signal ap_block_state38_pp0_stage34_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage34_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage34 : signal is "none";
    signal ap_block_state39_pp0_stage35_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage35_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage35 : signal is "none";
    signal ap_block_state40_pp0_stage36_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage36_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage36 : signal is "none";
    signal ap_block_state41_pp0_stage37_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage37_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage37 : signal is "none";
    signal ap_block_state42_pp0_stage38_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage38_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage38 : signal is "none";
    signal ap_block_state43_pp0_stage39_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage39_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state46_pp0_stage2_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state7_pp0_stage3_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state47_pp0_stage3_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state8_pp0_stage4_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state48_pp0_stage4_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state9_pp0_stage5_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state49_pp0_stage5_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state10_pp0_stage6_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state50_pp0_stage6_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state11_pp0_stage7_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state51_pp0_stage7_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state12_pp0_stage8_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state52_pp0_stage8_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state13_pp0_stage9_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state53_pp0_stage9_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state14_pp0_stage10_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state54_pp0_stage10_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state15_pp0_stage11_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state55_pp0_stage11_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state16_pp0_stage12_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state56_pp0_stage12_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state17_pp0_stage13_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state57_pp0_stage13_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state18_pp0_stage14_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state58_pp0_stage14_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state19_pp0_stage15_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state59_pp0_stage15_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state20_pp0_stage16_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state60_pp0_stage16_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state21_pp0_stage17_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state61_pp0_stage17_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal glPLActiveSliceIdx_V_2_reg_1465 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal glPLActiveSliceIdx_V_3_reg_1479 : STD_LOGIC_VECTOR (1 downto 0);
    signal glPLActiveSliceIdx_V_4_reg_1491 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_2_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal glPLActiveSliceIdx_V_5_reg_1503 : STD_LOGIC_VECTOR (1 downto 0);
    signal glPLActiveSliceIdx_V_6_reg_1516 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_p_08_rec_phi_fu_1565_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1605 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_1667_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_1664 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_storemerge_reg_1664 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_calcOF_fu_1673_ap_start_reg : STD_LOGIC := '0';
    signal x_cast_fu_3075_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal tmp_15_cast2_fu_2808_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage20_01001 : BOOLEAN;
    signal tmp_17_fu_3412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_op_assign_fu_1142 : STD_LOGIC_VECTOR (15 downto 0);
    signal localCnt_fu_3402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_3045_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_3_fu_2690_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_2702_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_cast_fu_2698_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl1_cast_fu_2710_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_cast_fu_2720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2773_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2773_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_fu_3429_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal newIndex1_cast_fu_2790_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmpData_V_fu_2834_p21 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_2880_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmpData_V_fu_2834_p22 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_15_cast_fu_2887_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index_assign_1_s_fu_2899_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal index_assign_1_cast_fu_2905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index_assign_1_1_fu_2917_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal index_assign_1_1_cas_fu_2923_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index_assign_1_2_fu_2935_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal index_assign_1_2_cas_fu_2941_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_2945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_2927_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_2909_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2891_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_3_fu_2953_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmpTmpData_V_fu_2965_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_fu_2971_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_1_fu_2975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_fu_2989_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_2979_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Repl2_1_1_fu_2997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_fu_3011_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_3001_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Repl2_1_2_fu_3019_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_3033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_3023_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Repl2_1_3_fu_3041_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_3083_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_12_fu_3094_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_cast_fu_3101_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_cast_cast_fu_3090_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_22_cast_fu_3189_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_cast_fu_3328_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp3_fu_3335_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp3_cast_fu_3341_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_cast_fu_3115_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp2_fu_3345_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp2_cast_cast_fu_3351_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp1_cast_fu_3332_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_fu_3369_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_3361_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_1_cast_fu_3383_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_fu_3373_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_fu_3387_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_fu_3429_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_fu_3429_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2773_ce : STD_LOGIC;
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state46_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_state7_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state47_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_state8_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state48_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_state9_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state49_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_state10_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state50_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_state11_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state51_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_state12_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state52_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_state13_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state53_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_state14_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state54_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_state15_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state55_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_state16_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state56_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_state17_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state57_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_state18_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state58_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_state19_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state59_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_state20_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state60_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_state21_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state61_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_state26_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_state27_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_state28_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_state29_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_state30_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_state31_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_state32_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_block_state33_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_block_state34_pp0_stage30_iter0 : BOOLEAN;
    signal ap_block_pp0_stage30_subdone : BOOLEAN;
    signal ap_block_state35_pp0_stage31_iter0 : BOOLEAN;
    signal ap_block_pp0_stage31_subdone : BOOLEAN;
    signal ap_block_state36_pp0_stage32_iter0 : BOOLEAN;
    signal ap_block_pp0_stage32_subdone : BOOLEAN;
    signal ap_block_state37_pp0_stage33_iter0 : BOOLEAN;
    signal ap_block_pp0_stage33_subdone : BOOLEAN;
    signal ap_block_state38_pp0_stage34_iter0 : BOOLEAN;
    signal ap_block_pp0_stage34_subdone : BOOLEAN;
    signal ap_block_state39_pp0_stage35_iter0 : BOOLEAN;
    signal ap_block_pp0_stage35_subdone : BOOLEAN;
    signal ap_block_state40_pp0_stage36_iter0 : BOOLEAN;
    signal ap_block_pp0_stage36_subdone : BOOLEAN;
    signal ap_block_state41_pp0_stage37_iter0 : BOOLEAN;
    signal ap_block_pp0_stage37_subdone : BOOLEAN;
    signal ap_block_state42_pp0_stage38_iter0 : BOOLEAN;
    signal ap_block_pp0_stage38_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_fu_3429_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_1295 : BOOLEAN;
    signal ap_condition_1305 : BOOLEAN;
    signal ap_condition_1311 : BOOLEAN;
    signal ap_condition_1317 : BOOLEAN;
    signal ap_condition_1323 : BOOLEAN;
    signal ap_condition_1329 : BOOLEAN;
    signal ap_condition_1335 : BOOLEAN;
    signal ap_condition_1341 : BOOLEAN;
    signal ap_condition_1347 : BOOLEAN;
    signal ap_condition_1353 : BOOLEAN;
    signal ap_condition_1359 : BOOLEAN;
    signal ap_condition_1365 : BOOLEAN;
    signal ap_condition_1371 : BOOLEAN;
    signal ap_condition_1384 : BOOLEAN;
    signal ap_condition_1300 : BOOLEAN;

    component calcOF IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (15 downto 0);
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        glPLTminus1SliceIdx_s : IN STD_LOGIC_VECTOR (1 downto 0);
        glPLSlices_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_15_ce0 : OUT STD_LOGIC;
        glPLSlices_V_15_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_15_ce1 : OUT STD_LOGIC;
        glPLSlices_V_15_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_0_ce0 : OUT STD_LOGIC;
        glPLSlices_V_0_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_0_ce1 : OUT STD_LOGIC;
        glPLSlices_V_0_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_5_ce0 : OUT STD_LOGIC;
        glPLSlices_V_5_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_5_ce1 : OUT STD_LOGIC;
        glPLSlices_V_5_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_10_ce0 : OUT STD_LOGIC;
        glPLSlices_V_10_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_10_ce1 : OUT STD_LOGIC;
        glPLSlices_V_10_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLTminus2SliceIdx_s : IN STD_LOGIC_VECTOR (1 downto 0);
        refBlock_V_0_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_0_0_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_0_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_0_0_ap_vld : OUT STD_LOGIC;
        glPLSlices_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_16_ce0 : OUT STD_LOGIC;
        glPLSlices_V_16_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_16_ce1 : OUT STD_LOGIC;
        glPLSlices_V_16_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_1_ce0 : OUT STD_LOGIC;
        glPLSlices_V_1_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_1_ce1 : OUT STD_LOGIC;
        glPLSlices_V_1_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_6_ce0 : OUT STD_LOGIC;
        glPLSlices_V_6_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_6_ce1 : OUT STD_LOGIC;
        glPLSlices_V_6_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_11_ce0 : OUT STD_LOGIC;
        glPLSlices_V_11_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_11_ce1 : OUT STD_LOGIC;
        glPLSlices_V_11_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        refBlock_V_1_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_1_1_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_1_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_1_1_ap_vld : OUT STD_LOGIC;
        glPLSlices_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_17_ce0 : OUT STD_LOGIC;
        glPLSlices_V_17_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_17_ce1 : OUT STD_LOGIC;
        glPLSlices_V_17_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_2_ce0 : OUT STD_LOGIC;
        glPLSlices_V_2_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_2_ce1 : OUT STD_LOGIC;
        glPLSlices_V_2_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_7_ce0 : OUT STD_LOGIC;
        glPLSlices_V_7_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_7_ce1 : OUT STD_LOGIC;
        glPLSlices_V_7_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_12_ce0 : OUT STD_LOGIC;
        glPLSlices_V_12_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_12_ce1 : OUT STD_LOGIC;
        glPLSlices_V_12_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        refBlock_V_2_2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_2_2_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_2_2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_2_2_ap_vld : OUT STD_LOGIC;
        glPLSlices_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_18_ce0 : OUT STD_LOGIC;
        glPLSlices_V_18_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_18_ce1 : OUT STD_LOGIC;
        glPLSlices_V_18_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_3_ce0 : OUT STD_LOGIC;
        glPLSlices_V_3_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_3_ce1 : OUT STD_LOGIC;
        glPLSlices_V_3_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_8_ce0 : OUT STD_LOGIC;
        glPLSlices_V_8_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_8_ce1 : OUT STD_LOGIC;
        glPLSlices_V_8_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_13_ce0 : OUT STD_LOGIC;
        glPLSlices_V_13_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_13_ce1 : OUT STD_LOGIC;
        glPLSlices_V_13_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        refBlock_V_3_3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_3_3_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_3_3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_3_3_ap_vld : OUT STD_LOGIC;
        glPLSlices_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_19_ce0 : OUT STD_LOGIC;
        glPLSlices_V_19_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_19_ce1 : OUT STD_LOGIC;
        glPLSlices_V_19_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_4_ce0 : OUT STD_LOGIC;
        glPLSlices_V_4_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_4_ce1 : OUT STD_LOGIC;
        glPLSlices_V_4_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_9_ce0 : OUT STD_LOGIC;
        glPLSlices_V_9_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_9_ce1 : OUT STD_LOGIC;
        glPLSlices_V_9_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_14_ce0 : OUT STD_LOGIC;
        glPLSlices_V_14_q0 : IN STD_LOGIC_VECTOR (35 downto 0);
        glPLSlices_V_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        glPLSlices_V_14_ce1 : OUT STD_LOGIC;
        glPLSlices_V_14_q1 : IN STD_LOGIC_VECTOR (35 downto 0);
        refBlock_V_4_4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_4_4_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_4_4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_4_4_ap_vld : OUT STD_LOGIC;
        refBlock_V_5_5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_5_5_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_5_5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_5_5_ap_vld : OUT STD_LOGIC;
        refBlock_V_6_6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_6_6_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_6_6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_6_6_ap_vld : OUT STD_LOGIC;
        refBlock_V_7_7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_7_7_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_7_7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_7_7_ap_vld : OUT STD_LOGIC;
        refBlock_V_8_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_8_8_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_8_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_8_8_ap_vld : OUT STD_LOGIC;
        refBlock_V_9_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_9_9_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_9_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_9_9_ap_vld : OUT STD_LOGIC;
        refBlock_V_10_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_10_10_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_10_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_10_10_ap_vld : OUT STD_LOGIC;
        refBlock_V_11_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_11_11_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_11_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_11_11_ap_vld : OUT STD_LOGIC;
        refBlock_V_12_12 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_12_12_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_12_12 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_12_12_ap_vld : OUT STD_LOGIC;
        refBlock_V_13_13 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_13_13_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_13_13 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_13_13_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_1_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_2_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_3_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_4_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_5_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_6_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_7_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_8_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_9 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_9_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_10 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_10_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_11 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_11_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_12 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_12_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_13 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_13_ap_vld : OUT STD_LOGIC;
        refBlock_V_14_14 : OUT STD_LOGIC_VECTOR (3 downto 0);
        refBlock_V_14_14_ap_vld : OUT STD_LOGIC;
        targetBlocks_V_14_14 : OUT STD_LOGIC_VECTOR (3 downto 0);
        targetBlocks_V_14_14_ap_vld : OUT STD_LOGIC );
    end component;


    component parseEvents_urem_yd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component parseEvents_mux_2zec IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (35 downto 0);
        din1 : IN STD_LOGIC_VECTOR (35 downto 0);
        din2 : IN STD_LOGIC_VECTOR (35 downto 0);
        din3 : IN STD_LOGIC_VECTOR (35 downto 0);
        din4 : IN STD_LOGIC_VECTOR (35 downto 0);
        din5 : IN STD_LOGIC_VECTOR (35 downto 0);
        din6 : IN STD_LOGIC_VECTOR (35 downto 0);
        din7 : IN STD_LOGIC_VECTOR (35 downto 0);
        din8 : IN STD_LOGIC_VECTOR (35 downto 0);
        din9 : IN STD_LOGIC_VECTOR (35 downto 0);
        din10 : IN STD_LOGIC_VECTOR (35 downto 0);
        din11 : IN STD_LOGIC_VECTOR (35 downto 0);
        din12 : IN STD_LOGIC_VECTOR (35 downto 0);
        din13 : IN STD_LOGIC_VECTOR (35 downto 0);
        din14 : IN STD_LOGIC_VECTOR (35 downto 0);
        din15 : IN STD_LOGIC_VECTOR (35 downto 0);
        din16 : IN STD_LOGIC_VECTOR (35 downto 0);
        din17 : IN STD_LOGIC_VECTOR (35 downto 0);
        din18 : IN STD_LOGIC_VECTOR (35 downto 0);
        din19 : IN STD_LOGIC_VECTOR (35 downto 0);
        din20 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component parseEvents_mul_mAem IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component parseEvents_glPLSeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (35 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (35 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;



begin
    glPLSlices_V_0_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_0_address0,
        ce0 => glPLSlices_V_0_ce0,
        q0 => glPLSlices_V_0_q0,
        address1 => glPLSlices_V_0_address1,
        ce1 => glPLSlices_V_0_ce1,
        we1 => glPLSlices_V_0_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_0_q1);

    glPLSlices_V_1_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_1_address0,
        ce0 => glPLSlices_V_1_ce0,
        q0 => glPLSlices_V_1_q0,
        address1 => glPLSlices_V_1_address1,
        ce1 => glPLSlices_V_1_ce1,
        we1 => glPLSlices_V_1_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_1_q1);

    glPLSlices_V_2_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_2_address0,
        ce0 => glPLSlices_V_2_ce0,
        q0 => glPLSlices_V_2_q0,
        address1 => glPLSlices_V_2_address1,
        ce1 => glPLSlices_V_2_ce1,
        we1 => glPLSlices_V_2_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_2_q1);

    glPLSlices_V_3_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_3_address0,
        ce0 => glPLSlices_V_3_ce0,
        q0 => glPLSlices_V_3_q0,
        address1 => glPLSlices_V_3_address1,
        ce1 => glPLSlices_V_3_ce1,
        we1 => glPLSlices_V_3_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_3_q1);

    glPLSlices_V_4_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_4_address0,
        ce0 => glPLSlices_V_4_ce0,
        q0 => glPLSlices_V_4_q0,
        address1 => glPLSlices_V_4_address1,
        ce1 => glPLSlices_V_4_ce1,
        we1 => glPLSlices_V_4_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_4_q1);

    glPLSlices_V_5_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_5_address0,
        ce0 => glPLSlices_V_5_ce0,
        q0 => glPLSlices_V_5_q0,
        address1 => glPLSlices_V_5_address1,
        ce1 => glPLSlices_V_5_ce1,
        we1 => glPLSlices_V_5_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_5_q1);

    glPLSlices_V_6_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_6_address0,
        ce0 => glPLSlices_V_6_ce0,
        q0 => glPLSlices_V_6_q0,
        address1 => glPLSlices_V_6_address1,
        ce1 => glPLSlices_V_6_ce1,
        we1 => glPLSlices_V_6_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_6_q1);

    glPLSlices_V_7_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_7_address0,
        ce0 => glPLSlices_V_7_ce0,
        q0 => glPLSlices_V_7_q0,
        address1 => glPLSlices_V_7_address1,
        ce1 => glPLSlices_V_7_ce1,
        we1 => glPLSlices_V_7_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_7_q1);

    glPLSlices_V_8_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_8_address0,
        ce0 => glPLSlices_V_8_ce0,
        q0 => glPLSlices_V_8_q0,
        address1 => glPLSlices_V_8_address1,
        ce1 => glPLSlices_V_8_ce1,
        we1 => glPLSlices_V_8_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_8_q1);

    glPLSlices_V_9_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_9_address0,
        ce0 => glPLSlices_V_9_ce0,
        q0 => glPLSlices_V_9_q0,
        address1 => glPLSlices_V_9_address1,
        ce1 => glPLSlices_V_9_ce1,
        we1 => glPLSlices_V_9_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_9_q1);

    glPLSlices_V_10_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_10_address0,
        ce0 => glPLSlices_V_10_ce0,
        q0 => glPLSlices_V_10_q0,
        address1 => glPLSlices_V_10_address1,
        ce1 => glPLSlices_V_10_ce1,
        we1 => glPLSlices_V_10_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_10_q1);

    glPLSlices_V_11_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_11_address0,
        ce0 => glPLSlices_V_11_ce0,
        q0 => glPLSlices_V_11_q0,
        address1 => glPLSlices_V_11_address1,
        ce1 => glPLSlices_V_11_ce1,
        we1 => glPLSlices_V_11_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_11_q1);

    glPLSlices_V_12_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_12_address0,
        ce0 => glPLSlices_V_12_ce0,
        q0 => glPLSlices_V_12_q0,
        address1 => glPLSlices_V_12_address1,
        ce1 => glPLSlices_V_12_ce1,
        we1 => glPLSlices_V_12_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_12_q1);

    glPLSlices_V_13_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_13_address0,
        ce0 => glPLSlices_V_13_ce0,
        q0 => glPLSlices_V_13_q0,
        address1 => glPLSlices_V_13_address1,
        ce1 => glPLSlices_V_13_ce1,
        we1 => glPLSlices_V_13_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_13_q1);

    glPLSlices_V_14_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_14_address0,
        ce0 => glPLSlices_V_14_ce0,
        q0 => glPLSlices_V_14_q0,
        address1 => glPLSlices_V_14_address1,
        ce1 => glPLSlices_V_14_ce1,
        we1 => glPLSlices_V_14_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_14_q1);

    glPLSlices_V_15_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_15_address0,
        ce0 => glPLSlices_V_15_ce0,
        q0 => glPLSlices_V_15_q0,
        address1 => glPLSlices_V_15_address1,
        ce1 => glPLSlices_V_15_ce1,
        we1 => glPLSlices_V_15_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_15_q1);

    glPLSlices_V_16_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_16_address0,
        ce0 => glPLSlices_V_16_ce0,
        q0 => glPLSlices_V_16_q0,
        address1 => glPLSlices_V_16_address1,
        ce1 => glPLSlices_V_16_ce1,
        we1 => glPLSlices_V_16_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_16_q1);

    glPLSlices_V_17_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_17_address0,
        ce0 => glPLSlices_V_17_ce0,
        q0 => glPLSlices_V_17_q0,
        address1 => glPLSlices_V_17_address1,
        ce1 => glPLSlices_V_17_ce1,
        we1 => glPLSlices_V_17_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_17_q1);

    glPLSlices_V_18_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_18_address0,
        ce0 => glPLSlices_V_18_ce0,
        q0 => glPLSlices_V_18_q0,
        address1 => glPLSlices_V_18_address1,
        ce1 => glPLSlices_V_18_ce1,
        we1 => glPLSlices_V_18_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_18_q1);

    glPLSlices_V_19_U : component parseEvents_glPLSeOg
    generic map (
        DataWidth => 36,
        AddressRange => 720,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => glPLSlices_V_19_address0,
        ce0 => glPLSlices_V_19_ce0,
        q0 => glPLSlices_V_19_q0,
        address1 => glPLSlices_V_19_address1,
        ce1 => glPLSlices_V_19_ce1,
        we1 => glPLSlices_V_19_we1,
        d1 => tmp_29_fu_3045_p4,
        q1 => glPLSlices_V_19_q1);

    grp_calcOF_fu_1673 : component calcOF
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_calcOF_fu_1673_ap_start,
        ap_done => grp_calcOF_fu_1673_ap_done,
        ap_idle => grp_calcOF_fu_1673_ap_idle,
        ap_ready => grp_calcOF_fu_1673_ap_ready,
        ap_ce => grp_calcOF_fu_1673_ap_ce,
        x => x_cast_fu_3075_p1,
        y => grp_calcOF_fu_1673_y,
        glPLTminus1SliceIdx_s => glPLTminus1SliceIdx_s,
        glPLSlices_V_15_address0 => grp_calcOF_fu_1673_glPLSlices_V_15_address0,
        glPLSlices_V_15_ce0 => grp_calcOF_fu_1673_glPLSlices_V_15_ce0,
        glPLSlices_V_15_q0 => glPLSlices_V_15_q0,
        glPLSlices_V_15_address1 => grp_calcOF_fu_1673_glPLSlices_V_15_address1,
        glPLSlices_V_15_ce1 => grp_calcOF_fu_1673_glPLSlices_V_15_ce1,
        glPLSlices_V_15_q1 => glPLSlices_V_15_q1,
        glPLSlices_V_0_address0 => grp_calcOF_fu_1673_glPLSlices_V_0_address0,
        glPLSlices_V_0_ce0 => grp_calcOF_fu_1673_glPLSlices_V_0_ce0,
        glPLSlices_V_0_q0 => glPLSlices_V_0_q0,
        glPLSlices_V_0_address1 => grp_calcOF_fu_1673_glPLSlices_V_0_address1,
        glPLSlices_V_0_ce1 => grp_calcOF_fu_1673_glPLSlices_V_0_ce1,
        glPLSlices_V_0_q1 => glPLSlices_V_0_q1,
        glPLSlices_V_5_address0 => grp_calcOF_fu_1673_glPLSlices_V_5_address0,
        glPLSlices_V_5_ce0 => grp_calcOF_fu_1673_glPLSlices_V_5_ce0,
        glPLSlices_V_5_q0 => glPLSlices_V_5_q0,
        glPLSlices_V_5_address1 => grp_calcOF_fu_1673_glPLSlices_V_5_address1,
        glPLSlices_V_5_ce1 => grp_calcOF_fu_1673_glPLSlices_V_5_ce1,
        glPLSlices_V_5_q1 => glPLSlices_V_5_q1,
        glPLSlices_V_10_address0 => grp_calcOF_fu_1673_glPLSlices_V_10_address0,
        glPLSlices_V_10_ce0 => grp_calcOF_fu_1673_glPLSlices_V_10_ce0,
        glPLSlices_V_10_q0 => glPLSlices_V_10_q0,
        glPLSlices_V_10_address1 => grp_calcOF_fu_1673_glPLSlices_V_10_address1,
        glPLSlices_V_10_ce1 => grp_calcOF_fu_1673_glPLSlices_V_10_ce1,
        glPLSlices_V_10_q1 => glPLSlices_V_10_q1,
        glPLTminus2SliceIdx_s => glPLTminus2SliceIdx_s,
        refBlock_V_0_0 => grp_calcOF_fu_1673_refBlock_V_0_0,
        refBlock_V_0_0_ap_vld => grp_calcOF_fu_1673_refBlock_V_0_0_ap_vld,
        targetBlocks_V_0_0 => grp_calcOF_fu_1673_targetBlocks_V_0_0,
        targetBlocks_V_0_0_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_0_0_ap_vld,
        glPLSlices_V_16_address0 => grp_calcOF_fu_1673_glPLSlices_V_16_address0,
        glPLSlices_V_16_ce0 => grp_calcOF_fu_1673_glPLSlices_V_16_ce0,
        glPLSlices_V_16_q0 => glPLSlices_V_16_q0,
        glPLSlices_V_16_address1 => grp_calcOF_fu_1673_glPLSlices_V_16_address1,
        glPLSlices_V_16_ce1 => grp_calcOF_fu_1673_glPLSlices_V_16_ce1,
        glPLSlices_V_16_q1 => glPLSlices_V_16_q1,
        glPLSlices_V_1_address0 => grp_calcOF_fu_1673_glPLSlices_V_1_address0,
        glPLSlices_V_1_ce0 => grp_calcOF_fu_1673_glPLSlices_V_1_ce0,
        glPLSlices_V_1_q0 => glPLSlices_V_1_q0,
        glPLSlices_V_1_address1 => grp_calcOF_fu_1673_glPLSlices_V_1_address1,
        glPLSlices_V_1_ce1 => grp_calcOF_fu_1673_glPLSlices_V_1_ce1,
        glPLSlices_V_1_q1 => glPLSlices_V_1_q1,
        glPLSlices_V_6_address0 => grp_calcOF_fu_1673_glPLSlices_V_6_address0,
        glPLSlices_V_6_ce0 => grp_calcOF_fu_1673_glPLSlices_V_6_ce0,
        glPLSlices_V_6_q0 => glPLSlices_V_6_q0,
        glPLSlices_V_6_address1 => grp_calcOF_fu_1673_glPLSlices_V_6_address1,
        glPLSlices_V_6_ce1 => grp_calcOF_fu_1673_glPLSlices_V_6_ce1,
        glPLSlices_V_6_q1 => glPLSlices_V_6_q1,
        glPLSlices_V_11_address0 => grp_calcOF_fu_1673_glPLSlices_V_11_address0,
        glPLSlices_V_11_ce0 => grp_calcOF_fu_1673_glPLSlices_V_11_ce0,
        glPLSlices_V_11_q0 => glPLSlices_V_11_q0,
        glPLSlices_V_11_address1 => grp_calcOF_fu_1673_glPLSlices_V_11_address1,
        glPLSlices_V_11_ce1 => grp_calcOF_fu_1673_glPLSlices_V_11_ce1,
        glPLSlices_V_11_q1 => glPLSlices_V_11_q1,
        refBlock_V_1_1 => grp_calcOF_fu_1673_refBlock_V_1_1,
        refBlock_V_1_1_ap_vld => grp_calcOF_fu_1673_refBlock_V_1_1_ap_vld,
        targetBlocks_V_1_1 => grp_calcOF_fu_1673_targetBlocks_V_1_1,
        targetBlocks_V_1_1_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_1_1_ap_vld,
        glPLSlices_V_17_address0 => grp_calcOF_fu_1673_glPLSlices_V_17_address0,
        glPLSlices_V_17_ce0 => grp_calcOF_fu_1673_glPLSlices_V_17_ce0,
        glPLSlices_V_17_q0 => glPLSlices_V_17_q0,
        glPLSlices_V_17_address1 => grp_calcOF_fu_1673_glPLSlices_V_17_address1,
        glPLSlices_V_17_ce1 => grp_calcOF_fu_1673_glPLSlices_V_17_ce1,
        glPLSlices_V_17_q1 => glPLSlices_V_17_q1,
        glPLSlices_V_2_address0 => grp_calcOF_fu_1673_glPLSlices_V_2_address0,
        glPLSlices_V_2_ce0 => grp_calcOF_fu_1673_glPLSlices_V_2_ce0,
        glPLSlices_V_2_q0 => glPLSlices_V_2_q0,
        glPLSlices_V_2_address1 => grp_calcOF_fu_1673_glPLSlices_V_2_address1,
        glPLSlices_V_2_ce1 => grp_calcOF_fu_1673_glPLSlices_V_2_ce1,
        glPLSlices_V_2_q1 => glPLSlices_V_2_q1,
        glPLSlices_V_7_address0 => grp_calcOF_fu_1673_glPLSlices_V_7_address0,
        glPLSlices_V_7_ce0 => grp_calcOF_fu_1673_glPLSlices_V_7_ce0,
        glPLSlices_V_7_q0 => glPLSlices_V_7_q0,
        glPLSlices_V_7_address1 => grp_calcOF_fu_1673_glPLSlices_V_7_address1,
        glPLSlices_V_7_ce1 => grp_calcOF_fu_1673_glPLSlices_V_7_ce1,
        glPLSlices_V_7_q1 => glPLSlices_V_7_q1,
        glPLSlices_V_12_address0 => grp_calcOF_fu_1673_glPLSlices_V_12_address0,
        glPLSlices_V_12_ce0 => grp_calcOF_fu_1673_glPLSlices_V_12_ce0,
        glPLSlices_V_12_q0 => glPLSlices_V_12_q0,
        glPLSlices_V_12_address1 => grp_calcOF_fu_1673_glPLSlices_V_12_address1,
        glPLSlices_V_12_ce1 => grp_calcOF_fu_1673_glPLSlices_V_12_ce1,
        glPLSlices_V_12_q1 => glPLSlices_V_12_q1,
        refBlock_V_2_2 => grp_calcOF_fu_1673_refBlock_V_2_2,
        refBlock_V_2_2_ap_vld => grp_calcOF_fu_1673_refBlock_V_2_2_ap_vld,
        targetBlocks_V_2_2 => grp_calcOF_fu_1673_targetBlocks_V_2_2,
        targetBlocks_V_2_2_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_2_2_ap_vld,
        glPLSlices_V_18_address0 => grp_calcOF_fu_1673_glPLSlices_V_18_address0,
        glPLSlices_V_18_ce0 => grp_calcOF_fu_1673_glPLSlices_V_18_ce0,
        glPLSlices_V_18_q0 => glPLSlices_V_18_q0,
        glPLSlices_V_18_address1 => grp_calcOF_fu_1673_glPLSlices_V_18_address1,
        glPLSlices_V_18_ce1 => grp_calcOF_fu_1673_glPLSlices_V_18_ce1,
        glPLSlices_V_18_q1 => glPLSlices_V_18_q1,
        glPLSlices_V_3_address0 => grp_calcOF_fu_1673_glPLSlices_V_3_address0,
        glPLSlices_V_3_ce0 => grp_calcOF_fu_1673_glPLSlices_V_3_ce0,
        glPLSlices_V_3_q0 => glPLSlices_V_3_q0,
        glPLSlices_V_3_address1 => grp_calcOF_fu_1673_glPLSlices_V_3_address1,
        glPLSlices_V_3_ce1 => grp_calcOF_fu_1673_glPLSlices_V_3_ce1,
        glPLSlices_V_3_q1 => glPLSlices_V_3_q1,
        glPLSlices_V_8_address0 => grp_calcOF_fu_1673_glPLSlices_V_8_address0,
        glPLSlices_V_8_ce0 => grp_calcOF_fu_1673_glPLSlices_V_8_ce0,
        glPLSlices_V_8_q0 => glPLSlices_V_8_q0,
        glPLSlices_V_8_address1 => grp_calcOF_fu_1673_glPLSlices_V_8_address1,
        glPLSlices_V_8_ce1 => grp_calcOF_fu_1673_glPLSlices_V_8_ce1,
        glPLSlices_V_8_q1 => glPLSlices_V_8_q1,
        glPLSlices_V_13_address0 => grp_calcOF_fu_1673_glPLSlices_V_13_address0,
        glPLSlices_V_13_ce0 => grp_calcOF_fu_1673_glPLSlices_V_13_ce0,
        glPLSlices_V_13_q0 => glPLSlices_V_13_q0,
        glPLSlices_V_13_address1 => grp_calcOF_fu_1673_glPLSlices_V_13_address1,
        glPLSlices_V_13_ce1 => grp_calcOF_fu_1673_glPLSlices_V_13_ce1,
        glPLSlices_V_13_q1 => glPLSlices_V_13_q1,
        refBlock_V_3_3 => grp_calcOF_fu_1673_refBlock_V_3_3,
        refBlock_V_3_3_ap_vld => grp_calcOF_fu_1673_refBlock_V_3_3_ap_vld,
        targetBlocks_V_3_3 => grp_calcOF_fu_1673_targetBlocks_V_3_3,
        targetBlocks_V_3_3_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_3_3_ap_vld,
        glPLSlices_V_19_address0 => grp_calcOF_fu_1673_glPLSlices_V_19_address0,
        glPLSlices_V_19_ce0 => grp_calcOF_fu_1673_glPLSlices_V_19_ce0,
        glPLSlices_V_19_q0 => glPLSlices_V_19_q0,
        glPLSlices_V_19_address1 => grp_calcOF_fu_1673_glPLSlices_V_19_address1,
        glPLSlices_V_19_ce1 => grp_calcOF_fu_1673_glPLSlices_V_19_ce1,
        glPLSlices_V_19_q1 => glPLSlices_V_19_q1,
        glPLSlices_V_4_address0 => grp_calcOF_fu_1673_glPLSlices_V_4_address0,
        glPLSlices_V_4_ce0 => grp_calcOF_fu_1673_glPLSlices_V_4_ce0,
        glPLSlices_V_4_q0 => glPLSlices_V_4_q0,
        glPLSlices_V_4_address1 => grp_calcOF_fu_1673_glPLSlices_V_4_address1,
        glPLSlices_V_4_ce1 => grp_calcOF_fu_1673_glPLSlices_V_4_ce1,
        glPLSlices_V_4_q1 => glPLSlices_V_4_q1,
        glPLSlices_V_9_address0 => grp_calcOF_fu_1673_glPLSlices_V_9_address0,
        glPLSlices_V_9_ce0 => grp_calcOF_fu_1673_glPLSlices_V_9_ce0,
        glPLSlices_V_9_q0 => glPLSlices_V_9_q0,
        glPLSlices_V_9_address1 => grp_calcOF_fu_1673_glPLSlices_V_9_address1,
        glPLSlices_V_9_ce1 => grp_calcOF_fu_1673_glPLSlices_V_9_ce1,
        glPLSlices_V_9_q1 => glPLSlices_V_9_q1,
        glPLSlices_V_14_address0 => grp_calcOF_fu_1673_glPLSlices_V_14_address0,
        glPLSlices_V_14_ce0 => grp_calcOF_fu_1673_glPLSlices_V_14_ce0,
        glPLSlices_V_14_q0 => glPLSlices_V_14_q0,
        glPLSlices_V_14_address1 => grp_calcOF_fu_1673_glPLSlices_V_14_address1,
        glPLSlices_V_14_ce1 => grp_calcOF_fu_1673_glPLSlices_V_14_ce1,
        glPLSlices_V_14_q1 => glPLSlices_V_14_q1,
        refBlock_V_4_4 => grp_calcOF_fu_1673_refBlock_V_4_4,
        refBlock_V_4_4_ap_vld => grp_calcOF_fu_1673_refBlock_V_4_4_ap_vld,
        targetBlocks_V_4_4 => grp_calcOF_fu_1673_targetBlocks_V_4_4,
        targetBlocks_V_4_4_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_4_4_ap_vld,
        refBlock_V_5_5 => grp_calcOF_fu_1673_refBlock_V_5_5,
        refBlock_V_5_5_ap_vld => grp_calcOF_fu_1673_refBlock_V_5_5_ap_vld,
        targetBlocks_V_5_5 => grp_calcOF_fu_1673_targetBlocks_V_5_5,
        targetBlocks_V_5_5_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_5_5_ap_vld,
        refBlock_V_6_6 => grp_calcOF_fu_1673_refBlock_V_6_6,
        refBlock_V_6_6_ap_vld => grp_calcOF_fu_1673_refBlock_V_6_6_ap_vld,
        targetBlocks_V_6_6 => grp_calcOF_fu_1673_targetBlocks_V_6_6,
        targetBlocks_V_6_6_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_6_6_ap_vld,
        refBlock_V_7_7 => grp_calcOF_fu_1673_refBlock_V_7_7,
        refBlock_V_7_7_ap_vld => grp_calcOF_fu_1673_refBlock_V_7_7_ap_vld,
        targetBlocks_V_7_7 => grp_calcOF_fu_1673_targetBlocks_V_7_7,
        targetBlocks_V_7_7_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_7_7_ap_vld,
        refBlock_V_8_8 => grp_calcOF_fu_1673_refBlock_V_8_8,
        refBlock_V_8_8_ap_vld => grp_calcOF_fu_1673_refBlock_V_8_8_ap_vld,
        targetBlocks_V_8_8 => grp_calcOF_fu_1673_targetBlocks_V_8_8,
        targetBlocks_V_8_8_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_8_8_ap_vld,
        refBlock_V_9_9 => grp_calcOF_fu_1673_refBlock_V_9_9,
        refBlock_V_9_9_ap_vld => grp_calcOF_fu_1673_refBlock_V_9_9_ap_vld,
        targetBlocks_V_9_9 => grp_calcOF_fu_1673_targetBlocks_V_9_9,
        targetBlocks_V_9_9_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_9_9_ap_vld,
        refBlock_V_10_10 => grp_calcOF_fu_1673_refBlock_V_10_10,
        refBlock_V_10_10_ap_vld => grp_calcOF_fu_1673_refBlock_V_10_10_ap_vld,
        targetBlocks_V_10_10 => grp_calcOF_fu_1673_targetBlocks_V_10_10,
        targetBlocks_V_10_10_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_10_10_ap_vld,
        refBlock_V_11_11 => grp_calcOF_fu_1673_refBlock_V_11_11,
        refBlock_V_11_11_ap_vld => grp_calcOF_fu_1673_refBlock_V_11_11_ap_vld,
        targetBlocks_V_11_11 => grp_calcOF_fu_1673_targetBlocks_V_11_11,
        targetBlocks_V_11_11_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_11_11_ap_vld,
        refBlock_V_12_12 => grp_calcOF_fu_1673_refBlock_V_12_12,
        refBlock_V_12_12_ap_vld => grp_calcOF_fu_1673_refBlock_V_12_12_ap_vld,
        targetBlocks_V_12_12 => grp_calcOF_fu_1673_targetBlocks_V_12_12,
        targetBlocks_V_12_12_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_12_12_ap_vld,
        refBlock_V_13_13 => grp_calcOF_fu_1673_refBlock_V_13_13,
        refBlock_V_13_13_ap_vld => grp_calcOF_fu_1673_refBlock_V_13_13_ap_vld,
        targetBlocks_V_13_13 => grp_calcOF_fu_1673_targetBlocks_V_13_13,
        targetBlocks_V_13_13_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_13_13_ap_vld,
        targetBlocks_V_14_1 => grp_calcOF_fu_1673_targetBlocks_V_14_1,
        targetBlocks_V_14_1_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_1_ap_vld,
        targetBlocks_V_14_2 => grp_calcOF_fu_1673_targetBlocks_V_14_2,
        targetBlocks_V_14_2_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_2_ap_vld,
        targetBlocks_V_14_3 => grp_calcOF_fu_1673_targetBlocks_V_14_3,
        targetBlocks_V_14_3_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_3_ap_vld,
        targetBlocks_V_14_4 => grp_calcOF_fu_1673_targetBlocks_V_14_4,
        targetBlocks_V_14_4_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_4_ap_vld,
        targetBlocks_V_14_5 => grp_calcOF_fu_1673_targetBlocks_V_14_5,
        targetBlocks_V_14_5_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_5_ap_vld,
        targetBlocks_V_14_6 => grp_calcOF_fu_1673_targetBlocks_V_14_6,
        targetBlocks_V_14_6_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_6_ap_vld,
        targetBlocks_V_14_7 => grp_calcOF_fu_1673_targetBlocks_V_14_7,
        targetBlocks_V_14_7_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_7_ap_vld,
        targetBlocks_V_14_8 => grp_calcOF_fu_1673_targetBlocks_V_14_8,
        targetBlocks_V_14_8_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_8_ap_vld,
        targetBlocks_V_14_9 => grp_calcOF_fu_1673_targetBlocks_V_14_9,
        targetBlocks_V_14_9_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_9_ap_vld,
        targetBlocks_V_14_10 => grp_calcOF_fu_1673_targetBlocks_V_14_10,
        targetBlocks_V_14_10_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_10_ap_vld,
        targetBlocks_V_14_11 => grp_calcOF_fu_1673_targetBlocks_V_14_11,
        targetBlocks_V_14_11_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_11_ap_vld,
        targetBlocks_V_14_12 => grp_calcOF_fu_1673_targetBlocks_V_14_12,
        targetBlocks_V_14_12_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_12_ap_vld,
        targetBlocks_V_14_13 => grp_calcOF_fu_1673_targetBlocks_V_14_13,
        targetBlocks_V_14_13_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_13_ap_vld,
        refBlock_V_14_14 => grp_calcOF_fu_1673_refBlock_V_14_14,
        refBlock_V_14_14_ap_vld => grp_calcOF_fu_1673_refBlock_V_14_14_ap_vld,
        targetBlocks_V_14_14 => grp_calcOF_fu_1673_targetBlocks_V_14_14,
        targetBlocks_V_14_14_ap_vld => grp_calcOF_fu_1673_targetBlocks_V_14_14_ap_vld);

    parseEvents_urem_yd2_U87 : component parseEvents_urem_yd2
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 6,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2773_p0,
        din1 => grp_fu_2773_p1,
        ce => grp_fu_2773_ce,
        dout => grp_fu_2773_p2);

    parseEvents_mux_2zec_U88 : component parseEvents_mux_2zec
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 36,
        din1_WIDTH => 36,
        din2_WIDTH => 36,
        din3_WIDTH => 36,
        din4_WIDTH => 36,
        din5_WIDTH => 36,
        din6_WIDTH => 36,
        din7_WIDTH => 36,
        din8_WIDTH => 36,
        din9_WIDTH => 36,
        din10_WIDTH => 36,
        din11_WIDTH => 36,
        din12_WIDTH => 36,
        din13_WIDTH => 36,
        din14_WIDTH => 36,
        din15_WIDTH => 36,
        din16_WIDTH => 36,
        din17_WIDTH => 36,
        din18_WIDTH => 36,
        din19_WIDTH => 36,
        din20_WIDTH => 16,
        dout_WIDTH => 36)
    port map (
        din0 => glPLSlices_V_0_q0,
        din1 => glPLSlices_V_1_q0,
        din2 => glPLSlices_V_2_q0,
        din3 => glPLSlices_V_3_q0,
        din4 => glPLSlices_V_4_q0,
        din5 => glPLSlices_V_5_q0,
        din6 => glPLSlices_V_6_q0,
        din7 => glPLSlices_V_7_q0,
        din8 => glPLSlices_V_8_q0,
        din9 => glPLSlices_V_9_q0,
        din10 => glPLSlices_V_10_q0,
        din11 => glPLSlices_V_11_q0,
        din12 => glPLSlices_V_12_q0,
        din13 => glPLSlices_V_13_q0,
        din14 => glPLSlices_V_14_q0,
        din15 => glPLSlices_V_15_q0,
        din16 => glPLSlices_V_16_q0,
        din17 => glPLSlices_V_17_q0,
        din18 => glPLSlices_V_18_q0,
        din19 => glPLSlices_V_19_q0,
        din20 => tmpData_V_fu_2834_p21,
        dout => tmpData_V_fu_2834_p22);

    parseEvents_mul_mAem_U89 : component parseEvents_mul_mAem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 15,
        dout_WIDTH => 32)
    port map (
        din0 => mul_fu_3429_p0,
        din1 => mul_fu_3429_p1,
        dout => mul_fu_3429_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (((ap_const_boolean_0 = ap_block_pp0_stage39_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage39_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_calcOF_fu_1673_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_calcOF_fu_1673_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
                    grp_calcOF_fu_1673_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_calcOF_fu_1673_ap_ready = ap_const_logic_1)) then 
                    grp_calcOF_fu_1673_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_1664_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_1) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_storemerge_reg_1664 <= tmp_10_cast_fu_3393_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage39_11001))) then 
                ap_phi_reg_pp0_iter1_storemerge_reg_1664 <= ap_phi_reg_pp0_iter0_storemerge_reg_1664;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_2_reg_1465_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((tmp_fu_2630_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_2_reg_1465 <= ap_const_lv1_0;
                elsif ((tmp_fu_2630_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_2_reg_1465 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_3_reg_1479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((tmp_fu_2630_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_3_reg_1479 <= glPLActiveSliceIdx_V;
                elsif ((tmp_fu_2630_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_3_reg_1479 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_4_reg_1491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if ((tmp_2_fu_2648_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_4_reg_1491 <= glPLActiveSliceIdx_V_2_reg_1465;
                elsif ((tmp_2_fu_2648_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_4_reg_1491 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_5_reg_1503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if ((tmp_2_fu_2648_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_5_reg_1503 <= ap_const_lv2_1;
                elsif ((tmp_2_fu_2648_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_5_reg_1503 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    glPLActiveSliceIdx_V_6_reg_1516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                if ((tmp_2_fu_2648_p2 = ap_const_lv1_0)) then 
                    glPLActiveSliceIdx_V_6_reg_1516 <= glPLActiveSliceIdx_V_3_reg_1479;
                elsif ((tmp_2_fu_2648_p2 = ap_const_lv1_1)) then 
                    glPLActiveSliceIdx_V_6_reg_1516 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    glPLTminus1SliceIdx_s_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_fu_2666_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                glPLTminus1SliceIdx_s <= ap_const_lv2_2;
            elsif (((tmp_2_fu_2648_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                glPLTminus1SliceIdx_s <= ap_const_lv2_1;
            elsif (((ap_start = ap_const_logic_1) and (tmp_fu_2630_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                glPLTminus1SliceIdx_s <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    glPLTminus2SliceIdx_s_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_fu_2666_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                glPLTminus2SliceIdx_s <= ap_const_lv2_1;
            elsif (((tmp_2_fu_2648_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                glPLTminus2SliceIdx_s <= ap_const_lv2_0;
            elsif (((ap_start = ap_const_logic_1) and (tmp_fu_2630_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                glPLTminus2SliceIdx_s <= ap_const_lv2_2;
            end if; 
        end if;
    end process;

    p_08_rec_reg_1561_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                p_08_rec_reg_1561 <= i_reg_3470;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                p_08_rec_reg_1561 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    sum_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                arrayNo_reg_3511 <= grp_fu_2773_p2;
                glPLSlices_V_0_addr_reg_3520 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_10_addr_reg_3532 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_11_addr_reg_3538 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_12_addr_reg_3544 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_13_addr_reg_3550 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_14_addr_reg_3556 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_15_addr_reg_3562 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_16_addr_reg_3568 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_17_addr_reg_3574 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_18_addr_reg_3580 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_19_addr_reg_3586 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_1_addr_reg_3526 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_2_addr_reg_3592 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_3_addr_reg_3598 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_4_addr_reg_3604 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_5_addr_reg_3610 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_6_addr_reg_3616 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_7_addr_reg_3622 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_8_addr_reg_3628 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                glPLSlices_V_9_addr_reg_3634 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
                tmp_14_reg_3516 <= tmp_14_fu_2804_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then
                glCnt <= tmp_17_fu_3412_p2;
                i_op_assign_fu_1142 <= localCnt_fu_3402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                glPLActiveSliceIdx_V <= ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                i_reg_3470 <= i_fu_2729_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_0_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_0_0 <= grp_calcOF_fu_1673_refBlock_V_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_10_10_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_10_10 <= grp_calcOF_fu_1673_refBlock_V_10_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_11_11_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_11_11 <= grp_calcOF_fu_1673_refBlock_V_11_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_12_12_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_12_12 <= grp_calcOF_fu_1673_refBlock_V_12_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_13_13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_13_13 <= grp_calcOF_fu_1673_refBlock_V_13_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_14_14_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_14_14 <= grp_calcOF_fu_1673_refBlock_V_14_14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_1_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_1_1 <= grp_calcOF_fu_1673_refBlock_V_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_2_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_2_2 <= grp_calcOF_fu_1673_refBlock_V_2_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_3_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_3_3 <= grp_calcOF_fu_1673_refBlock_V_3_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_4_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_4_4 <= grp_calcOF_fu_1673_refBlock_V_4_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_5_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_5_5 <= grp_calcOF_fu_1673_refBlock_V_5_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_6_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_6_6 <= grp_calcOF_fu_1673_refBlock_V_6_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_7_7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_7_7 <= grp_calcOF_fu_1673_refBlock_V_7_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_8_8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_8_8 <= grp_calcOF_fu_1673_refBlock_V_8_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_refBlock_V_9_9_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                refBlock_V_9_9 <= grp_calcOF_fu_1673_refBlock_V_9_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_0_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_0_0 <= grp_calcOF_fu_1673_targetBlocks_V_0_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_10_10_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_10_10 <= grp_calcOF_fu_1673_targetBlocks_V_10_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_11_11_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_11_11 <= grp_calcOF_fu_1673_targetBlocks_V_11_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_12_12_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_12_12 <= grp_calcOF_fu_1673_targetBlocks_V_12_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_13_13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_13_13 <= grp_calcOF_fu_1673_targetBlocks_V_13_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_1 <= grp_calcOF_fu_1673_targetBlocks_V_14_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_10_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_10 <= grp_calcOF_fu_1673_targetBlocks_V_14_10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_11_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_11 <= grp_calcOF_fu_1673_targetBlocks_V_14_11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_12_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_12 <= grp_calcOF_fu_1673_targetBlocks_V_14_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_13 <= grp_calcOF_fu_1673_targetBlocks_V_14_13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_14_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_14 <= grp_calcOF_fu_1673_targetBlocks_V_14_14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_2 <= grp_calcOF_fu_1673_targetBlocks_V_14_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_3 <= grp_calcOF_fu_1673_targetBlocks_V_14_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_4 <= grp_calcOF_fu_1673_targetBlocks_V_14_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_5 <= grp_calcOF_fu_1673_targetBlocks_V_14_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_6 <= grp_calcOF_fu_1673_targetBlocks_V_14_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_7 <= grp_calcOF_fu_1673_targetBlocks_V_14_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_8 <= grp_calcOF_fu_1673_targetBlocks_V_14_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_14_9_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_14_9 <= grp_calcOF_fu_1673_targetBlocks_V_14_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_1_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_1_1 <= grp_calcOF_fu_1673_targetBlocks_V_1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_2_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_2_2 <= grp_calcOF_fu_1673_targetBlocks_V_2_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_3_3_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_3_3 <= grp_calcOF_fu_1673_targetBlocks_V_3_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_4_4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_4_4 <= grp_calcOF_fu_1673_targetBlocks_V_4_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_5_5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_5_5 <= grp_calcOF_fu_1673_targetBlocks_V_5_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_6_6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_6_6 <= grp_calcOF_fu_1673_targetBlocks_V_6_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_7_7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_7_7 <= grp_calcOF_fu_1673_targetBlocks_V_7_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_8_8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_8_8 <= grp_calcOF_fu_1673_targetBlocks_V_8_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (grp_calcOF_fu_1673_targetBlocks_V_9_9_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then
                targetBlocks_V_9_9 <= grp_calcOF_fu_1673_targetBlocks_V_9_9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (tmp_7_reg_3475 = ap_const_lv1_0) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                tmp1_reg_3640 <= tmp1_fu_3105_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_13_reg_3497 <= data_dout(1 downto 1);
                x_reg_3483 <= data_dout(31 downto 17);
                y_reg_3490 <= data_dout(16 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                tmp_15_reg_3506 <= tmp_15_fu_2799_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                tmp_16_reg_3645 <= tmp_16_fu_3355_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_7_reg_3475 = ap_const_lv1_0) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_30_reg_3501 <= data_dout(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_fu_2735_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_fu_2724_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_31_reg_3479 <= tmp_31_fu_2741_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_31_reg_3479_pp0_iter1_reg <= tmp_31_reg_3479;
                tmp_5_reg_3466 <= tmp_5_fu_2724_p2;
                tmp_5_reg_3466_pp0_iter1_reg <= tmp_5_reg_3466;
                tmp_7_reg_3475_pp0_iter1_reg <= tmp_7_reg_3475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_fu_2724_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_7_reg_3475 <= tmp_7_fu_2735_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    tmp_8_reg_3461(10 downto 4) <= tmp_8_fu_2714_p2(10 downto 4);
            end if;
        end if;
    end process;
    tmp_8_reg_3461(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_fu_2724_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage39_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage30_subdone, ap_block_pp0_stage31_subdone, ap_block_pp0_stage32_subdone, ap_block_pp0_stage33_subdone, ap_block_pp0_stage34_subdone, ap_block_pp0_stage35_subdone, ap_block_pp0_stage36_subdone, ap_block_pp0_stage37_subdone, ap_block_pp0_stage38_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_5_fu_2724_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_5_fu_2724_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage20_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) and (ap_const_boolean_0 = ap_block_pp0_stage20_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage20_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when ap_ST_fsm_pp0_stage30 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage30_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                end if;
            when ap_ST_fsm_pp0_stage31 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage31_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                end if;
            when ap_ST_fsm_pp0_stage32 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage32_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage32;
                end if;
            when ap_ST_fsm_pp0_stage33 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage33_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage34;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage33;
                end if;
            when ap_ST_fsm_pp0_stage34 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage34_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage34;
                end if;
            when ap_ST_fsm_pp0_stage35 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage35_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage36;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage35;
                end if;
            when ap_ST_fsm_pp0_stage36 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage36_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage37;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage36;
                end if;
            when ap_ST_fsm_pp0_stage37 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage37_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage38;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage37;
                end if;
            when ap_ST_fsm_pp0_stage38 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage38_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage39;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage38;
                end if;
            when ap_ST_fsm_pp0_stage39 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage39_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage39;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(30);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(31);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(32);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage30 <= ap_CS_fsm(33);
    ap_CS_fsm_pp0_stage31 <= ap_CS_fsm(34);
    ap_CS_fsm_pp0_stage32 <= ap_CS_fsm(35);
    ap_CS_fsm_pp0_stage33 <= ap_CS_fsm(36);
    ap_CS_fsm_pp0_stage34 <= ap_CS_fsm(37);
    ap_CS_fsm_pp0_stage35 <= ap_CS_fsm(38);
    ap_CS_fsm_pp0_stage36 <= ap_CS_fsm(39);
    ap_CS_fsm_pp0_stage37 <= ap_CS_fsm(40);
    ap_CS_fsm_pp0_stage38 <= ap_CS_fsm(41);
    ap_CS_fsm_pp0_stage39 <= ap_CS_fsm(42);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(12);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state65 <= ap_CS_fsm(43);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(data_empty_n, ap_enable_reg_pp0_iter0, tmp_5_reg_3466)
    begin
                ap_block_pp0_stage1_11001 <= ((tmp_5_reg_3466 = ap_const_lv1_1) and (data_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(data_empty_n, ap_enable_reg_pp0_iter0, tmp_5_reg_3466)
    begin
                ap_block_pp0_stage1_subdone <= ((tmp_5_reg_3466 = ap_const_lv1_1) and (data_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_01001_assign_proc : process(eventSlice_full_n, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg)
    begin
                ap_block_pp0_stage20_01001 <= ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (eventSlice_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage20_11001_assign_proc : process(eventSlice_full_n, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg)
    begin
                ap_block_pp0_stage20_11001 <= ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (eventSlice_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage20_subdone_assign_proc : process(eventSlice_full_n, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg)
    begin
                ap_block_pp0_stage20_subdone <= ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (eventSlice_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage36_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage36_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage37_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage37_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage38_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage38_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage39_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage39_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage6_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage7_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage8_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage9_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage10_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage11_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage12_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage13_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage14_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage15_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage16_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage17_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage22_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage23_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage24_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage25_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage26_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage27_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage27_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage28_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage28_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage29_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage29_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage30_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage30_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage31_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage31_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage32_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage32_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage33_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage33_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage34_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage34_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage35_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage35_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage36_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage36_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage37_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage37_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage38_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage38_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage39_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage39_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage2_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage3_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage4_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage5_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage6_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage7_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage8_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage9_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage10_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage11_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage12_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage13_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage14_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage15_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage1_iter0_assign_proc : process(data_empty_n, tmp_5_reg_3466)
    begin
                ap_block_state5_pp0_stage1_iter0 <= ((tmp_5_reg_3466 = ap_const_lv1_1) and (data_empty_n = ap_const_logic_0));
    end process;

        ap_block_state60_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage16_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage17_iter1_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage19_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state64_pp0_stage20_iter1_assign_proc : process(eventSlice_full_n, tmp_5_reg_3466_pp0_iter1_reg)
    begin
                ap_block_state64_pp0_stage20_iter1 <= ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (eventSlice_full_n = ap_const_logic_0));
    end process;

        ap_block_state6_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage3_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage4_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage5_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1295_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1295 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_1) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1300_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19)
    begin
                ap_condition_1300 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19));
    end process;


    ap_condition_1305_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1305 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_2) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1311_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1311 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_3) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1317_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1317 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_4) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1323_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1323 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_5) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1329_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1329 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_6) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1335_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1335 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_7) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1341_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1341 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_8) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1347_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1347 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_9) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1353_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1353 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_A) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1359_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1359 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_B) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1365_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1365 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_C) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1371_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1371 <= ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_D) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1384_assign_proc : process(tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg)
    begin
                ap_condition_1384 <= (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_F) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1)) or ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_E) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1)) or ((tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_0)));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(tmp_5_fu_2724_p2)
    begin
        if ((tmp_5_fu_2724_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4_assign_proc : process(ap_CS_fsm_state3, glPLActiveSliceIdx_V_4_reg_1491, tmp_4_fu_2666_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((tmp_4_fu_2666_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 <= glPLActiveSliceIdx_V_4_reg_1491;
            elsif ((tmp_4_fu_2666_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 <= "X";
            end if;
        else 
            ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1531_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4_assign_proc : process(ap_CS_fsm_state3, glPLActiveSliceIdx_V_5_reg_1503, tmp_4_fu_2666_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((tmp_4_fu_2666_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 <= glPLActiveSliceIdx_V_5_reg_1503;
            elsif ((tmp_4_fu_2666_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 <= ap_const_lv2_0;
            else 
                ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1542_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4_assign_proc : process(ap_CS_fsm_state3, glPLActiveSliceIdx_V_6_reg_1516, tmp_4_fu_2666_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
            if ((tmp_4_fu_2666_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 <= glPLActiveSliceIdx_V_6_reg_1516;
            elsif ((tmp_4_fu_2666_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 <= ap_const_lv2_0;
            else 
                ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_p_08_rec_phi_fu_1565_p4_assign_proc : process(tmp_5_reg_3466, ap_enable_reg_pp0_iter1, p_08_rec_reg_1561, ap_CS_fsm_pp0_stage0, i_reg_3470, ap_block_pp0_stage0)
    begin
        if (((tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_p_08_rec_phi_fu_1565_p4 <= i_reg_3470;
        else 
            ap_phi_mux_p_08_rec_phi_fu_1565_p4 <= p_08_rec_reg_1561;
        end if; 
    end process;


    ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28_assign_proc : process(refBlock_V_1_1, refBlock_V_2_2, refBlock_V_3_3, refBlock_V_4_4, refBlock_V_5_5, refBlock_V_6_6, refBlock_V_7_7, refBlock_V_8_8, refBlock_V_9_9, refBlock_V_10_10, refBlock_V_11_11, refBlock_V_12_12, refBlock_V_13_13, refBlock_V_14_14, ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572, ap_condition_1295, ap_condition_1305, ap_condition_1311, ap_condition_1317, ap_condition_1323, ap_condition_1329, ap_condition_1335, ap_condition_1341, ap_condition_1347, ap_condition_1353, ap_condition_1359, ap_condition_1365, ap_condition_1371, ap_condition_1384, ap_condition_1300)
    begin
        if ((ap_const_boolean_1 = ap_condition_1300)) then
            if ((ap_const_boolean_1 = ap_condition_1384)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_14_14;
            elsif ((ap_const_boolean_1 = ap_condition_1371)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_13_13;
            elsif ((ap_const_boolean_1 = ap_condition_1365)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_12_12;
            elsif ((ap_const_boolean_1 = ap_condition_1359)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_11_11;
            elsif ((ap_const_boolean_1 = ap_condition_1353)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_10_10;
            elsif ((ap_const_boolean_1 = ap_condition_1347)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_9_9;
            elsif ((ap_const_boolean_1 = ap_condition_1341)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_8_8;
            elsif ((ap_const_boolean_1 = ap_condition_1335)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_7_7;
            elsif ((ap_const_boolean_1 = ap_condition_1329)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_6_6;
            elsif ((ap_const_boolean_1 = ap_condition_1323)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_5_5;
            elsif ((ap_const_boolean_1 = ap_condition_1317)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_4_4;
            elsif ((ap_const_boolean_1 = ap_condition_1311)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_3_3;
            elsif ((ap_const_boolean_1 = ap_condition_1305)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_2_2;
            elsif ((ap_const_boolean_1 = ap_condition_1295)) then 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= refBlock_V_1_1;
            else 
                ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572;
            end if;
        else 
            ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28 <= ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_1667_p4_assign_proc : process(ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_16_reg_3645, ap_phi_reg_pp0_iter1_storemerge_reg_1664)
    begin
        if (((tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage20) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            ap_phi_mux_storemerge_phi_fu_1667_p4 <= tmp_16_reg_3645;
        else 
            ap_phi_mux_storemerge_phi_fu_1667_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_1664;
        end if; 
    end process;


    ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54_assign_proc : process(targetBlocks_V_1_1, targetBlocks_V_2_2, targetBlocks_V_3_3, targetBlocks_V_4_4, targetBlocks_V_5_5, targetBlocks_V_6_6, targetBlocks_V_7_7, targetBlocks_V_8_8, targetBlocks_V_9_9, targetBlocks_V_10_10, targetBlocks_V_11_11, targetBlocks_V_12_12, targetBlocks_V_13_13, targetBlocks_V_14_1, targetBlocks_V_14_2, targetBlocks_V_14_3, targetBlocks_V_14_4, targetBlocks_V_14_5, targetBlocks_V_14_6, targetBlocks_V_14_7, targetBlocks_V_14_8, targetBlocks_V_14_9, targetBlocks_V_14_10, targetBlocks_V_14_11, targetBlocks_V_14_12, targetBlocks_V_14_13, targetBlocks_V_14_14, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, tmp_7_reg_3475_pp0_iter1_reg, tmp_31_reg_3479_pp0_iter1_reg, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1605)
    begin
        if (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_13;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_12;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_11;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_10;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_9;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_8;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_7;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_6;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_5;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_4;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_3;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_2;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19) and (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_F) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1)) or ((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_E) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1)) or ((tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_0))))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_14_14;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_D) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_13_13;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_C) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_12_12;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_B) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_11_11;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_A) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_10_10;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_9) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_9_9;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_8) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_8_8;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_7) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_7_7;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_6) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_6_6;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_5) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_5_5;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_4) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_4_4;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_3) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_3_3;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_2) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_2_2;
        elsif (((tmp_31_reg_3479_pp0_iter1_reg = ap_const_lv4_1) and (tmp_7_reg_3475_pp0_iter1_reg = ap_const_lv1_0) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= targetBlocks_V_1_1;
        else 
            ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54 <= ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1605;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_1664 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1572 <= "XXXX";
    ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1605 <= "XXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    data_blk_n_assign_proc : process(data_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_5_reg_3466)
    begin
        if (((tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            data_blk_n <= data_empty_n;
        else 
            data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            data_read <= ap_const_logic_1;
        else 
            data_read <= ap_const_logic_0;
        end if; 
    end process;


    eventSlice_blk_n_assign_proc : process(eventSlice_full_n, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            eventSlice_blk_n <= eventSlice_full_n;
        else 
            eventSlice_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        eventSlice_din <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_storemerge_phi_fu_1667_p4),32));


    eventSlice_write_assign_proc : process(ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            eventSlice_write <= ap_const_logic_1;
        else 
            eventSlice_write <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_0_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_0_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_0_address0 <= grp_calcOF_fu_1673_glPLSlices_V_0_address0;
        else 
            glPLSlices_V_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_0_addr_reg_3520, grp_calcOF_fu_1673_glPLSlices_V_0_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_0_address1 <= glPLSlices_V_0_addr_reg_3520;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_0_address1 <= grp_calcOF_fu_1673_glPLSlices_V_0_address1;
        else 
            glPLSlices_V_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_0_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_0_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_0_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_0_ce0;
        else 
            glPLSlices_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_0_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_0_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_0_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_0_ce1;
        else 
            glPLSlices_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_0) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_0_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_10_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_10_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_10_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_10_address0 <= grp_calcOF_fu_1673_glPLSlices_V_10_address0;
        else 
            glPLSlices_V_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_10_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_10_addr_reg_3532, grp_calcOF_fu_1673_glPLSlices_V_10_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_10_address1 <= glPLSlices_V_10_addr_reg_3532;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_10_address1 <= grp_calcOF_fu_1673_glPLSlices_V_10_address1;
        else 
            glPLSlices_V_10_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_10_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_10_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_10_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_10_ce0;
        else 
            glPLSlices_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_10_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_10_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_10_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_10_ce1;
        else 
            glPLSlices_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_10_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_A) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_10_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_11_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_11_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_11_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_11_address0 <= grp_calcOF_fu_1673_glPLSlices_V_11_address0;
        else 
            glPLSlices_V_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_11_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_11_addr_reg_3538, grp_calcOF_fu_1673_glPLSlices_V_11_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_11_address1 <= glPLSlices_V_11_addr_reg_3538;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_11_address1 <= grp_calcOF_fu_1673_glPLSlices_V_11_address1;
        else 
            glPLSlices_V_11_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_11_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_11_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_11_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_11_ce0;
        else 
            glPLSlices_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_11_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_11_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_11_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_11_ce1;
        else 
            glPLSlices_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_11_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_B) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_11_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_12_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_12_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_12_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_12_address0 <= grp_calcOF_fu_1673_glPLSlices_V_12_address0;
        else 
            glPLSlices_V_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_12_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_12_addr_reg_3544, grp_calcOF_fu_1673_glPLSlices_V_12_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_12_address1 <= glPLSlices_V_12_addr_reg_3544;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_12_address1 <= grp_calcOF_fu_1673_glPLSlices_V_12_address1;
        else 
            glPLSlices_V_12_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_12_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_12_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_12_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_12_ce0;
        else 
            glPLSlices_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_12_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_12_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_12_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_12_ce1;
        else 
            glPLSlices_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_12_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_C) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_12_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_13_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_13_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_13_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_13_address0 <= grp_calcOF_fu_1673_glPLSlices_V_13_address0;
        else 
            glPLSlices_V_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_13_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_13_addr_reg_3550, grp_calcOF_fu_1673_glPLSlices_V_13_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_13_address1 <= glPLSlices_V_13_addr_reg_3550;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_13_address1 <= grp_calcOF_fu_1673_glPLSlices_V_13_address1;
        else 
            glPLSlices_V_13_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_13_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_13_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_13_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_13_ce0;
        else 
            glPLSlices_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_13_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_13_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_13_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_13_ce1;
        else 
            glPLSlices_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_13_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_D) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_13_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_14_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_14_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_14_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_14_address0 <= grp_calcOF_fu_1673_glPLSlices_V_14_address0;
        else 
            glPLSlices_V_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_14_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_14_addr_reg_3556, grp_calcOF_fu_1673_glPLSlices_V_14_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_14_address1 <= glPLSlices_V_14_addr_reg_3556;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_14_address1 <= grp_calcOF_fu_1673_glPLSlices_V_14_address1;
        else 
            glPLSlices_V_14_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_14_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_14_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_14_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_14_ce0;
        else 
            glPLSlices_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_14_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_14_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_14_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_14_ce1;
        else 
            glPLSlices_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_14_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_E) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_14_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_15_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_15_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_15_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_15_address0 <= grp_calcOF_fu_1673_glPLSlices_V_15_address0;
        else 
            glPLSlices_V_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_15_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_15_addr_reg_3562, grp_calcOF_fu_1673_glPLSlices_V_15_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_15_address1 <= glPLSlices_V_15_addr_reg_3562;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_15_address1 <= grp_calcOF_fu_1673_glPLSlices_V_15_address1;
        else 
            glPLSlices_V_15_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_15_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_15_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_15_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_15_ce0;
        else 
            glPLSlices_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_15_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_15_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_15_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_15_ce1;
        else 
            glPLSlices_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_15_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_F) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_15_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_16_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_16_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_16_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_16_address0 <= grp_calcOF_fu_1673_glPLSlices_V_16_address0;
        else 
            glPLSlices_V_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_16_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_16_addr_reg_3568, grp_calcOF_fu_1673_glPLSlices_V_16_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_16_address1 <= glPLSlices_V_16_addr_reg_3568;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_16_address1 <= grp_calcOF_fu_1673_glPLSlices_V_16_address1;
        else 
            glPLSlices_V_16_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_16_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_16_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_16_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_16_ce0;
        else 
            glPLSlices_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_16_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_16_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_16_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_16_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_16_ce1;
        else 
            glPLSlices_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_16_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_10) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_16_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_17_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_17_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_17_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_17_address0 <= grp_calcOF_fu_1673_glPLSlices_V_17_address0;
        else 
            glPLSlices_V_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_17_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_17_addr_reg_3574, grp_calcOF_fu_1673_glPLSlices_V_17_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_17_address1 <= glPLSlices_V_17_addr_reg_3574;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_17_address1 <= grp_calcOF_fu_1673_glPLSlices_V_17_address1;
        else 
            glPLSlices_V_17_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_17_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_17_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_17_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_17_ce0;
        else 
            glPLSlices_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_17_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_17_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_17_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_17_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_17_ce1;
        else 
            glPLSlices_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_17_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_11) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_17_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_18_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_18_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_18_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_18_address0 <= grp_calcOF_fu_1673_glPLSlices_V_18_address0;
        else 
            glPLSlices_V_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_18_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_18_addr_reg_3580, grp_calcOF_fu_1673_glPLSlices_V_18_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_18_address1 <= glPLSlices_V_18_addr_reg_3580;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_18_address1 <= grp_calcOF_fu_1673_glPLSlices_V_18_address1;
        else 
            glPLSlices_V_18_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_18_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_18_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_18_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_18_ce0;
        else 
            glPLSlices_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_18_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_18_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_18_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_18_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_18_ce1;
        else 
            glPLSlices_V_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_18_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_12) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_18_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_19_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_19_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_19_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_19_address0 <= grp_calcOF_fu_1673_glPLSlices_V_19_address0;
        else 
            glPLSlices_V_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_19_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_19_addr_reg_3586, grp_calcOF_fu_1673_glPLSlices_V_19_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_19_address1 <= glPLSlices_V_19_addr_reg_3586;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_19_address1 <= grp_calcOF_fu_1673_glPLSlices_V_19_address1;
        else 
            glPLSlices_V_19_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_19_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_19_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_19_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_19_ce0;
        else 
            glPLSlices_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_19_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_19_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_19_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_19_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_19_ce1;
        else 
            glPLSlices_V_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_19_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if ((not((tmp_14_reg_3516 = ap_const_lv6_12)) and not((tmp_14_reg_3516 = ap_const_lv6_11)) and not((tmp_14_reg_3516 = ap_const_lv6_10)) and not((tmp_14_reg_3516 = ap_const_lv6_F)) and not((tmp_14_reg_3516 = ap_const_lv6_E)) and not((tmp_14_reg_3516 = ap_const_lv6_D)) and not((tmp_14_reg_3516 = ap_const_lv6_C)) and not((tmp_14_reg_3516 = ap_const_lv6_B)) and not((tmp_14_reg_3516 = ap_const_lv6_A)) and not((tmp_14_reg_3516 = ap_const_lv6_9)) and not((tmp_14_reg_3516 = ap_const_lv6_8)) and not((tmp_14_reg_3516 = ap_const_lv6_7)) and not((tmp_14_reg_3516 = ap_const_lv6_6)) and not((tmp_14_reg_3516 = ap_const_lv6_5)) and not((tmp_14_reg_3516 = ap_const_lv6_4)) and not((tmp_14_reg_3516 = ap_const_lv6_3)) and not((tmp_14_reg_3516 = ap_const_lv6_2)) and not((tmp_14_reg_3516 = ap_const_lv6_1)) and not((tmp_14_reg_3516 = ap_const_lv6_0)) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_19_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_1_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_1_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_1_address0 <= grp_calcOF_fu_1673_glPLSlices_V_1_address0;
        else 
            glPLSlices_V_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_1_addr_reg_3526, grp_calcOF_fu_1673_glPLSlices_V_1_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_1_address1 <= glPLSlices_V_1_addr_reg_3526;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_1_address1 <= grp_calcOF_fu_1673_glPLSlices_V_1_address1;
        else 
            glPLSlices_V_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_1_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_1_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_1_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_1_ce0;
        else 
            glPLSlices_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_1_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_1_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_1_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_1_ce1;
        else 
            glPLSlices_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_1) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_1_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_2_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_2_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_2_address0 <= grp_calcOF_fu_1673_glPLSlices_V_2_address0;
        else 
            glPLSlices_V_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_2_addr_reg_3592, grp_calcOF_fu_1673_glPLSlices_V_2_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_2_address1 <= glPLSlices_V_2_addr_reg_3592;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_2_address1 <= grp_calcOF_fu_1673_glPLSlices_V_2_address1;
        else 
            glPLSlices_V_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_2_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_2_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_2_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_2_ce0;
        else 
            glPLSlices_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_2_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_2_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_2_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_2_ce1;
        else 
            glPLSlices_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_2) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_2_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_3_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_3_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_3_address0 <= grp_calcOF_fu_1673_glPLSlices_V_3_address0;
        else 
            glPLSlices_V_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_3_addr_reg_3598, grp_calcOF_fu_1673_glPLSlices_V_3_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_3_address1 <= glPLSlices_V_3_addr_reg_3598;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_3_address1 <= grp_calcOF_fu_1673_glPLSlices_V_3_address1;
        else 
            glPLSlices_V_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_3_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_3_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_3_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_3_ce0;
        else 
            glPLSlices_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_3_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_3_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_3_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_3_ce1;
        else 
            glPLSlices_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_3) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_3_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_4_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_4_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_4_address0 <= grp_calcOF_fu_1673_glPLSlices_V_4_address0;
        else 
            glPLSlices_V_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_4_addr_reg_3604, grp_calcOF_fu_1673_glPLSlices_V_4_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_4_address1 <= glPLSlices_V_4_addr_reg_3604;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_4_address1 <= grp_calcOF_fu_1673_glPLSlices_V_4_address1;
        else 
            glPLSlices_V_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_4_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_4_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_4_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_4_ce0;
        else 
            glPLSlices_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_4_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_4_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_4_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_4_ce1;
        else 
            glPLSlices_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_4) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_4_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_5_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_5_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_5_address0 <= grp_calcOF_fu_1673_glPLSlices_V_5_address0;
        else 
            glPLSlices_V_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_5_addr_reg_3610, grp_calcOF_fu_1673_glPLSlices_V_5_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_5_address1 <= glPLSlices_V_5_addr_reg_3610;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_5_address1 <= grp_calcOF_fu_1673_glPLSlices_V_5_address1;
        else 
            glPLSlices_V_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_5_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_5_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_5_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_5_ce0;
        else 
            glPLSlices_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_5_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_5_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_5_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_5_ce1;
        else 
            glPLSlices_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_5) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_5_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_6_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_6_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_6_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_6_address0 <= grp_calcOF_fu_1673_glPLSlices_V_6_address0;
        else 
            glPLSlices_V_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_6_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_6_addr_reg_3616, grp_calcOF_fu_1673_glPLSlices_V_6_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_6_address1 <= glPLSlices_V_6_addr_reg_3616;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_6_address1 <= grp_calcOF_fu_1673_glPLSlices_V_6_address1;
        else 
            glPLSlices_V_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_6_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_6_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_6_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_6_ce0;
        else 
            glPLSlices_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_6_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_6_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_6_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_6_ce1;
        else 
            glPLSlices_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_6_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_6) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_6_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_7_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_7_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_7_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_7_address0 <= grp_calcOF_fu_1673_glPLSlices_V_7_address0;
        else 
            glPLSlices_V_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_7_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_7_addr_reg_3622, grp_calcOF_fu_1673_glPLSlices_V_7_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_7_address1 <= glPLSlices_V_7_addr_reg_3622;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_7_address1 <= grp_calcOF_fu_1673_glPLSlices_V_7_address1;
        else 
            glPLSlices_V_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_7_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_7_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_7_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_7_ce0;
        else 
            glPLSlices_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_7_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_7_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_7_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_7_ce1;
        else 
            glPLSlices_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_7_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_7) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_7_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_8_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_8_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_8_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_8_address0 <= grp_calcOF_fu_1673_glPLSlices_V_8_address0;
        else 
            glPLSlices_V_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_8_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_8_addr_reg_3628, grp_calcOF_fu_1673_glPLSlices_V_8_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_8_address1 <= glPLSlices_V_8_addr_reg_3628;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_8_address1 <= grp_calcOF_fu_1673_glPLSlices_V_8_address1;
        else 
            glPLSlices_V_8_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_8_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_8_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_8_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_8_ce0;
        else 
            glPLSlices_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_8_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_8_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_8_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_8_ce1;
        else 
            glPLSlices_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_8_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_8) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_8_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_9_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, grp_calcOF_fu_1673_glPLSlices_V_9_address0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage19, ap_block_pp0_stage17, ap_block_pp0_stage18, tmp_15_cast2_fu_2808_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
            glPLSlices_V_9_address0 <= tmp_15_cast2_fu_2808_p1(10 - 1 downto 0);
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_9_address0 <= grp_calcOF_fu_1673_glPLSlices_V_9_address0;
        else 
            glPLSlices_V_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_9_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, ap_block_pp0_stage20, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, glPLSlices_V_9_addr_reg_3634, grp_calcOF_fu_1673_glPLSlices_V_9_address1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_9_address1 <= glPLSlices_V_9_addr_reg_3634;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_9_address1 <= grp_calcOF_fu_1673_glPLSlices_V_9_address1;
        else 
            glPLSlices_V_9_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    glPLSlices_V_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, grp_calcOF_fu_1673_glPLSlices_V_9_ce0, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            glPLSlices_V_9_ce0 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_9_ce0 <= grp_calcOF_fu_1673_glPLSlices_V_9_ce0;
        else 
            glPLSlices_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter1, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage18, grp_calcOF_fu_1673_glPLSlices_V_9_ce1, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage20_11001, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_9_ce1 <= ap_const_logic_1;
        elsif ((((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17)))) then 
            glPLSlices_V_9_ce1 <= grp_calcOF_fu_1673_glPLSlices_V_9_ce1;
        else 
            glPLSlices_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    glPLSlices_V_9_we1_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_5_reg_3466, ap_CS_fsm_pp0_stage20, tmp_13_reg_3497, tmp_14_reg_3516, ap_block_pp0_stage20_11001)
    begin
        if (((tmp_14_reg_3516 = ap_const_lv6_9) and (tmp_13_reg_3497 = ap_const_lv1_1) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001))) then 
            glPLSlices_V_9_we1 <= ap_const_logic_1;
        else 
            glPLSlices_V_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    grp_calcOF_fu_1673_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_5_reg_3466, tmp_5_reg_3466_pp0_iter1_reg, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21_11001, ap_CS_fsm_pp0_stage39, ap_block_pp0_stage22_11001, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage23_11001, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage24_11001, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage25_11001, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage26_11001, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage27_11001, ap_CS_fsm_pp0_stage27, ap_block_pp0_stage28_11001, ap_CS_fsm_pp0_stage28, ap_block_pp0_stage29_11001, ap_CS_fsm_pp0_stage29, ap_block_pp0_stage30_11001, ap_CS_fsm_pp0_stage30, ap_block_pp0_stage31_11001, ap_CS_fsm_pp0_stage31, ap_block_pp0_stage32_11001, ap_CS_fsm_pp0_stage32, ap_block_pp0_stage33_11001, ap_CS_fsm_pp0_stage33, ap_block_pp0_stage34_11001, ap_CS_fsm_pp0_stage34, ap_block_pp0_stage35_11001, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage36_11001, ap_CS_fsm_pp0_stage36, ap_block_pp0_stage37_11001, ap_CS_fsm_pp0_stage37, ap_block_pp0_stage38_11001, ap_CS_fsm_pp0_stage38, ap_block_pp0_stage39_11001, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage17)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage36_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage36)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35)) or ((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34)) or ((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33)) or ((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32)) or ((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage39) and (ap_const_boolean_0 = ap_block_pp0_stage39_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage38) and (ap_const_boolean_0 = ap_block_pp0_stage38_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage37_11001) and (tmp_5_reg_3466 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage37)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_5_reg_3466_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_calcOF_fu_1673_ap_ce <= ap_const_logic_1;
        else 
            grp_calcOF_fu_1673_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_calcOF_fu_1673_ap_start <= grp_calcOF_fu_1673_ap_start_reg;
    grp_calcOF_fu_1673_y <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_reg_3490),16));

    grp_fu_2773_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage17)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
            grp_fu_2773_ce <= ap_const_logic_1;
        else 
            grp_fu_2773_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2773_p0 <= data_dout(31 downto 17);
    grp_fu_2773_p1 <= ap_const_lv15_14(6 - 1 downto 0);
    i_cast_fu_2720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_p_08_rec_phi_fu_1565_p4),32));
    i_fu_2729_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_08_rec_phi_fu_1565_p4) + unsigned(ap_const_lv31_1));
    index_assign_1_1_cas_fu_2923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_assign_1_1_fu_2917_p2),32));
    index_assign_1_1_fu_2917_p2 <= (tmp_s_fu_2880_p3 or ap_const_lv17_2);
    index_assign_1_2_cas_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_assign_1_2_fu_2935_p2),32));
    index_assign_1_2_fu_2935_p2 <= (tmp_s_fu_2880_p3 or ap_const_lv17_3);
    index_assign_1_cast_fu_2905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_assign_1_s_fu_2899_p2),32));
    index_assign_1_s_fu_2899_p2 <= (tmp_s_fu_2880_p3 or ap_const_lv17_1);
    lhs_V_fu_3361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_op_assign_fu_1142),18));
    localCnt_fu_3402_p2 <= std_logic_vector(unsigned(i_op_assign_fu_1142) + unsigned(ap_const_lv16_1));
    mul_fu_3429_p0 <= ap_const_lv32_CCCD(17 - 1 downto 0);
    mul_fu_3429_p1 <= mul_fu_3429_p10(15 - 1 downto 0);
    mul_fu_3429_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_3483),32));
    newIndex1_cast_fu_2790_p4 <= mul_fu_3429_p2(30 downto 20);
    p_Repl2_1_1_fu_2997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_2989_p3),64));
    p_Repl2_1_2_fu_3019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_3011_p3),64));
    p_Repl2_1_3_fu_3041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_3033_p3),64));
    p_Repl2_1_fu_2975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_2971_p1),64));
    p_Result_4_3_fu_2953_p5 <= (((tmp_21_fu_2945_p3 & tmp_20_fu_2927_p3) & tmp_19_fu_2909_p3) & tmp_18_fu_2891_p3);
    p_shl1_cast_fu_2710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_2702_p3),11));
    p_shl_cast_fu_2698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_2690_p3),11));
    r_V_1_fu_3387_p2 <= std_logic_vector(signed(rhs_V_1_cast_fu_3383_p1) + signed(r_V_fu_3373_p2));
    r_V_fu_3373_p2 <= std_logic_vector(signed(rhs_V_fu_3369_p1) + signed(lhs_V_fu_3361_p1));
        rhs_V_1_cast_fu_3383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(targetBlocks_V_0_0),18));

        rhs_V_fu_3369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(refBlock_V_0_0),18));

    tmp1_cast_fu_3332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_reg_3640),25));
    tmp1_fu_3105_p2 <= std_logic_vector(unsigned(tmp_13_cast_fu_3101_p1) + unsigned(tmp_19_cast_cast_fu_3090_p1));
        tmp2_cast_cast_fu_3351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_fu_3345_p2),25));

    tmp2_fu_3345_p2 <= std_logic_vector(signed(tmp3_cast_fu_3341_p1) + signed(tmp_21_cast_fu_3115_p1));
        tmp3_cast_fu_3341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp3_fu_3335_p2),17));

    tmp3_fu_3335_p2 <= std_logic_vector(signed(tmp_22_cast_fu_3189_p1) + signed(tmp_23_cast_fu_3328_p1));
    tmpData_V_fu_2834_p21 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(arrayNo_reg_3511),16));
    tmpTmpData_V_fu_2965_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(p_Result_4_3_fu_2953_p5));
        tmp_10_cast_fu_3393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_fu_3387_p2),25));

    tmp_11_fu_3083_p3 <= (y_reg_3490 & ap_const_lv8_0);
    tmp_12_fu_3094_p3 <= (tmp_30_reg_3501 & x_cast_fu_3075_p1);
    tmp_13_cast_fu_3101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_3094_p3),24));
    tmp_14_fu_2804_p1 <= grp_fu_2773_p2(6 - 1 downto 0);
        tmp_15_cast2_fu_2808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_3506),64));

    tmp_15_cast_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_2880_p3),32));
    tmp_15_fu_2799_p2 <= std_logic_vector(unsigned(newIndex1_cast_fu_2790_p4) + unsigned(tmp_8_reg_3461));
    tmp_16_fu_3355_p2 <= std_logic_vector(signed(tmp2_cast_cast_fu_3351_p1) + signed(tmp1_cast_fu_3332_p1));
    tmp_17_fu_3412_p2 <= std_logic_vector(unsigned(glCnt) + unsigned(ap_const_lv16_1));
    tmp_18_fu_2891_p3 <= tmpData_V_fu_2834_p22(to_integer(unsigned(tmp_15_cast_fu_2887_p1)) downto to_integer(unsigned(tmp_15_cast_fu_2887_p1))) when (to_integer(unsigned(tmp_15_cast_fu_2887_p1))>= 0 and to_integer(unsigned(tmp_15_cast_fu_2887_p1))<=35) else "-";
    tmp_19_cast_cast_fu_3090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_3083_p3),24));
    tmp_19_fu_2909_p3 <= tmpData_V_fu_2834_p22(to_integer(unsigned(index_assign_1_cast_fu_2905_p1)) downto to_integer(unsigned(index_assign_1_cast_fu_2905_p1))) when (to_integer(unsigned(index_assign_1_cast_fu_2905_p1))>= 0 and to_integer(unsigned(index_assign_1_cast_fu_2905_p1))<=35) else "-";
    tmp_20_fu_2927_p3 <= tmpData_V_fu_2834_p22(to_integer(unsigned(index_assign_1_1_cas_fu_2923_p1)) downto to_integer(unsigned(index_assign_1_1_cas_fu_2923_p1))) when (to_integer(unsigned(index_assign_1_1_cas_fu_2923_p1))>= 0 and to_integer(unsigned(index_assign_1_1_cas_fu_2923_p1))<=35) else "-";
        tmp_21_cast_fu_3115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum),17));

    tmp_21_fu_2945_p3 <= tmpData_V_fu_2834_p22(to_integer(unsigned(index_assign_1_2_cas_fu_2941_p1)) downto to_integer(unsigned(index_assign_1_2_cas_fu_2941_p1))) when (to_integer(unsigned(index_assign_1_2_cas_fu_2941_p1))>= 0 and to_integer(unsigned(index_assign_1_2_cas_fu_2941_p1))<=35) else "-";
        tmp_22_cast_fu_3189_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1575_p28),5));

    tmp_22_fu_2971_p1 <= tmpTmpData_V_fu_2965_p2(1 - 1 downto 0);
        tmp_23_cast_fu_3328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_targetBlocks_V_load_s_phi_fu_1608_p54),5));

    
    tmp_23_fu_2979_p4_proc : process(tmpData_V_fu_2834_p22, tmp_15_cast_fu_2887_p1, p_Repl2_1_fu_2975_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_23_fu_2979_p4 <= tmpData_V_fu_2834_p22;
        if to_integer(unsigned(tmp_15_cast_fu_2887_p1)) >= tmpData_V_fu_2834_p22'low and to_integer(unsigned(tmp_15_cast_fu_2887_p1)) <= tmpData_V_fu_2834_p22'high then
            result(0) := '0';
            for i in p_Repl2_1_fu_2975_p1'range loop
                result(0) := result(0) or p_Repl2_1_fu_2975_p1(i);
            end loop;
            tmp_23_fu_2979_p4(to_integer(unsigned(tmp_15_cast_fu_2887_p1))) <= result(0);
        end if;
    end process;

    tmp_24_fu_2989_p3 <= tmpTmpData_V_fu_2965_p2(1 downto 1);
    
    tmp_25_fu_3001_p4_proc : process(tmp_23_fu_2979_p4, index_assign_1_cast_fu_2905_p1, p_Repl2_1_1_fu_2997_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_25_fu_3001_p4 <= tmp_23_fu_2979_p4;
        if to_integer(unsigned(index_assign_1_cast_fu_2905_p1)) >= tmp_23_fu_2979_p4'low and to_integer(unsigned(index_assign_1_cast_fu_2905_p1)) <= tmp_23_fu_2979_p4'high then
            result(0) := '0';
            for i in p_Repl2_1_1_fu_2997_p1'range loop
                result(0) := result(0) or p_Repl2_1_1_fu_2997_p1(i);
            end loop;
            tmp_25_fu_3001_p4(to_integer(unsigned(index_assign_1_cast_fu_2905_p1))) <= result(0);
        end if;
    end process;

    tmp_26_fu_3011_p3 <= tmpTmpData_V_fu_2965_p2(2 downto 2);
    
    tmp_27_fu_3023_p4_proc : process(tmp_25_fu_3001_p4, index_assign_1_1_cas_fu_2923_p1, p_Repl2_1_2_fu_3019_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_27_fu_3023_p4 <= tmp_25_fu_3001_p4;
        if to_integer(unsigned(index_assign_1_1_cas_fu_2923_p1)) >= tmp_25_fu_3001_p4'low and to_integer(unsigned(index_assign_1_1_cas_fu_2923_p1)) <= tmp_25_fu_3001_p4'high then
            result(0) := '0';
            for i in p_Repl2_1_2_fu_3019_p1'range loop
                result(0) := result(0) or p_Repl2_1_2_fu_3019_p1(i);
            end loop;
            tmp_27_fu_3023_p4(to_integer(unsigned(index_assign_1_1_cas_fu_2923_p1))) <= result(0);
        end if;
    end process;

    tmp_28_fu_3033_p3 <= tmpTmpData_V_fu_2965_p2(3 downto 3);
    
    tmp_29_fu_3045_p4_proc : process(tmp_27_fu_3023_p4, index_assign_1_2_cas_fu_2941_p1, p_Repl2_1_3_fu_3041_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_29_fu_3045_p4 <= tmp_27_fu_3023_p4;
        if to_integer(unsigned(index_assign_1_2_cas_fu_2941_p1)) >= tmp_27_fu_3023_p4'low and to_integer(unsigned(index_assign_1_2_cas_fu_2941_p1)) <= tmp_27_fu_3023_p4'high then
            result(0) := '0';
            for i in p_Repl2_1_3_fu_3041_p1'range loop
                result(0) := result(0) or p_Repl2_1_3_fu_3041_p1(i);
            end loop;
            tmp_29_fu_3045_p4(to_integer(unsigned(index_assign_1_2_cas_fu_2941_p1))) <= result(0);
        end if;
    end process;

    tmp_2_fu_2648_p2 <= "1" when (glPLActiveSliceIdx_V_3_reg_1479 = ap_const_lv2_1) else "0";
    tmp_31_fu_2741_p1 <= ap_phi_mux_p_08_rec_phi_fu_1565_p4(4 - 1 downto 0);
    tmp_3_fu_2690_p3 <= (ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 & ap_const_lv8_0);
    tmp_4_fu_2666_p2 <= "1" when (glPLActiveSliceIdx_V_6_reg_1516 = ap_const_lv2_2) else "0";
    tmp_5_fu_2724_p2 <= "1" when (signed(i_cast_fu_2720_p1) < signed(eventsArraySize)) else "0";
    tmp_6_fu_2702_p3 <= (ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1553_p4 & ap_const_lv4_0);
    tmp_7_fu_2735_p2 <= "1" when (ap_phi_mux_p_08_rec_phi_fu_1565_p4 = ap_const_lv31_0) else "0";
    tmp_8_fu_2714_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_2698_p1) - unsigned(p_shl1_cast_fu_2710_p1));
    tmp_fu_2630_p2 <= "1" when (glPLActiveSliceIdx_V = ap_const_lv2_0) else "0";
    tmp_s_fu_2880_p3 <= (y_reg_3490 & ap_const_lv2_0);
    x_cast_fu_3075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_3483),16));
end behav;
