Analysis & Elaboration report for UART_test
Sun May 11 16:10:35 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |invert_uart_transceiver_test
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "uart_tx:transmitter"
  7. Analysis & Elaboration Messages
  8. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun May 11 16:10:35 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; UART_test                                       ;
; Top-level Entity Name              ; invert_uart_transceiver_test                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |invert_uart_transceiver_test ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                                   ;
; BAUD_RATE      ; 115200   ; Signed Integer                                                   ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+------------------------------------------------------------------+------------------------------+--------------------+
; Option                                                           ; Setting                      ; Default Value      ;
+------------------------------------------------------------------+------------------------------+--------------------+
; Device                                                           ; EP4CE22F17C6                 ;                    ;
; Top-level entity name                                            ; invert_uart_transceiver_test ; UART_test          ;
; Family name                                                      ; Cyclone IV E                 ; Cyclone V          ;
; Use smart compilation                                            ; Off                          ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                           ; On                 ;
; Enable compact report table                                      ; Off                          ; Off                ;
; Restructure Multiplexers                                         ; Auto                         ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                          ; Off                ;
; Preserve fewer node names                                        ; On                           ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                       ; Enable             ;
; Verilog Version                                                  ; Verilog_2001                 ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                    ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                         ; Auto               ;
; Safe State Machine                                               ; Off                          ; Off                ;
; Extract Verilog State Machines                                   ; On                           ; On                 ;
; Extract VHDL State Machines                                      ; On                           ; On                 ;
; Ignore Verilog initial constructs                                ; Off                          ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                         ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                           ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                           ; On                 ;
; Parallel Synthesis                                               ; On                           ; On                 ;
; DSP Block Balancing                                              ; Auto                         ; Auto               ;
; NOT Gate Push-Back                                               ; On                           ; On                 ;
; Power-Up Don't Care                                              ; On                           ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                          ; Off                ;
; Remove Duplicate Registers                                       ; On                           ; On                 ;
; Ignore CARRY Buffers                                             ; Off                          ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                          ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                          ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                          ; Off                ;
; Ignore LCELL Buffers                                             ; Off                          ; Off                ;
; Ignore SOFT Buffers                                              ; On                           ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                          ; Off                ;
; Optimization Technique                                           ; Balanced                     ; Balanced           ;
; Carry Chain Length                                               ; 70                           ; 70                 ;
; Auto Carry Chains                                                ; On                           ; On                 ;
; Auto Open-Drain Pins                                             ; On                           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                          ; Off                ;
; Auto ROM Replacement                                             ; On                           ; On                 ;
; Auto RAM Replacement                                             ; On                           ; On                 ;
; Auto DSP Block Replacement                                       ; On                           ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                         ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                           ; On                 ;
; Strict RAM Replacement                                           ; Off                          ; Off                ;
; Allow Synchronous Control Signals                                ; On                           ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                          ; Off                ;
; Auto RAM Block Balancing                                         ; On                           ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                          ; Off                ;
; Auto Resource Sharing                                            ; Off                          ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                          ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                          ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                          ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                           ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                          ; Off                ;
; Timing-Driven Synthesis                                          ; On                           ; On                 ;
; Report Parameter Settings                                        ; On                           ; On                 ;
; Report Source Assignments                                        ; On                           ; On                 ;
; Report Connectivity Checks                                       ; On                           ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                          ; Off                ;
; Synchronization Register Chain Length                            ; 2                            ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation           ; Normal compilation ;
; HDL message level                                                ; Level2                       ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                          ; 100                ;
; Clock MUX Protection                                             ; On                           ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                          ; Off                ;
; Block Design Naming                                              ; Auto                         ; Auto               ;
; SDC constraint protection                                        ; Off                          ; Off                ;
; Synthesis Effort                                                 ; Auto                         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                           ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                          ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                       ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                         ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                           ; On                 ;
+------------------------------------------------------------------+------------------------------+--------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "uart_tx:transmitter" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; data[7..3] ; Input ; Info     ; Stuck at GND    ;
; data[2]    ; Input ; Info     ; Stuck at VCC    ;
; data[1]    ; Input ; Info     ; Stuck at GND    ;
; data[0]    ; Input ; Info     ; Stuck at VCC    ;
+------------+-------+----------+-----------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun May 11 16:10:28 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART_test -c UART_test --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Downloads/test FPGA/uart_tx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/Downloads/test FPGA/uart_rx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file invert_uart_transceiver_test.v
    Info (12023): Found entity 1: invert_uart_transceiver_test File: D:/Downloads/test FPGA/invert_uart_transceiver_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_invert_uart_transceiver_test.v
    Info (12023): Found entity 1: tb_invert_uart_transceiver_test File: D:/Downloads/test FPGA/tb_invert_uart_transceiver_test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file binary_to_7seg.v
    Info (12023): Found entity 1: binary_to_7seg File: D:/Downloads/test FPGA/binary_to_7seg.v Line: 1
Info (12127): Elaborating entity "invert_uart_transceiver_test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at invert_uart_transceiver_test.v(41): truncated value with size 32 to match size of target (16) File: D:/Downloads/test FPGA/invert_uart_transceiver_test.v Line: 41
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:transmitter" File: D:/Downloads/test FPGA/invert_uart_transceiver_test.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart_tx.v(31): truncated value with size 32 to match size of target (4) File: D:/Downloads/test FPGA/uart_tx.v Line: 31
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:receiver" File: D:/Downloads/test FPGA/invert_uart_transceiver_test.v Line: 72
Warning (10230): Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (4) File: D:/Downloads/test FPGA/uart_rx.v Line: 53
Info (12128): Elaborating entity "binary_to_7seg" for hierarchy "binary_to_7seg:seg_decoder" File: D:/Downloads/test FPGA/invert_uart_transceiver_test.v Line: 81
Info (144001): Generated suppressed messages file D:/Downloads/test FPGA/output_files/UART_test.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Sun May 11 16:10:35 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:19


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/Downloads/test FPGA/output_files/UART_test.map.smsg.


