
% ===========================================================
%               VLSI / Synthesis Summary
% ===========================================================
@book{VLSI-B2004-Weste,
  title     = {{CMOS VLSI Design: A Circuits and Systems Perspective}},
  author    = {N.~H.~Weste and D.~Harris},
  publisher = {Addison Wesley},
  year      = {2004},
}


% ===========================================================
%                   Adder Syntehsis
% ===========================================================
@article{ADDER-IRE1960-Sklansky,
    title   = {Conditional Sum Addition Logic},
    author  = {J.~Sklansky},
    journal = {IRE Trans. on Electronic Computers},
    volume  = {EC-9},
    number  = {2},
    year    = {1960},
    pages   = {226--231},
}
@article{ADDER-TC1973-KoggeStone,
    title     = {A parallel algorithm for the efficient solution of a general class of recurrence equations},
    author    = {Kogge, Peter M. and Stone, Harold S.},
    journal   = tc,
    volume    = {100},
    number    = {8},
    pages     = {786--793},
    year      = {1973},
    publisher = {IEEE},
}
@article{ADDER-TC1982-BrentKung,
    title   = {A Regular Layout for Parallel Adders},
    author  = {R.~P.~Brent and H.~T.~Kung},
    journal = tc,
    volume  = {C-31},
    number  = {3},
    year    = {1982},
    pages   = {260--264},
}
@article{ADDER-JALG1986-Snir,
    title     = {Depth-size trade-offs for parallel prefix computation},
    author    = {Snir, Marc},
    journal   = jalg,
    volume    = {7},
    number    = {2},
    pages     = {185--201},
    year      = {1986},
    publisher = {Elsevier},
}
@article{ADDER-ARITH1987-HanCarlson,
    title   = {Fast area-efficient {VLSI} adders},
    author  = {T.~Han and D.~Carlson},
    journal = arith,
    year    = {1987},
    pages   = {49--56},
}
@inproceedings{ADDER-DAC1990-Fishburn,
    title     = {A depth-decreasing heuristic for combinational logic; or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between},
    author    = {Fishburn, John P.},
    booktitle = dac,
    pages     = {361--364},
    year      = {1990},
}
@article{ADDER-IWLAS1996-Zimmermann,
    title   = {Non-Heuristic Optimization and Synthesis of Parallel Prefix Adders},
    author  = {R.~Zimmermann},
    journal = iwlas,
    year    = {1996},
    pages   = {123--132},
}
@inproceedings{ADDER-ICCAD2003-Liu,
    title     = {An algorithmic approach for generic parallel adders},
    author    = {Liu, Jianhua and Zhou, Shuo and Zhu, Haikun and Cheng, Chung-Kuan},
    booktitle = iccad,
    pages     = {734--740},
    year      = {2003},
}
@inproceedings{ADDER-ASPDAC2005-Zhu,
    title     = {Constructing zero-deficiency parallel prefix adder of minimum depth},
    author    = {Zhu, Haikun and Cheng, Chung-Kuan and Graham, Ronald},
    booktitle = aspdac,
    pages     = {883--888},
    year      = {2005},
}
@article{ADDER-ARITH2005-Zeydel,
    title   = {Efficient Mapping of Addition Recurrence Algorithms in {CMOS}},
    author  = {B.~R.~Zeydel and T.~T.~J.~H.~Kluter and V.~G.~Oklobdzija},
    journal = arith,
    year    = {2005},
    pages   = {107--113},
}
@inproceedings{ADDER-ASPDAC2007-Liu,
    title     = {Optimum prefix adders in a comprehensive area, timing and power design space},
    author    = {Liu, Jianhua and Zhu, Yi and Zhu, Haikun and Cheng, Chung-Kuan and Lillis, John},
    booktitle = aspdac,
    pages     = {609--615},
    year      = {2007},
}
@inproceedings{ADDER-GLSVLSI2007-Matsunaga,
    title     = {Area minimization algorithm for parallel prefix adders under bitwise delay constraints},
    author    = {Matsunaga, Taeko and Matsunaga, Yusuke},
    booktitle = glsvlsi,
    pages     = {435--440},
    year      = {2007},
}
@article{ADDER-CICC2009-Zhou,
    title   = {64-bit prefix adders: Power-efficient topologies and design solutions},
    author  = {C.~Zhou and B.~M.~Fleischer and M.~Gschwind and R.~Puri},
    journal = cicc,
    year    = {2009},
    pages   = {179--182}
}
@article{ADDER-ASILOMAR2011-Ketter,
    title   = {Implementation of 32-bit {Ling} and {Jackson} Adders},
    author  = {M.~Ketter and D.~M.~Harris and A.~Macrae and R.~Glick and M.~Ong and J.~Schauer},
    journal = asilomar,
    year    = {2011},
    pages   = {170--175},
}
@inproceedings{ADDER-ASPDAC2012-Kim,
    title     = {Algorithm for synthesizing design context-aware fast carry-skip adders},
    author    = {Kim, Kiyoung and Kim, Taewhan},
    booktitle = aspdac,
    pages     = {795--800},
    year      = {2012},
}
@inproceedings{ADDER-DAC2013-Roy,
    title     = {Towards Optimal Performance-area Trade-off in Adders by Synthesis of Parallel Prefix Structures},
    author    = {Roy, Subhendu and Choudhury, Mihir and Puri, Ruchir and Pan, David Z.},
    booktitle = dac,
    pages     = {48:1--48:8},
    year      = {2013},
    location  = {Austin, Texas},
}
@inproceedings{ADDER-ISVLSI2014-Ratkovic,
    title     = {Physical vs.~Physically-Aware Estimation Flow: Case Study of Design Space Exploration of Adders},
    author    = {Ratkovic, Ivan and Palomar, Oscar and Stanic, Milan and Unsal, Ozan and Cristal, Adrian and Valero, Mateo},
    booktitle = isvlsi,
    pages     = {118--123},
    year      = {2014},
    abstract  = {evalution; post-synthesis results underestimate the side-effects of clock-gating, pipelining, and timing optimizations compared to post-PnR results},
}
@article{ADDER-TCAD2014-Roy,
    title     = {Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures},
    author    = {Roy, Subhendu and Choudhury, Mihir and Puri, Ruchir and Pan, David Z.},
    journal   = tcad,
    volume    = {33},
    number    = {10},
    pages     = {1517--1530},
    year      = {2014},
    publisher = {IEEE},
}
@misc{ADDER-USP2014-Choudhury,
    title     = {Automated Synthesis of High Performance Two Operand Binary Parallel Prefix Adder},
    author    = {Choudhury, Mihir and Puri, Ruhir and Roy, Subhendu and Sundararajan, Sharad C.},
    year      = {2014},
    note      = {{US} Patent 8,683,398},
}
@inproceedings{ADDER-ASPDAC2015-Roy,
    title     = {Polynomial time algorithm for area and power efficient adder synthesis in high-performance designs},
    author    = {Roy, Subhendu and Choudhury, Mihir and Puri, Ruchir and Pan, David Z.},
    booktitle = aspdac,
    pages     = {249--254},
    year      = {2015},
}
@inproceedings{ADDER-DATE2016-Banerjee,
    title     = {A general approach for highly defect tolerant parallel prefix adder design},
    author    = {Banerjee, Soumya and Rao, Wenjing},
    booktitle = date,
    pages     = {666--671},
    year      = {2016},
}
@inproceedings{ADDER-ISLPED2017-Roy,
    title     = {A Learning Bridge from Architectural Synthesis to Physical Design for Exploring Power Efficient High-Performance Adders},
    author    = {Subhendu Roy and Yuzhe Ma and Jin Miao and Bei Yu},
    booktitle = islped,
    pages     = {1--6},
    year      = {2017},
}
@inproceedings{ADDER-ICCAD2017-Yu,
    title     = {Advanced Datapath Synthesis using Graph Isomorphism},
    author    = {Yu, Cunxi and Choudhury, Mihir and Sullivan, Andrew and Ciesielski, Maciej},
    booktitle = iccad,
    year      = {2017},
}
@article{ADDER-TCAD2019-Ma,
    title     = {Cross-layer Optimization for High Speed Adders: A Pareto Driven Machine Learning Approach},
    author    = {Ma, Yuzhe and Roy, Subhendu and Miao, Jin and Chen, Jiamin and Yu, Bei},
    journal   = tcad,
    volume    = {38},
    number    = {12},
    pages     = {2298--2311},
    year      = {2019},
    publisher = {IEEE},
}
@article{ADDER-TCAD2021-Geng,
    title={{High-Speed Adder Design Space Exploration via Graph Neural Processes}},
    author={Geng, Hao and Ma, Yuzhe and Xu, Qi and Miao, Jin and Roy, Subhendu and Yu, Bei},
    journal=tcad,
    year={2021},
    publisher={IEEE}
}


% ===========================================================
%                 Incremental HLS (ECO)
% ===========================================================
@inproceedings{HLS-ASPDAC2010-Lavagno,
  title     = {Incremental high-level synthesis},
  author    = {Lavagno, Luciano and Kondratyev, Alex and Watanabe, Yosinori and Zhu, Qiang and Fujii, Mototsugu and Tatesawa, Mitsuru and Nakayama, Noriyasu},
  booktitle = aspdac,
  pages     = {701--706},
  year      = {2010},
  abstract  = {},
}
@inproceedings{HLS-DAC2012-Cong,
  title     = {A metric for layout-friendly microarchitecture optimization in high-level synthesis},
  author    = {Cong, Jason and Liu, Bin},
  booktitle = dac,
  pages     = {1239--1244},
  year      = {2012},
}

