{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 31 16:37:46 2016 " "Info: Processing started: Wed Aug 31 16:37:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singen -c singen " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off singen -c singen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Info: Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "D:/PROJECTS/verilog_test/singen/spi_master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(1) " "Warning (10463): Verilog HDL Declaration warning at logic.v(1): \"logic\" is SystemVerilog-2005 keyword" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(211) " "Warning (10268): Verilog HDL information at logic.v(211): always construct contains both blocking and non-blocking assignments" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 211 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(500) " "Warning (10268): Verilog HDL information at logic.v(500): always construct contains both blocking and non-blocking assignments" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 500 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logic.v(593) " "Warning (10268): Verilog HDL information at logic.v(593): always construct contains both blocking and non-blocking assignments" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 593 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Info: Found entity 1: logic" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 logic_tb " "Info: Found entity 2: logic_tb" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 540 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_gen " "Info: Found entity 1: sin_gen" {  } { { "sin_gen.v" "" { Text "D:/PROJECTS/verilog_test/singen/sin_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Info: Found entity 1: sin_rom" {  } { { "sin_rom.v" "" { Text "D:/PROJECTS/verilog_test/singen/sin_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gen_out_test logic.v(125) " "Warning (10236): Verilog HDL Implicit Net warning at logic.v(125): created implicit net for \"gen_out_test\"" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_reg_miso logic.v(174) " "Warning (10236): Verilog HDL Implicit Net warning at logic.v(174): created implicit net for \"dac_reg_miso\"" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_reg_data_in logic.v(174) " "Warning (10236): Verilog HDL Implicit Net warning at logic.v(174): created implicit net for \"dac_reg_data_in\"" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dac_reg_busy logic.v(174) " "Warning (10236): Verilog HDL Implicit Net warning at logic.v(174): created implicit net for \"dac_reg_busy\"" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "logic " "Info: Elaborating entity \"logic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gen_out_test logic.v(125) " "Warning (10036): Verilog HDL or VHDL warning at logic.v(125): object \"gen_out_test\" assigned a value but never read" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_sample_clk logic.v(149) " "Warning (10036): Verilog HDL or VHDL warning at logic.v(149): object \"sig_sample_clk\" assigned a value but never read" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_rd_en_q logic.v(160) " "Warning (10036): Verilog HDL or VHDL warning at logic.v(160): object \"fifo_rd_en_q\" assigned a value but never read" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_wr_en logic.v(162) " "Warning (10036): Verilog HDL or VHDL warning at logic.v(162): object \"fifo_wr_en\" assigned a value but never read" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_start_conv logic.v(169) " "Warning (10036): Verilog HDL or VHDL warning at logic.v(169): object \"adc_start_conv\" assigned a value but never read" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 logic.v(125) " "Warning (10230): Verilog HDL assignment warning at logic.v(125): truncated value with size 5 to match size of target (1)" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "logic.v(257) " "Warning (10270): Verilog HDL Case Statement warning at logic.v(257): incomplete case statement has no default case item" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 257 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 logic.v(318) " "Warning (10230): Verilog HDL assignment warning at logic.v(318): truncated value with size 32 to match size of target (8)" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 logic.v(328) " "Warning (10230): Verilog HDL assignment warning at logic.v(328): truncated value with size 32 to match size of target (8)" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 logic.v(472) " "Warning (10230): Verilog HDL assignment warning at logic.v(472): truncated value with size 32 to match size of target (3)" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 logic.v(477) " "Warning (10230): Verilog HDL assignment warning at logic.v(477): truncated value with size 32 to match size of target (3)" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_data_out logic.v(19) " "Warning (10034): Output port \"fifo_data_out\" at logic.v(19) has no driver" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_cnv logic.v(5) " "Warning (10034): Output port \"adc_cnv\" at logic.v(5) has no driver" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_sck logic.v(10) " "Warning (10034): Output port \"adc_sck\" at logic.v(10) has no driver" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo_empty logic.v(20) " "Warning (10034): Output port \"fifo_empty\" at logic.v(20) has no driver" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_gen sin_gen:dev_sin_gen " "Info: Elaborating entity \"sin_gen\" for hierarchy \"sin_gen:dev_sin_gen\"" {  } { { "logic.v" "dev_sin_gen" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sin_gen.v(16) " "Warning (10230): Verilog HDL assignment warning at sin_gen.v(16): truncated value with size 32 to match size of target (1)" {  } { { "sin_gen.v" "" { Text "D:/PROJECTS/verilog_test/singen/sin_gen.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sin_gen.v(17) " "Warning (10230): Verilog HDL assignment warning at sin_gen.v(17): truncated value with size 32 to match size of target (1)" {  } { { "sin_gen.v" "" { Text "D:/PROJECTS/verilog_test/singen/sin_gen.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sin_gen.v(18) " "Warning (10230): Verilog HDL assignment warning at sin_gen.v(18): truncated value with size 32 to match size of target (1)" {  } { { "sin_gen.v" "" { Text "D:/PROJECTS/verilog_test/singen/sin_gen.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom sin_gen:dev_sin_gen\|sin_rom:sine " "Info: Elaborating entity \"sin_rom\" for hierarchy \"sin_gen:dev_sin_gen\|sin_rom:sine\"" {  } { { "sin_gen.v" "sine" { Text "D:/PROJECTS/verilog_test/singen/sin_gen.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin_gen:dev_sin_gen\|sin_rom:sine\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sin_gen:dev_sin_gen\|sin_rom:sine\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "altsyncram_component" { Text "D:/PROJECTS/verilog_test/singen/sin_rom.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sin_gen:dev_sin_gen\|sin_rom:sine\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"sin_gen:dev_sin_gen\|sin_rom:sine\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "" { Text "D:/PROJECTS/verilog_test/singen/sin_rom.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin_gen:dev_sin_gen\|sin_rom:sine\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"sin_gen:dev_sin_gen\|sin_rom:sine\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine_table.mif " "Info: Parameter \"init_file\" = \"sine_table.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin_rom.v" "" { Text "D:/PROJECTS/verilog_test/singen/sin_rom.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1781.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1781.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1781 " "Info: Found entity 1: altsyncram_1781" {  } { { "db/altsyncram_1781.tdf" "" { Text "D:/PROJECTS/verilog_test/singen/db/altsyncram_1781.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1781 sin_gen:dev_sin_gen\|sin_rom:sine\|altsyncram:altsyncram_component\|altsyncram_1781:auto_generated " "Info: Elaborating entity \"altsyncram_1781\" for hierarchy \"sin_gen:dev_sin_gen\|sin_rom:sine\|altsyncram:altsyncram_component\|altsyncram_1781:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:dac_reg_spi_master " "Info: Elaborating entity \"spi_master\" for hierarchy \"spi_master:dac_reg_spi_master\"" {  } { { "logic.v" "dac_reg_spi_master" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_master.v(58) " "Warning (10230): Verilog HDL assignment warning at spi_master.v(58): truncated value with size 32 to match size of target (2)" {  } { { "spi_master.v" "" { Text "D:/PROJECTS/verilog_test/singen/spi_master.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_master.v(67) " "Warning (10230): Verilog HDL assignment warning at spi_master.v(67): truncated value with size 32 to match size of target (2)" {  } { { "spi_master.v" "" { Text "D:/PROJECTS/verilog_test/singen/spi_master.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_master.v(81) " "Warning (10230): Verilog HDL assignment warning at spi_master.v(81): truncated value with size 32 to match size of target (3)" {  } { { "spi_master.v" "" { Text "D:/PROJECTS/verilog_test/singen/spi_master.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "adc_cnv GND " "Warning (13410): Pin \"adc_cnv\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "analog_mux_chn\[0\] GND " "Warning (13410): Pin \"analog_mux_chn\[0\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "analog_mux_chn\[2\] GND " "Warning (13410): Pin \"analog_mux_chn\[2\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "adc_sck GND " "Warning (13410): Pin \"adc_sck\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[0\] GND " "Warning (13410): Pin \"fifo_data_out\[0\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[1\] GND " "Warning (13410): Pin \"fifo_data_out\[1\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[2\] GND " "Warning (13410): Pin \"fifo_data_out\[2\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[3\] GND " "Warning (13410): Pin \"fifo_data_out\[3\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[4\] GND " "Warning (13410): Pin \"fifo_data_out\[4\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[5\] GND " "Warning (13410): Pin \"fifo_data_out\[5\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[6\] GND " "Warning (13410): Pin \"fifo_data_out\[6\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[7\] GND " "Warning (13410): Pin \"fifo_data_out\[7\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[8\] GND " "Warning (13410): Pin \"fifo_data_out\[8\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[9\] GND " "Warning (13410): Pin \"fifo_data_out\[9\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[10\] GND " "Warning (13410): Pin \"fifo_data_out\[10\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[11\] GND " "Warning (13410): Pin \"fifo_data_out\[11\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[12\] GND " "Warning (13410): Pin \"fifo_data_out\[12\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[13\] GND " "Warning (13410): Pin \"fifo_data_out\[13\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[14\] GND " "Warning (13410): Pin \"fifo_data_out\[14\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[15\] GND " "Warning (13410): Pin \"fifo_data_out\[15\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[16\] GND " "Warning (13410): Pin \"fifo_data_out\[16\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[17\] GND " "Warning (13410): Pin \"fifo_data_out\[17\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[18\] GND " "Warning (13410): Pin \"fifo_data_out\[18\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[19\] GND " "Warning (13410): Pin \"fifo_data_out\[19\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[20\] GND " "Warning (13410): Pin \"fifo_data_out\[20\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[21\] GND " "Warning (13410): Pin \"fifo_data_out\[21\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[22\] GND " "Warning (13410): Pin \"fifo_data_out\[22\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_data_out\[23\] GND " "Warning (13410): Pin \"fifo_data_out\[23\]\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fifo_empty GND " "Warning (13410): Pin \"fifo_empty\" is stuck at GND" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~2 " "Info: Register \"state_q~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~3 " "Info: Register \"state_q~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~4 " "Info: Register \"state_q~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~5 " "Info: Register \"state_q~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state_q~6 " "Info: Register \"state_q~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cs_dac_reg_q.CS_DAC_REG_NONE " "Info: Register \"cs_dac_reg_q.CS_DAC_REG_NONE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PROJECTS/verilog_test/singen/singen.map.smsg " "Info: Generated suppressed messages file D:/PROJECTS/verilog_test/singen/singen.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_busy " "Warning (15610): No output dependent on input pin \"adc_busy\"" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_miso " "Warning (15610): No output dependent on input pin \"adc_miso\"" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fifo_rd_en " "Warning (15610): No output dependent on input pin \"fifo_rd_en\"" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rdclk " "Warning (15610): No output dependent on input pin \"rdclk\"" {  } { { "logic.v" "" { Text "D:/PROJECTS/verilog_test/singen/logic.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Info: Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Info: Implemented 126 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 31 16:37:50 2016 " "Info: Processing ended: Wed Aug 31 16:37:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
