# Processor Project Using VHDL
 Design of a simple six-instruction processor using VHDL and Quartus II
 **Observation**: Just use one of *clocks* directives, clock event and `clk event and clk='1'` or `rising_edge(clk)`
