{"JETC": {"ISSN": "15504832", "Volumes": {"Volume11": {"Issue4": {"articles": {"Article No.: 40": {"references": ["Roberto Airoldi , Fabio Garzia , Jari Nurmi, Improving Reconfigurable Hardware Energy Efficiency and Robustness via DVFS-Scaled Homogeneous MP-SoC, Proceedings of the 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, p.286-289, May 16-20, 2011[doi>10.1109/IPDPS.2011.160]\n", "Dawood Alnajjar , Hiroaki Konoura , Younghun Ko , Yukio Mitsuyama , Masanori Hashimoto , Takao Onoye, Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.12, p.2165-2178, December 2013[doi>10.1109/TVLSI.2012.2228015]\n", "J\u00fcrgen Becker , Reiner Hartenstein, Configware and morphware going mainstream, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.4-6, p.127-142, September 2003[doi>10.1016/S1383-7621(03)00073-0]\n", "Qiong Cai , Jos\u00e9 Gonz\u00e1lez , Grigorios Magklis , Pedro Chaparro , Antonio Gonz\u00e1lez, Thread shuffling: combining DVFS and thread migration toreduce energy consumptions for multi-core systems, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "J.-M. Chabloz. 2012. Globally-ratiochronous, locally-synchronous systems. Ph.D. dissertation, Royal Institute of Technology, Sweden.\n", "Jean-Michel Chabloz , Ahmed Hemani, Distributed DVFS using rationally-related frequencies and discrete voltage levels, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840897]\n", "Ajanta Chakraborty , Mark R. Greenstreet, Efficient Self-Timed Interfaces for Crossing Clock Domains, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.78, May 12-15, 2003\n", "Ganesh Dasika , Shidhartha Das , Kevin Fan , Scott Mahlke , David Bull, DVFS in loop accelerators using BLADES, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391694]\n", "Michalis D. Galanis , Gregory Dimitroulakos , Costas E. Goutis, Mapping DSP applications on processor systems with coarse-grain reconfigurable hardware, Proceedings of the 20th international conference on Parallel and distributed processing, p.198-198, April 25-29, 2006, Rhodes Island, Greece\n", "L. Guang, E. Nigussie, and H. Tenhunen. 2010. Run-time communication bypassing for energy-efficient, low-latency per-core DVFS on network-on-chip. In Proceedings of the IEEE International SOC Conference (SOCC'10). 481--486.\n", "S. M. A. H. Jafri, O. Bag, A. Hemani, N. Farahini, K. Paul, J. Plosila, and H. Tenhunen. 2013a. Energy-aware coarse-grained reconfigurable architectures using dynamically reconfigurable isolation cells. In Proceedings of the International Symposium for Quality and Design (ISQED'13). 104--111.\n", "S. M. A. H. Jafri, M. A. Tajammul, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. 2013b. Energy aware task parallelism addressing dynamic parallelism, voltage, and frequency selection in CGRAs. In Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS'13).\n", "S. M. A. H. Jafri, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. 2011. Compact generic intermediate representation (CGIR) to enable late binding in coarse grained reconfigurable architectures. In Proceedings of the International Conference on Field-Programmable Technology (FPT'11). 1--6.\n", "Gul Nawaz Khan , Usman Ahmed, CAD tool for hardware software co-synthesis of heterogeneous multiple processor embedded architectures, Design Automation for Embedded Systems, v.12 n.4, p.313-343, December  2008[doi>10.1007/s10617-008-9031-1]\n", "Jungsoo Kim , Sungjoo Yoo , Chong-Min Kyung, Program phase and runtime distribution-aware online DVFS for combined Vdd/Vbb scaling, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Yu-Kwong Kwok , Ishfaq Ahmad, Static scheduling algorithms for allocating directed task graphs to multiprocessors, ACM Computing Surveys (CSUR), v.31 n.4, p.406-471, Dec. 1999[doi>10.1145/344588.344618]\n", "Igor Loi , Federico Angiolini , Luca Benini, Developing mesochronous synchronizers to enable 3D NoCs, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403717]\n", "Roman Lysecky, Low-power warp processor for power efficient high-performance embedded systems, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Thannirmalai Somu Muthukaruppan , Mihai Pricopi , Vanchinathan Venkataramani , Tulika Mitra , Sanjay Vishin, Hierarchical power management for asymmetric multi-core in dark silicon era, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488949]\n", "Pierre Palatin , Yves Lhuillier , Olivier Temam, CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.247-258, December 09-13, 2006[doi>10.1109/MICRO.2006.13]\n", "A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. 2010. Developing reconfigurable FIFOs to optimize power/performance of voltage/frequency island-based networks-on-chip. In Proceedings of the IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'10). 105--110.\n", "G. K. Rauwerda and G. J. M. Smit. 2004. Implementation of a flexible RAKE receiver in heterogeneous reconfigurable hardware. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'04). 437--440.\n", "M. A. Shami. 2012. Dynamically reconfigurable resource array. Ph.D. dissertation, Royal Institute of Technology (KTH). http://www.diva-portal.org/smash/record.jsf&quest;pid&equals;diva2&percnt;3A550715&dswid;&equals;&equals;&lowbar;new.\n", "Syed. M.  A.  H. Jafri , Muhammad Adeel Tajammul , Juha Plosila , Hannu Tenhunen , Ahmed Hemani, Private configuration environments (PCE) for efficient reconfiguration, in CGRAs, Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP), p.227-236, June 05-07, 2013[doi>10.1109/ASAP.2013.6567579]\n", "Paul Teehan , Mark Greenstreet , Guy Lemieux, A Survey and Taxonomy of GALS Design Styles, IEEE Design & Test, v.24 n.5, p.418-428, September 2007[doi>10.1109/MDT.2007.151]\n", "J. Teich, J. Henkel, A. Herkersdorf, D. Schmitt Andsiedel, W. Schroder Reikschat, and G. Snelting. 2011. Invasive computing: An overview. In Multiprocessor System-on-Chip, Springer, 241--268.\n", "F. Thoma, M. Kuhnle, P. Bonnot, E. M. Panainte, K. Bertels, S. Goller, A. Schneider, S. Guyetant, E. Schuler, K. D. Muller Laser, and J. Becker. 2007. MORPHEUS: Heterogeneous reconfigurable computing. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'07). 409--414.\n", "Yang Qu , Juha-Pekka Soininen , Jari Nurmi, Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514051]\n", "C. Ykman-Couvreur, E. Brockmeyer, V. Nollet, T. Marescaux, F. Catthoor, and H. Corporaal. 2005. Design-time application exploration for MP-SoC customized run-time management. In Proceedings of the International Symposium on System-on-Chip (ISSOC'05). 66--69.\n", "C. Ykman-Couvreur, V. Nollet, T. Marescaux, E. Brockmeyer, F. Catthoor, and H. Corporaal. 2006. Pareto-based application specification for MP-SoC customized run-time management. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS'06). 78--84.\n"], "doi": "doi>10.1145/2700250", "ref_links": {"22": "http://www.diva-portal.org/smash/record.jsf&quest;pid&equals;diva2&percnt;3A550715&dswid;&equals;&equals;&lowbar;new."}, "abstract": "In the era of platforms hosting multiple applications with arbitrary performance requirements, providing a worst-case platform-wide voltage&sol;frequency operating point is neither optimal nor desirable. As a solution to this problem, designs commonly employdynamic voltage and frequency scaling(DVFS). DVFS promises significant energy and power reductions by providing each application with the operating point (and hence the performance) tailored to its needs. To further enhance the optimization potential, recent works interleave dynamic parallelism with conventional DVFS. The induced parallelism results in performance gains that allow an application to lower its operating point even further (thereby saving energy and power consumption). However, the existing works employ costly dedicated hardware (for synchronization) and rely solely on greedy algorithms to make parallelism decisions. To efficiently integrate parallelism with DVFS, compared to state-of-the-art, we exploit the reconfiguration (to reduce DVFS synchronization overheads) and enhance the intelligence of the greedy algorithm (to make optimal parallelism decisions). Specifically, our solution relies on dynamically reconfigurable isolation cells and an autonomous parallelism, voltage, and frequency selection algorithm. The dynamically reconfigurable isolation cells reduce the area overheads of DVFS circuitry by configuring the existing resources to provide synchronization. The autonomous parallelism, voltage, and frequency selection algorithm ensures high power efficiency by combining parallelism with DVFS. It selects that parallelism, voltage, and frequency trio which consumes minimum power to meet the deadlines on available resources. Synthesis and simulation results using various applications/algorithms (WLAN, MPEG4, FFT, FIR, matrix multiplication) show that our solution promises significant reduction in area and power consumption (23&percnt; and 51&percnt; ) compared to state-of-the-art.", "authors": [{"name": "syed m a h jafri", "link": "http://dl.acm.org/author_page.cfm?id=81490669785"}, {"name": "ozan ozbag", "link": "http://dl.acm.org/author_page.cfm?id=99658709546"}, {"name": "nasim farahini", "link": "http://dl.acm.org/author_page.cfm?id=82259008457"}, {"name": "kolin paul", "link": "http://dl.acm.org/author_page.cfm?id=81100339593"}, {"name": "ahmed hemani", "link": "http://dl.acm.org/author_page.cfm?id=81100476322"}, {"name": "juha plosila", "link": "http://dl.acm.org/author_page.cfm?id=81100487233"}, {"name": "hannu tenhunen", "link": "http://dl.acm.org/author_page.cfm?id=81409594208"}], "title": "Architecture and Implementation of Dynamic Parallelism, Voltage and Frequency Scaling (PVFS) on CGRAs", "citations": [], "Metrics": {"Downloads (12 months)": "122\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "122\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "finland", "university": "university of turku", "affiliation_string": "university of turku finland", "city": "turku", "Name": "syed m a h jafri"}, {"country": "sweden", "university": null, "affiliation_string": "royal institute of technology kth sweden", "city": null, "Name": "ozan ozbag"}, {"country": "sweden", "university": null, "affiliation_string": "royal institute of technology kth sweden", "city": null, "Name": "nasim farahini"}, {"country": "india", "university": null, "affiliation_string": "indian institute of technology iit india", "city": null, "Name": "kolin paul"}, {"country": "sweden", "university": null, "affiliation_string": "royal institute of technology kth sweden", "city": null, "Name": "ahmed hemani"}, {"country": "finland", "university": "university of turku", "affiliation_string": "university of turku finland", "city": "turku", "Name": "juha plosila"}, {"country": "sweden", "university": null, "affiliation_string": "royal institute of technology kth sweden", "city": null, "Name": "hannu tenhunen"}]}, "Article No.: 42": {"references": ["Dennis Abts, Natalie D. Enright Jerger, John Kim, Dan Gibson, and Mikko H. Lipasti. 2009. Achieving predictable performance through better memory controller placement in many-core CMPs. In Proceedings of the International Symposium on Computer Architecture (ISCA'09).\n", "Amd Inc. 2014. APP SDK -- A complete development platform. http://developer.amd.com/tools-and-sdks/opencl-zone/amd-accelerated-parallel-processing-app-sdk/(Last accessed 2/2015).\n", "Rajive Bagrodia, Richard Meyer, Mineo Takai, Yu-An Chan, Xiang Zeng, Jay Marting, and Ha Yoon Song. 1998. Parsec: A parallel simulation environment for complex systems. Comput. 31, 10, 77--85.\n", "Ali Bakhoda, John Kim, and Tom Aamodt. 2010. Throughput-effective on-chip networks for manycore accelerators. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO'10).\n", "Ali Bakhoda, George L. Yuan, Wilson W. L. Fung, Henry Wong, and Tor M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceeding of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09).\n", "Aaron Becker, Isaac Dooley, and Laxmikant Kale. 2009. Flexible hardware mapping for finite element simulations on hybrid CPU/GPU clusters. In Proceedings of the Symposium on Application Accelerators in HPC (SAAHPC'09).\n", "Himanshu Bhatnagar. 1999. Advanced ASIC Chip Synthesis: Using Synopsys' Design Compiler and PrimeTime. Kluwer Academic.\n", "Nathan Binkert, Bradford Beckmann, Steven K. Reinhardt, Gabriel Black, Ali Saidi, et al. 2011. The gem5 simulator. ACM SIGARCH Comput. Archit. News 39, 2.\n", "Rajesh Bordawekar, Uday Bondhugula, and Ravi Rao. 2010. Can CPUs match GPUs on performance with productivity&quest; Experiences with optimizing a flop intensive application on CPUs and GPU. Res. rep. RC25033, IBM T. J. Watson Research Center.\n", "Pierre Boudier. 2011. Memory system on fusion APUS - The benefits of zero copy. AMD Fusion Developer Summit.\n", "Nathan Brookwood. 2010. AMD fusion family of APUS: Enabling a superior, immersive PC experience. Insight 64, 1--8.\n", "Michael Brown, Axel Kohlmeyer, Steven Plimpton, and Arnold Tharrington. 2012. Implementing molecular dynamics on hybrid high performance computers particle-particle particle-mesh. Comput. Phys. Comm. 183, 3, 449--459.\n", "Ian Buck, Tim Foley, Daniel Horn, Jeremy Sugerman, Kayvon Fatahalian, Mike Houston, and Pat Hanrahan. 2004. Brook for GPUs: Stream computing on graphics hardware. In Proceedings of the International Conference on Computer Graphics and Interactive Techniques (SIGGRAPH'04). ACM Press, New York, 777--786.\n", "Wei Cao, Chuan-Fu Xu, Zheng-Hua Wang, Lu Yao, and Hua-Yong Liu. 2014. CPU/GPU computing for a multi-block structured grid based high-order flow solver on a large heterogeneous system. Cluster Comput. 17, 2, 255--270.\n", "Martijn Coenen, Srinivasan Murali, Andrei Ruadulescu, Kees Goossens, and Giovanni De Micheli. 2006. A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. In Proceedings of the 4thInternational Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS'06). 130--135.\n", "Bill Dally. 2011. Project Denver processor to usher in new era of computing. http://blogs.nvidia.com/2011/01/project-denver-processor-to-usher-in-new-era-of-computing/(Last accessed 3/2012).\n", "William Dally and Brian Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Fransisco.\n", "Isaac Gelado, John E. Stone, Javier Cabezas, Sanjay Patel, Nacho Navarro, and Wen-Mei W. Hwu. 2010. An asymmetric distributed shared memory model for heterogeneous parallel systems. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'10).\n", "Nilanjan Goswami, Zhongqi Li, Ajit Verma, Ramkumar Shankar, and Tao Li. 2012. Integrating anophotonics in GPU microarchitecture. In Proceedings of the 21stInternational Conference on Parallel Architectures and Compilation Techniques (PACT'12).\n", "Nilanjan Goswami, Zhongqi Li, Ramkumar Shankar, and Tao Li. 2014. Exploring silicon nanophotonics in throughput architecture. IEEE Des. Test. 31, 5, 18--27.\n", "Donald Gross, John F. Shortle, James M. Thompson, and Carl M. Harris. 2008. Fundamentals of Queueing Theory. 4thEd. Wiley-Interscience, New York.\n", "John Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34, 4, 1--17.\n", "Jingcao Hu and Radu Marculescu. 2004. Application-specific buffer space allocation for networks-on-chip router design. In Proceedings of the International Conference on Computer-Aided Design (ICCAD'04).\n", "Andrew Kahng, Bin Li, Li-Shiuan Peh, and Kambiz Samadi. 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceeding of the Design, Automation and Test in Europe Conference (DATE'09).\n", "David Kanter. 2010. Intel's Sandy Bridge microarchitecture. http://www.realworldtech.com/sandy-bridge/1/(Last accessed 3/2012).\n", "Khronos Opencl Working Group. 2011. The OpenCL specification, version 1.2. https://www.khronos.org/news/press/khronos-releases-opencl-1.2-specification.\n", "Avinash Karanth Kodi, Ashwini Sarathy, and Ahmed Louri. 2008. iDEAL: Inter-router dual-function energy and area-efficient links for network-on-chip (NoC) architectures. In Proceedings of the International Symposium on Computer Architecture (ISCA'08).\n", "Jaekyu Lee, Si Li, Hyesoon Kim, and Sudhakar Yalamanchili. 2012. Design space exploration of on-chip ring interconnection for a CPU-GPU architecture. Tech. rep. GIT-CERCS-12-05, Georgia Institute of Technology.\n", "Paul Lee, Jiayuan Meng, Zhenyu Qi, Mircea Stan, and Kevin Skadron. 2009. Design space exploration for integrated CPU-GPU chips. In Proceedings of the NVIDIA GPU Technology Conference (GTC'09).\n", "George Michelogiannakis, Dionisios Pnevmatikatos, and Manolis Katevenis. 2007. Approaching ideal NoC latency with pre-configured routes. In Proceedings of the 1stInternational Symposium on Networks-on-Chip (NOCS'07). IEEE Computer Society, 153--162.\n", "Asit Mishra, Narayanan Vijaykrishnan, and Chita R. Das. 2011a. A case for heterogeneous on-chip interconnects for CMPs. In Proceeding of the International Symposium on Computer Architecture (ISCA'11).\n", "Asit Mishra, Aditya Yanamandra, Reetuparna Das, Soumya Eachempati, Ravi Iyer, Narayanan Vijaykrishnan, and Chita Das. 2011b. RAFT: A router architecture with frequency tuning for on-chip networks. J. Parallel Distrib. Comput. 71, 5, 625--640.\n", "Naveen Muralimanohar and Rajeev Balasubramonian. 2009. Cacti 6.0: A tool to model large caches. Tech. rep., HP Laboratories.\n", "Nvidia Corp. 2008. NVIDIA CUDA compute unified device architecture. Programming guide 2.0.\n", "Jason Power, Arkaprava Basu, Junli Gu, Sooraj Puthoor, Bradford Beckmann, Mark Hill, Steven Reinhardt, and David Wood. 2013. Heterogeneous system coherence for integrated CPU-GPU systems. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO'13).\n", "Scott Rixner, William J. Dally, Ujval J. Kapasi, Peter Mattson, and John D. Owens. 2000. Memory access scheduling. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA'00). 128--138.\n", "Smith Ryan. 2011. AMD Radeon HD 7970 review: 28nm and graphics core next, together as one. http://www.anandtech.com/show/5261/amd-radeon-hd-7970-review (Last accessed 10/2012).\n", "Bratin Saha, Xiaocheng Zhou, Hu Chen, Ying Gao, Shoumeng Yan, Mohan Rajagopalan, Jesse Fang, Peinan Zhang, Ronny Ronen, and Avi Mendelson. 2009. Programming model for a heterogeneous x86 platform. ACM SIGPLAN Not. 44, 6, 431--440.\n", "Semiconductor Industry Association. 2005. International technology roadmap for semiconductors (ITRS). http://www.itrs.net/Common/2005ITRS/Home2005.htm (Last accessed 3/2010).\n", "Gary Silcott and Irmina Blaszczyk. 2013. AMD unveils innovative new APUs and SoCs that give consumers a more exciting and immersive experience. http://ir.amd.com/phoenix.zhtml&quest;c&equals;74093&p;&equals;&equals;irol-newsArticle&ID;&equals;&equals;1772053 (Last accessed 1/2014).\n", "Daniel J. Sorin, Mark D. Hill, and David A. Wood. 2011. A Primer on Memory Consistency and Cache Coherence. Synthesis Lectures on Computer Architecture. Morgan and Claypool.\n", "Kyle Spafford, Jeremy Meredith, Seyong Lee, Dong Li, Philip Roth, and Jeffrey Vetter. 2012. The tradeoffs of fused memory hierarchies in heterogeneous computing architectures. In Proceedings of the 9thConference on Computing Frontiers (CF'12). 103--112.\n", "Richard Vuduc, Aparna Chandramowlishwaran, Jee Choi, Murat Guney, and Aashay Shringarpure. 2010. On the limits of GPU acceleration. In Proceedings of the USENIX Conference on Hot Topics in Parallelism (HotPar'10).\n", "William Winkle. 2012. AMD fusion: How it started, where it's going, and what it means. http://www. tomshardware.com/reviews/fusion-hsa-opencl-history,3262-4.html (Last accessed 1/2014).\n", "Yi Yang, Ping Xiang, Mike Mantor, and Huiyang Zhou. 2012. CPU-assisted GPGPU on fused CPU-GPU architectures. In Proceeding of the Symposium on High Performance Computer Architecture (HPCA'12).\n", "Marcelo Yuffe, Ernest Knoll, Moty Mehalel, Joseph Shor, and Tsvika Kurts. 2011. A fully integrated multi-CPU, GPU and memory controller 32nm processor. In Proceeding of the International Solid-State Circuits Conference (ISSCC'11).\n"], "doi": "doi>10.1145/2700238", "ref_links": {"39": "http://ir.amd.com/phoenix.zhtml&quest;c&equals;74093&p;&equals;&equals;irol-newsArticle&ID;&equals;&equals;1772053", "38": "http://www.itrs.net/Common/2005ITRS/Home2005.htm", "24": "http://www.realworldtech.com/sandy-bridge/1/(Last", "43": "http://www.", "1": "http://developer.amd.com/tools-and-sdks/opencl-zone/amd-accelerated-parallel-processing-app-sdk/(Last", "15": "http://blogs.nvidia.com/2011/01/project-denver-processor-to-usher-in-new-era-of-computing/(Last", "36": "http://www.anandtech.com/show/5261/amd-radeon-hd-7970-review"}, "abstract": "Recently, thegraphics processing unit(GPU) has made significant progress as a general-purpose parallel processor. The CPU and GPU cooperate together to solve data-parallel and control-intensive real-world applications in an optimized fashion. For example, emerging heterogeneous computing architectures such as Intel Sandy Bridge and AMD Fusion integrate the functionality of the CPU and GPU in a single die. However, the single-die CPU-GPU heterogeneous computing architecture faces the challenge of tight budget of die area. The conventional homogenous interconnect fails to provide satisfactory performance by fully exploiting the given area budget in the heterogeneous processing era.In this article, we aim to implement an interconnect network within an area budget for a CPU-GPU heterogeneous computing architecture. We propose iConn, a 2D mesh-style on-chip heterogeneous communication infrastructure. In iConn, a set of GPU logical units such as the stream processors, the texture units, and the rendering output units form acomputing unit(CU). Differing from conventional homogenous router design, iConn adopts nonuniform on-chip routers in order to meet the unique communication demands from each single CPU and CU. The routers can also dynamically allocate their buffers across allvirtual channels(VCs) to meet the latency requirements of CPUs and CUs. Moreover, the memory controller scheduling algorithm is modified from traditional load-over-store scheduling in order to prioritize the traffic. Our simulation results show that iConn improves the performance of CPUs by 23.0&percnt; and CUs by 9.4&percnt;.", "authors": [{"name": "zhongqi li", "link": "http://dl.acm.org/author_page.cfm?id=81548023095"}, {"name": "nilanjan goswami", "link": "http://dl.acm.org/author_page.cfm?id=81474696576"}, {"name": "tao li", "link": "http://dl.acm.org/author_page.cfm?id=81548248056"}], "title": "iConn: A Communication Infrastructure for Heterogeneous Computing Architectures", "citations": [], "Metrics": {"Downloads (12 months)": "190\n", "Downloads (6 weeks) ": "13\n", "Downloads (cumulative)": "190\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Mali", "university": null, "affiliation_string": "qualcomm inc san diego ca", "city": "san", "Name": "zhongqi li"}, {"country": "Uruguay", "university": null, "affiliation_string": "university of florida gainesville fl", "city": "florida", "Name": "nilanjan goswami"}, {"country": "Uruguay", "university": null, "affiliation_string": "university of florida gainesville fl", "city": "florida", "Name": "tao li"}]}, "Article No.: 33": {"references": ["Shun-ichi Amari. 1977. Dynamics of pattern formation in lateral-inhibition type neural fields. Bio. Cybern. 27, 2, ANR SATURN, 77--87.\n", "ANR SATURN. The SATURN project - Self-Adaptive Technologies for Upgraded Reconfigurable Neural computing. French research agency (ANR). http://projet-saturn.ensea.fr.\n", "Paul Bach-y-Rita and Stephen W. Kercel. 2003. Sensory substitution and the humanmachine interface. Trends Cognit. Sci. 7, 12, 541--546.\n", "A. Borji, D. N. Sihite, and L. Itti. 2014. What&sol;where to look next&quest; Modeling top-down visual attention in complex interactive environments. IEEE Trans. Syst. Man Cybernet. 44, 5, 1--16.\n", "D. V. Buonomano and M. M. Merzenich. 1998. Cortical plasticity: F rom synapses to maps. Ann. Rev. Neurosci. 21, 149--186.\n", "Andy Clark. 2008. Supersizing the Mind: Embodiment, Action, and Cognitive Extension. Oxford University Press.\n", "Nigel W. Daw. 1994. Mechanisms of plasticity in the visual cortex. Investig. Opthamol. Vis. Sci. 35, 4168--4178.\n", "Stanislas Dehaene, Felipe Pegado, Lucia W. Braga et al. 2010. How learning to read changes the cortical networks for vision and language. Science 330, 6009, 1359--1364.\n", "Laurent Fiack, Nicolas Cuperlier, and Beno\u00eet Miramond. 2014. Embedded and real-time architecture for bio-inspired vision-based robot navigation. J. Real-Time Image Process., DOI 10.1007/s11554-0113-0391-9.\n", "C. Giovannangeli, Ph. Gaussier, and J. P. Banquet. 2006. Robustness of visual place cells in dynamic indoor and outdoor environment. Int. J. Adv. Robot. Syst. 3, 2, 115--124.\n", "Jeff Hawkins and Dileep George. 2006. Hierarchical temporal memory: Concepts, theory, and terminology. Whitepaper Numenta, Inc.\n", "D. H. Hubel and T. N. Wiesel. 1970. The period of susceptibility to the physiological effects of unilateral eye closure in kittens. J. Physiol. 206, 419--436.\n", "L. Itti and C. Koch. 2001. Computational modelling of visual attention. Nat. Rev. Neurosci. 2, 3 (Mar. 2001), 194--203.\n", "Lutz J\u00e4ncke. 2009. The plastic human brain. Restorat. Neurol. Neurosci. 27, 5, 521--538.\n", "T. Kohonen. 1990. The self-organizing map. Proc. IEEE 78, 9, 1464--1480.\n", "Y. Linde, A. Buzo, and R. M. Gray. 1980. An algorithm for vector quantizer design. IEEE Transac. Commun. 28, 1 (Jan. 1980), 84--95.\n", "Risto Miikkulainen, James A. Bednar, Yoonsuck Choe, and Joseph Sirosh. 1997. Self-organization, plasticity, and low-level visual phenomena in a laterally connected map model of the primary visual cortex. Psych. Learn. Motiv. 36, 257--308.\n", "R. C. O'Reilly and J. L. McClelland. 1994. Hippocampal conjunctive encoding, storage, and recall: Avoiding a tradeoff. Hippocampus 4, 6, 661--682.\n", "Alvaro Pascual-Leone, Amir Amedi, Felipe Fregni, and Lotfi B. Merabet. 2005. The plastic human brain cortex. Ann. Rev. Neurosci. 28, 377--401.\n", "Rolf Pfeifer and Josh C. Bongard. 2006. How the Body Shapes the Way We Think: A New View of Intelligence. Bradford Books.\n", "Laurent Rodriguez, Laurent Fiack, and Benoit Miramond. 2013. A neural model for hardware plasticity in artificial vision systems. In Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing. IEEE, 30--37.\n", "Laurent Rodriguez, Beno\u00eet Miramond, I. Kalbousi and B. Granado. 2012. Embodied computing: Self-adaptation in bioinspired reconfigurable architectures. In Proceedings of the 19th Reconfigurable Architectures Workshop. IEEE, 413--418.\n", "Nicolas P. Rougier and Yann Boniface. 2011. Dynamic self-organising map. Neurocomputing 74, 11, 1840--1847.\n", "Nicolas P. Rougier and Georgios Detorakis. 2011. Self-organizing dynamic neural fields. In Proceedings of the International Conference on Cognitive Neurodynamics. Springer (Ed.), Vol. III.\n", "Joseph Sirosh and Risto Miikkulainen. 1994. Self-organizing feature maps with lateral connections: Modeling ocular dominance. In Proceedings of the Connectionist Models Summer School. Erlbaum.\n", "Greg Snider, Rick Amerson, Dick Carter, and others. 2011. From synapses to circuitry: Using memristive memory to explore the electronic brain. Computer 44, 2, 21.\n", "A. Treisman. 1980. A feature-integration theory of attention. Cognit. Psych. 12, 1, 97--136.\n", "Thomas Villmann and Jens Christian Claussen. 2006. Magnification control in self-organizing maps and neural gas. Neural Comput. 18, 2, 446--469.\n", "Robert A. Wilson and Lucia Foglia. 2011. Embodied cognition. In The Stanford Encyclopedia of Philosophy, Edward N. Zalta (Ed.).\n"], "doi": "doi>10.1145/2638559", "ref_links": {"1": "http://projet-saturn.ensea.fr."}, "abstract": "Neurobiological systems have often been a source of inspiration for computational science and engineering, but in the past their impact has also been limited by the understanding of biological models. Today, new technologies lead to an equilibrium situation where powerful and complex computers bring new biological knowledge of the brain behavior. At this point, we possess sufficient understanding to both imagine new brain-inspired computing paradigms and to sustain a classical paradigm which reaches its end programming and intellectual limitations.In this context, we propose to reconsider the computation problem first in the specific domain of mobile robotics. Our main proposal consists in considering computation as part of a global adaptive system, composed of sensors, actuators, a source of energy and a controlling unit. During the adaptation process, the proposed brain-inspired computing structure does not only execute the tasks of the application but also reacts to the external stimulation and acts on the emergent behavior of the system. This approach is inspired by cortical plasticity in mammalian brains and suggests developing the computation architecture along the system's experience.This article proposes modeling this plasticity as a problem of estimating a probability density function. This function would correspond to the nature and the richness of the environment perceived through multiple modalities. We define and develop a novel neural model solving the problem in a distributed and sparse manner. And we integrate this neural map into a bio-inspired hardware substrate that brings the plasticity property into parallel many-core architectures. The approach is then called Hardware Plasticity. The results show that the self-organization properties of our model solve the problem of multimodal sensory data clusterization. The properties of the proposed model allow envisaging the deployment of this adaptation layer into hardware architectures embedded into the robot's body in order to build intelligent controllers.", "authors": [{"name": "laurent rodriguez", "link": "http://dl.acm.org/author_page.cfm?id=81508687625"}, {"name": "benoit miramond", "link": "http://dl.acm.org/author_page.cfm?id=81100287919"}, {"name": "bertrand granado", "link": "http://dl.acm.org/author_page.cfm?id=81100021912"}], "title": "Toward a Sparse Self-Organizing Map for Neuromorphic Architectures", "citations": [], "Metrics": {"Downloads (12 months)": "213\n", "Downloads (6 weeks) ": "9\n", "Downloads (cumulative)": "213\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "laurent rodriguez"}, {"country": null, "university": null, "affiliation_string": null, "Name": "benoit miramond"}]}, "Article No.: 37": {"references": ["Shun-ichi Amari. 1977. Dynamics of pattern formation in lateral-inhibition type neural fields. Biol. Cybern. 27, 2, 77--87.\n", "E. Bicho, L. Louro, and W. Erlhagen. 2010. Integrating verbal and nonverbal communication in a dynamic neural field architecture for human-robot interaction. Front Neurorobotics 4.\n", "Andrew Cassidy, Andreas G. Andreou, and Julius Georgiou. 2011. Design of a one million neuron single FPGA neuromorphic system for real-time multimodal scene analysis. In Proceedings of the 45th Annual IEEE Conference on Information Sciences and Systems (CISS). 1--6.\n", "Claudio Castellanos Snchez and Bernard Girau. 2005. Dynamic pursuit with a bio-inspired neural model. In Proceedings of the Conference on Advanced Concepts for Intelligent Vision Systems (ACIVS). 284--291.\n", "Mauricio Cerda and Bernard Girau. 2013. Asymmetry in neural fields: A spatiotemporal encoding mechanism. Biol. Cybern.\n", "Sylvain Chevallier and Philippe Tarroux. 2008. Visual focus with spiking neurons. In Proceedings of the European Symposium on Artificial Neural Networks. 385--389.\n", "S. Coombes. 2005. Waves, bumps, and patterns in neural field theories. Biol. Cybern. 93, 2, 91--108.\n", "H. Edelbrunner, U. Handmann, C. Igel, I. Leefken, and W. von Seelen. 2001. Application and optimization of neural field dynamics for driver assistance. In Proceedings of the IEEE 4th International Conference on Intelligent Transportation Systems (ITSC).\n", "W. Erlhagen and E. Bicho. 2006. The dynamic neural field approach to cognitive robotics. J. Neural Eng. 3, 3, R36--54.\n", "Wolfram Erlhagen and Gregor Schner. 2002. Dynamic field theory of movement preparation. Psychol. Rev. 109, 3, 545--572.\n", "Christian Faubel and Gregor Sch\u00f6ner. 2008. Learning to recognize objects on the fly: A neurally based dynamic field approach. Neural Networks (Special Issue on Neuroscience and Robotics) 21, 4, 562--576.\n", "J\u00e9r\u00e9my Fix, Nicolas P. Rougier, and Fr\u00e9d\u00e9ric Alexandre. 2011. A dynamic neural field approach to the covert and overt deployment of spatial attention. Cog. Comput. 3, 1, 279--293.\n", "Bernard Girau. 2000. Neural networks on FPGAs : A survey. In Proceedings of the 2nd ICSC Symposium on Neural Computation (NC).\n", "Bernard Girau and Nikolaos Vlassopoulos. 2011. Tiled cellular automata for area-efficient distributed random number generators. In Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems (PECCS).\n", "Bernard Girau and Nikolaos Vlassopoulos. 2012. Evolution of 2-dimensional cellular automata as pseudo-random number generators. In Cellular Automata, Georgios Ch. Sirakoulis and Stefania Bandini (Eds.), Lecture Notes in Computer Science, vol. 7495, Springer, Berlin&sol;Heidelberg, 611--622.\n", "Massimiliano Giulioni, Patrick Camilleri, Maurizio Mattia, Vittorio Dante, Jochen Braun, and Paolo Del Giudice. 2011. Robust working memory in an asynchronously spiking neural network realized with neuromorphic VLSI. Frontiers Neuroscience 5.\n", "Giacomo Indiveri, Bernab\u00e9 Linares-Barranco, Tara Julia Hamilton, Andr\u00e9 Van Schaik, Ralph Etienne- Cummings, Tobi Delbruck, Shih-Chii Liu, Piotr Dudek, Philipp H\u00e4fliger, Sylvie Renaud, et al. 2011. Neuromorphic silicon neuron circuits. Frontiers Neuroscience 5.\n", "Xin Jin, Mikel Lujan, Luis A. Plana, Sergio Davies, Steve Temple, and Steve B. Furber. 2010. Modeling spiking neural networks on SpiNNaker. Comput. Sci. Engin. 12, 5, 91--97.\n", "Jeffrey S. Johnson, John P. Spencer, Steven J. Luck, and Gregor Sch\u00f6ner. 2009. A dynamic neural field model of visual working memory and change detection. Psychol. Sci. 20, 5, 568--577.\n", "Mathieu Lefort, Yann Boniface, and Bernard Girau. 2011. Coupling BCM and neural fields for the emergence of self-organization consensus. In From Brains to Systems - Brain-Inspired Cognitive Systems, Advances in Experimental Medicine and Biology, vol. 718, Springer.\n", "Wolfgang Maass and Christopher M. Bishop (Eds.). 1999. Pulsed Neural Networks. MIT Press, Cambridge, MA.\n", "Paul Merolla, John Arthur, Filipp Akopyan, Nabil Imam, Rajit Manohar, and Dharmendra S. Modha. 2011. A digital neurosynaptic core using embedded crossbar memory with 45pj per spike in 45nm. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 1--4.\n", "Javier Navaridas, Mikel Luj'n, Luis A. Plana, Jose Miguel-Alonso, and Steve B. Furber. 2012. Analytical assessment of the suitability of multicast communications for the SpiNNaker neuromimetic system. In Proceedings of the IEEE 14th International Conference on High Performance Computing and Communication and IEEE Ninth International Conference on Embedded Software and Systems (HPCC-ICESS). 1--8.\n", "Emre Neftci, Jonathan Binas, Ueli Rutishauser, Elisabetta Chicca, Giacomo Indiveri, and Rodney J. Douglas. 2013. Synthesizing cognition in neuromorphic electronic systems. Proc. Nat. Acad. Sci. 110, 37, E3468--E3476.\n", "Martin J. Pearson, Anthony G. Pipe, Benjamin Mitchinson, K. Gurney, Chris Melhuish, Ian Gilhespy, and Mokhtar Nibouche. 2007. Implementing spiking neural networks for real-time signal-processing and control applications: A model-validated FPGA approach. IEEE Trans. Neural Netw. 18, 5, 1472--1487.\n", "Jean-Charles Quinton. 2010. Exploring and optimizing dynamic neural fields parameters using genetic algorithms. In Proceedings of the IEEE World Congress on Computational Intelligence (WCCI).\n", "Jean-Charles Quinton and Bernard Girau. 2011. Predictive neural fields for improved tracking and attentional properties. In Proceedings of the IEEE International Joint Conference on Neural Networks (IJCNN).\n", "Jean-Charles Quinton, Bernard Girau, and Mathieu Lefort. 2011. Competition in high dimensional spaces using a sparse approximation of neural fields. In From Brains to Systems: Brain-Inspired Cognitive Systems, Springer.\n", "Nicolas P. Rougier and Axel Hutt. 2010. Synchronous and asynchronous evaluation of dynamic neural fields. J. Diff. Equations Appl.\n", "Nicolas P. Rougier and Julien Vitay. 2006. Emergence of attention within a neural population. Neural Netw. 19, 5, 573--581.\n", "Yulia Sandamirskaya. 2013. Dynamic neural fields as a step toward cognitive neuromorphic architectures. Frontiers Neuroscience 7.\n", "Barry Shackleford, Motoo Tanaka, Richard J. Carter, and Greg Snider. 2002. FPGA implementation of neighborhood-of-four cellular automata random number generators. In Proceedings of the ACM/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays (FPGA). 106--112.\n", "Moshe Sipper. 1999. The emergence of cellular computing. IEEE Comput. 32, 7, 18--36.\n", "J. G. Taylor. 1999. Neural bubble dynamics in two dimensions: Foundations. Biol. Cybern. 80, 6, 393--409.\n", "M. Tomassini, M. Sipper, and M. Perrenoud. 2000. On the generation of high-quality random numbers by two-dimensional cellular automata. IEEE Trans. Comput. 49, 10, 1146--1151.\n", "Csar Torres-Huitzil, Bernard Girau, and Claudio Castellanos-Snchez. 2005. On-chip visual perception of motion: A bio-inspired connectionist model on FPGA. Neural Netw. 18, 56, 557--565.\n", "William C. Troy. 2008. Traveling waves and synchrony in an excitable large-scale neuronal network with asymmetric connections. SIAM J. Appl. Dynamical Syst. 7, 1247--1282.\n", "R. A. Vazquez, B. Girau, and J. Quinton. 2011. Visual attention using spiking neural maps. In Proceedings of the International Joint Conference on Neural Networks (IJCN). 2164--2171.\n", "Julien Vitay, Nicolas P. Rougier, and Fr\u00e9d\u00e9ric Alexandre. 2005. A distributed model of spatial visual attention. In Biomimetic Neural Learning for Intelligent Robotics, G. Palm S. Wermter, and M. Elshaw (Eds.), Lecture Notes in Computer Science, vol. 3575, Springer-Verlag, 54--72.\n", "Claudia Wilimzig, Stefan Schneider, and Gregor Sch\u00f6ner. 2006. The time course of saccadic decision making: Dynamic field theory. Neural Netw. 19, 1059--1074.\n", "Hugh R. Wilson and Jack D. Cowan. 1972. Excitatory and inhibitory interactions in lo- calized populations of model neurons. Biophysical J. 12, 1, 1--24.\n", "Stephan Klaus Ulrich Zibner, Christian Faubel, Ioannis Iossifidis, and Gregor Sch\u00f6ner. 2010. Scene representation based on dynamic field theory: From human to machine. Frontiers Comput. Neuroscience 5.\n"], "doi": "doi>10.1145/2629517", "ref_links": {}, "abstract": "Bio-inspired neural computation attracts a lot of attention as a possible solution for the future challenges in designing computational resources. Dynamic neural fields (DNF) provide cortically inspired models of neural populations to which computation can be applied for a wide variety of tasks, such as perception and sensorimotor control. DNFs are often derived from continuous neural field theory (CNFT). In spite of the parallel structure and regularity of CNFT models, few studies of hardware implementations have been carried out targeting embedded real-time processing. In this article, a hardware-friendly model adapted from the CNFT is introduced, namely the RSDNF model (randomly spiking dynamic neural fields). Thanks to their simplified 2D structure, RSDNFs achieve scalable parallel implementations on digital hardware while maintaining the behavioral properties of CNFT models. Spike-based computations within neurons in the field are introduced to reduce interneuron connection bandwidth. Additionally, local stochastic spike propagation ensures inhibition and excitation broadcast without a fully connected network. The behavioral soundness and robustness of the model in the presence of noise and distracters is fully validated through software and hardware. A field programmable gate array (FPGA) implementation shows how the RSDNF model ensures a level of density and scalability out of reach for previous hardware implementations of dynamic neural field models.", "authors": [{"name": "benoit chappet de vangel", "link": "http://dl.acm.org/author_page.cfm?id=99658710654"}, {"name": "cesar torres-huitzil", "link": "http://dl.acm.org/author_page.cfm?id=81310502198"}, {"name": "bernard girau", "link": "http://dl.acm.org/author_page.cfm?id=81100237808"}], "title": "Randomly Spiking Dynamic Neural Fields", "citations": [], "Metrics": {"Downloads (12 months)": "119\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "119\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "france", "university": null, "affiliation_string": "universite de lorraine france", "city": null, "Name": "benoit chappet de vangel"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "cesar torres-huitzil"}, {"country": null, "university": null, "affiliation_string": "cesar torres-huitzil", "city": null, "Name": "bernard girauuniversite de lorraine france"}]}, "Article No.: 41": {"references": ["Bryan Ackland, Alex Anesko, Douglas Brinthaupt, Steven J. Daubert, Asawaree Kalavade, et al. 2000. A single-chip, 1.6-billion, 16-B MAC/s multiprocessor DSP. IEEE J. Solid-State Circ. 35, 3, 412--424.\n", "Hussein Al-Zoubi , Aleksandar Milenkovic , Milena Milenkovic, Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite, Proceedings of the 42nd annual Southeast regional conference, April 02-03, 2004, Huntsville, Alabama[doi>10.1145/986537.986601]\n", "Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011\n", "Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]\n", "David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000[doi>10.1145/342001.339657]\n", "Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]\n", "Trevor E. Carlson , Wim Heirman , Lieven Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063454]\n", "Xiangyu Dong , Yuan Xie , Naveen Muralimanohar , Norman P. Jouppi, Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-11, November 13-19, 2010[doi>10.1109/SC.2010.50]\n", "Jorge Garc\u00eda , Jes\u00fas Corbal , Lloren\u00e7 Cerd\u00e0 , Mateo Valero, Design and Implementation of High-Performance Memory Systems for Future Packet Buffers, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.373, December 03-05, 2003\n", "Hassan Ghasemzadeh , Sepideh Sepideh Mazrouee , Mohammad Reza Kakoee, Modified Pseudo LRU Replacement Algorithm, Proceedings of the 13th Annual IEEE International Symposium and Workshop on Engineering of Computer Based Systems, p.368-376, March 27-30, 2006[doi>10.1109/ECBS.2006.52]\n", "Wim Heirman, Trevor Carlson, and Lieven Eeckhout. 2012. Sniper: Scalable and accurate parallel multi-core simulation. In Proceedings of the 8<sup>th</sup> International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems, Abstracts. High-Performance and Embedded Architecture and Compilation Network of Excellence (HiPEAC'12). 91--94.\n", "INTEL. 2004. Intel Xscale\u00aeCore -- Developer's Manual. Intel. http://developer.intel.com.\n", "INTEL. 2001. Intel \u00ae Pentium \u00ae 4 and Intel \u00ae Xeon Processor Optimization -- Reference Manual. Intel. http://developer.intel.com.\n", "Jonas Jalminger and Per Stenstrom. 2002. Improvement of energy-efficiency in off-chip caches by selective prefetching. Microprocess. Microsyst. 26, 3, 107--121.\n", "Xiaowei Jiang, Niti Madan, Li Zhao, Mike Upton, Ravishankar Iyer, Srihari Makineni, Donald Newell, Yan Solihin, and Rajeev Balasubramonian. 2010. CHOP: Adaptive filter-based DRAM caching for CMP server platforms. In Proceedings of the 16<sup>th</sup> IEEE International Symposium on High Performance Computer Architecture (HPCA'10). 1--12.\n", "Murali Kadiyala , Laxmi N. Bhuyan, A dynamic cache sub-block design to reduce false sharing, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.313, October 02-04, 1995\n", "Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA\n", "J. S. Liptay, Structural aspects of the system/360 model 85: II the cache, IBM Systems Journal, v.7 n.1, p.15-21, March 1968[doi>10.1147/sj.71.0015]\n", "Nihar R. Mahapatra , Balakrishna Venkatrao, The processor-memory bottleneck: problems and solutions, Crossroads, v.5 n.3es, Spring 1999[doi>10.1145/357783.331677]\n", "Mahesh Mamidipaka and Nikil Dutt. 2004. eCACTI: An enhanced power estimation model for on-chip caches. Tech. rep. TR-04-28, Center for Embedded Computer Systems. http://www.ics.uci.edu\u223cmaheshmn/eCACTI/ecacti&lowbar;tr.pdf.\n", "Gabriel Moruz , Andrei Negoescu, Outperforming LRU via competitive analysis on parametrized inputs for paging, Proceedings of the twenty-third annual ACM-SIAM symposium on Discrete Algorithms, p.1669-1680, January 17-19, 2012, Kyoto, Japan\n", "David A. Patterson , John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007\n", "Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250709]\n", "Glen Reinman and Norman P. Jouppi. 2000. CACTI 2.0: An integrated cache timing and power model. Res. rep. 2000/7, Western Research Lab. http://www.hpl.hp.com/research/cacti/cacti2.pdf.\n", "Yannis Smaragdakis , Scott Kaplan , Paul Wilson, The EELRU adaptive replacement algorithm, Performance Evaluation, v.53 n.2, p.93-123, July 2003[doi>10.1016/S0166-5316(02)00226-2]\n", "Heiko Sparenberg, Matthias Martin, and Siegfried Foessel. 2012. Introduction of eviction strategies for caching scalable media files. In Proceedings of the 7<sup>th</sup> International Conference on Digital Information Management (ICDIM'12). Simon Fong, Pit Pichappan, Sabah Mohammed, Patrick Hung, and Sohail Asghar, Eds. IEEE, 352--356. http://dblp.uni-trier.de/db/conf/icdim/icdim2012.html&bsol;#SparenbergMF12.\n", "Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224093]\n", "J. Torrellas , H. S. Lam , J. L. Hennessy, False Sharing and Spatial Locality in Multiprocessor Caches, IEEE Transactions on Computers, v.43 n.6, p.651-663, June 1994[doi>10.1109/12.286299]\n", "Hao Wang , Haiquan Zhao , Bill Lin , Jun Xu, Design and analysis of a robust pipelined memory system, Proceedings of the 29th conference on Information communications, p.1541-1549, March 14-19, 2010, San Diego, California, USA\n", "Wayne A. Wong and Jean-Loup Baer. 2000. Modified LRU policies for improving second-level cache behavior. In Proceedings of the 6<sup>th</sup> International Symposium on High-Performance Computer Architecture (HPCA'00). 49--60.\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, ACM SIGARCH Computer Architecture News, v.23 n.2, p.24-36, May 1995[doi>10.1145/225830.223990]\n", "Chia-Lin Yang , Chien-Hao Lee, HotSpot cache: joint temporal and spatial locality exploitation for i-cache energy reduction, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013270]\n", "Li Zhao, Ravi Iyer, Ramesh Illikkal, and Donald Newell. 2007. Exploring DRAM cache architectures for CMP server platforms. In Proceedings of the 25<sup>th</sup> International Conference on Computer Design (ICCD'07). 55--62.\n"], "doi": "doi>10.1145/2668127", "ref_links": {"19": "http://www.ics.uci.edu\u223cmaheshmn/eCACTI/ecacti&lowbar;tr.pdf.", "23": "http://www.hpl.hp.com/research/cacti/cacti2.pdf.", "25": "http://dblp.uni-trier.de/db/conf/icdim/icdim2012.html&bsol;#SparenbergMF12.", "12": "http://developer.intel.com.", "11": "http://developer.intel.com."}, "abstract": "Recent advances in computer processor design have led to the introduction of sub-blocking to cache architectures. Sub-block caches reduce the tag area and power overhead in caches without reducing the effective cache size by using fewer tags to index the full data RAM array. In spite of achieving reduced area and power overhead, sub-block caches suffer performance degradation due to cache trashing. This occurs when a wider cache line (super-block), made up of multiple valid cache lines (sub-blocks), is replaced or evicted when only a sub-block is to be allocated into the wider super-block. To address this problem, we propose cache replacement policies as they relate specifically to sub-block caches. We propose new replacement policies that are tuned for sub-block caches by adding more intelligence based on the valid state of individual sub-blocks of a super-block. We also investigate the effect of using a few level-0 registers to bypass a few level-1 cache pipe stages on sub-block cache performance. To evaluate the performance improvement offered by our proposed replacement policies and the use of level-0 registers, we developed a sub-block cache simulator based on the Simplescalar toolset for single-core evaluations and the Sniper Simulator for multicore evaluations. We show that, with minimal architectural updates to existing conventional cache replacement policies, we are able to improve level-1 cache hit rates by up to 4.17&percnt; using our proposed policies alone on SPEC2006 benchmarks and up to 14&percnt; in shared level-2 caches using multicore benchmark suites: PARSEC and SPLASH2.", "authors": [{"name": "oluleye olorode", "link": "http://dl.acm.org/author_page.cfm?id=81501684488"}, {"name": "mehrdad nourani", "link": "http://dl.acm.org/author_page.cfm?id=81300410901"}], "title": "Improving Performance in Sub-Block Caches with Optimized Replacement Policies", "citations": [], "Metrics": {"Downloads (12 months)": "113\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "113\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "the university of texas at dallas richardson tx", "city": "dallas", "Name": "oluleye olorode"}, {"country": "United States", "university": null, "affiliation_string": "the university of texas at dallas richardson tx", "city": "dallas", "Name": "mehrdad nourani"}]}, "Article No.: 35": {"references": ["L. F. Abbott and S. B. Nelson. 2000. Synaptic plasticity: Taming the beast. Nature Neurosci. 3. 6 pages.\n", "D. H. Ackley, G. E. Hinton, and T. J. Sejnowski. 1985. A learning algorithm for Boltzmann machines. Cognit. Sci. 9, 1, 147--169.\n", "A. Annovi, G. Broccolo, A. Ciocci, et al. 2013. Associative memory for L1 track triggering in LHC environment. IEEE Trans. Nucl. Sci. 60, 5, part 2, 3627--3632.\n", "R. Brette, M. Rudolph, T. Carnevale, et al. 2007. Simulation of networks of spiking neurons: A review of tools and strategies. J. Computat. Neurosci. 23, 349--398.\n", "C. Chavet, P. Coussy, and N. Charpentier. 2012. Architecture de r\u00e9seau de neurone, proc\u00e9d\u00e9 d'obtention et programmes correspondants. Patent n\u00b0 1261155.\n", "Pam Frost Gorder, Computer Vision, Inspired by the Human Brain, Computing in Science and Engineering, v.10 n.2, p.6-11, March 2008[doi>10.1109/MCSE.2008.53]\n", "S. Furber and S. Temple. 2007. Neural systems engineering. J. Roy. Soc. Inter. 4.\n", "T. Giotis, M. A. Christodoulou, and Y. Boutalis. 2011. Identification of combination therapy models using a neuro fuzzy identification scheme. In Proceedings of the 19<sup>th</sup> Mediterranean Conference on Control & Automation, 1283--1288.\n", "R. Granger. 2006. Essential circuits of cognition: The brain's basic operations, architecture, and representations. In AI at 50: The Future of Artificial Intelligence.\n", "V. Gripon , C. Berrou, Sparse Neural Networks With Large Learning Diversity, IEEE Transactions on Neural Networks, v.22 n.7, p.1087-1096, July 2011[doi>10.1109/TNN.2011.2146789]\n", "V. Gripon and C. Berrou. 2012. Nearly-optimal associative memories based on distributed constant weight codes. In Proceedings of Information Theory and Applications Workshop. 269--273.\n", "V. Gripon, V. Skachek, W. J. Gross, and M. Rabbat. 2012. Random clique codes. In Proceedings of the 7th International Symposium on Turbo Codes and Iterative Information Processing. 121--125.\n", "Jeff Hawkins , Sandra Blakeslee, On Intelligence, Times Books, 2004\n", "D. O. Hebb. 1949. The Organization of Behavior. Wiley, New York.\n", "Robert Hecht-Nielsen, Confabulation Theory: The Mechanism of Thought, Springer-Verlag New York, Inc., Secaucus, NJ, 2007\n", "J. Hopfield. 1982. Neural networks and physical systems with emergent collective computational abilities. Proc. Natl. Acad. Sci. USA 79, 8, 2554--2558.\n", "A. Jarollahi, N. Onizawa, V. Gripon, and W. J. Gross. 2012. Architecture and implementation of an associative memory using sparse clustered networks. In Proceedings of the IEEE International Symposium on Circuits and Systems.\n", "Vincent Gripon , Warren J. Gross , Hooman Jarollahi , Naoya Onizawa, A low-power Content-Addressable Memory based on clustered-sparse networks, Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP), p.305-308, June 05-07, 2013[doi>10.1109/ASAP.2013.6567594]\n", "H. Jhuang, T. Serre, L. Wolf, and T. Poggio. 2008. Biologically inspired system for action recognition. In Proceedings of the 11<sup>th</sup> IEEE International Conference on Computer Vision, 1--8.\n", "H. Jiping, M. G. Maltenfort, W. Qingjun, and T. M. Hamm. 2001. Learning from biological systems: Modeling neural control. IEEE J. Cont. Syst. 21, 4. DOI:10.1109/37.939944\n", "E. Kandel, J. Schwartz, T. Jessell, S. Siegelbaum, and A. J. Hudspeth. 2013. Principles of Neural Science 5<sup>th</sup> Ed. McGraw-Hill Ryerson.\n", "T. Kohonen. 1977. Associative Memory. Springer, New York.\n", "J. E. Laird and Y. Wang. 2007. The importance of action history in decision making and reinforcement learning. In Proceedings of the 8<sup>th</sup> International Conference on Cognitive Modeling.\n", "C. Mead. 1990. Neuromorphic electronic systems. Proc. IEEE 78, 1629--1636.\n", "NAE Grand Challenges for Engineering. 2013. www.engineeringchallenges.org.\n", "J. M. Nageswaran, M. Richert, N. Dutt, and J. L. Krichmar. 2010. Towards reverse engineering the brain: Modeling abstractions and simulation frameworks. In Proceedings of the IEEE/IFIP International Conference on VLSI and System-on-Chip.\n", "G. Palm. 1980. On associative memories. Biol. Cybernet. 36, 19--31.\n", "G\u00fcNther Palm, Neural associative memories and sparse coding, Neural Networks, 37, p.165-171, January, 2013[doi>10.1016/j.neunet.2012.08.013]\n", "R. Perfetti , E. Ricci, Recurrent Correlation Associative Memories: A Feature Space Perspective, IEEE Transactions on Neural Networks, v.19 n.2, p.333-345, February 2008[doi>10.1109/TNN.2007.909528]\n", "Qinru Qiu , Qing Wu , Morgan Bishop , Robinson Pino , Richard Linderman, A Parallel Neuromorphic Text Recognition System and Its Implementation on a Heterogeneous High-Performance Computing Cluster, IEEE Transactions on Computers, v.62 n.5, p.886-899, May 2013[doi>10.1109/TC.2012.50]\n", "A. Sandberg. 2003. Bayesian attractor neural network models of memory. Ph.D. dissertation. Stockholm University.\n", "H. Simon. 2010. Cognitive Science: Relationship of AI to Psychology and Neuroscience. AAAI.\n", "L. Soo-Young. 2007. Artificial brain based on brain-inspired algorithms for human-like intelligent functions. In Proceedings of the IEEE International Conference on Integration Technology.\n", "Akihito Sudo , Akihiro Sato , Osamu Hasegawa, Associative memory for online learning in noisy environments using self-organizing incremental neural network, IEEE Transactions on Neural Networks, v.20 n.6, p.964-972, June 2009[doi>10.1109/TNN.2009.2014374]\n", "E. Theordorou and F. J. Valero-Cuevas. 2010. Optimality in neuromuscular systems. In Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC). 4510--4516.\n", "D. Willshaw. 1971. Models of distributed associative memory. Ph.D. dissertation, University of Edinburgh.\n", "Laurenz Wiskott , Terrence J. Sejnowski, Slow feature analysis: unsupervised learning of invariances, Neural Computation, v.14 n.4, p.715-770, April 2002[doi>10.1162/089976602317318938]\n"], "doi": "doi>10.1145/2629510", "ref_links": {}, "abstract": "Brain processes information through a complex hierarchical associative memory organization that is distributed across a complex neural network. The GBNN associative memory model has recently been proposed as a new class of recurrent clustered neural network that presents higher efficiency than the classical models. In this article, we propose computational simplifications and architectural optimizations of the original GBNN. This work leads to significant complexity and area reduction without affecting neither memorizing nor retrieving performance. The obtained results open new perspectives in the design of neuromorphic hardware to support large-scale general-purpose neural algorithms.", "authors": [{"name": "philippe coussy", "link": "http://dl.acm.org/author_page.cfm?id=81313481078"}, {"name": "cyrille chavet", "link": "http://dl.acm.org/author_page.cfm?id=81502690295"}, {"name": "hugues nono wouafo", "link": "http://dl.acm.org/author_page.cfm?id=99658709288"}, {"name": "laura conde-canencia", "link": "http://dl.acm.org/author_page.cfm?id=81464676696"}], "title": "Fully Binary Neural Network Model and Optimized Hardware Architectures for Associative Memories", "citations": [], "Metrics": {"Downloads (12 months)": "178\n", "Downloads (6 weeks) ": "15\n", "Downloads (cumulative)": "178\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "france", "university": "universite de bretagne sud", "affiliation_string": "universite de bretagne sud lab-sticc lorient france", "city": "lorient", "Name": "philippe coussy"}, {"country": "france", "university": "universite de bretagne sud", "affiliation_string": "universite de bretagne sud lab-sticc lorient france", "city": "lorient", "Name": "cyrille chavet"}, {"country": "france", "university": "universite de bretagne sud", "affiliation_string": "universite de bretagne sud lab-sticc lorient france", "city": "lorient", "Name": "hugues nono wouafo"}, {"country": "france", "university": "universite de bretagne sud", "affiliation_string": "universite de bretagne sud lab-sticc lorient france", "city": "lorient", "Name": "laura conde-canencia"}]}, "Article No.: 36": {"references": ["T. D. Albright. 1984. Direction and orientation selectivity of neurons in visual area MT of the macaque. J. Neurophysiology 52, 6, 1106--1130.\n", "T. D. Albright, R. Desimone, and C. G. Gross. 1984. Columnar organization of directionally selective cells in visual area MT of the macaque. J. Neurophysiology 51, 1, 16--31.\n", "Y. Amit and M. Mascaro. 2001. Attractor networks for shape recognition. Neural Comput. 13, 6, 1415--1442.\n", "R. Ananthanarayanan and D. S. Modha. 2007. Anatomy of a cortical simulator. In Proceedings of ACM/IEEE Conference on Supercomputing.\n", "M. Arnold, T. Sejnowski, D. Hammerstrom, and M. Jabri. 2004. Neural systems integration. Neurocomput. 58--60, 1123--1128.\n", "J. V. Arthur, P. A. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, S. Chandra, S. K. Esser, N. Imam, W. Risk, D. B. D. Rubin, R. Manohar, and D. S. Modha. 2012. Building block of a programmable neuromorphic substrate: A digital neurosynaptic core. In Proceedings of the International Joint Conference on Neural Networks, 1--8.\n", "B. J. Baars. 2005. Global workspace theory of consciousness: Toward a cognitive neuroscience of human experience. Progress in Brain Research 150, 45--53.\n", "M. Beyeler, N. D. Dutt, and J. L. Krichmar. 2013. Categorization and decision-making in a neurobiologically plausible spiking network using a STDP-like learning rule. Neural Netw. 48, 109--124.\n", "G. Bi and M. Poo. 2001. Synaptic modification by correlated activity: Hebb's postulate revisited. Ann. Rev. Neuroscience 24, 139--166.\n", "J. M. Bower and D. Beeman. 2007. Constructing realistic neural simulations with GENESIS. Methods. Mol. Biol. 401, 103--125.\n", "J. M. Brader, W. Senn, and S. Fusi. 2007. Learning real-world stimuli in a neural network with spike-driven synaptic dynamics. Neural Comput. 19, 11, 2881--2912.\n", "R. Brette and W. Gerstner. 2005. Adaptive exponential integrate-and-fire model as an effective description of neuronal activity. J. Neurophysiology 94, 5, 3637--3642.\n", "R. Brette and D. F. Goodman. 2012. Simulating spiking neural networks on GPU. Netw. 23, 4, 167--182.\n", "K. D. Carlson, M. Richert, N. Dutt, and J. L. Krichmar. 2013. Biologically plausible models of homeostasis and STDP: Stability and learning in spiking neural networks. In Proceedings of the IEEE International Joint Conference on Neural Networks. 1824--1831.\n", "D. C. Ciresan, U. Meier, J. Masci, L. M. Gambardella, and J. Schmidhuber. 2011. Flexible, high performance convolutional neural networks for image classification, In Proceedings of the International Joint Conference on Artificial Intelligence.\n", "J. M. Cruz-Albrecht, T. Derosier, and N. Srinivasa. 2013. A scalable neural chip with synaptic electronics using CMOS integrated memristors. Nanotechnol. 24, 38.\n", "J. M. Cruz-Albrecht, M. W. Yung, and N. Srinivasa. 2012. Energy-efficient neuron, synapse and STDP integrated circuits. IEEE Trans. Biomed. Circuits Syst. 6, 3, 246--256.\n", "G. M. Edelman. 1993. Neural Darwinism: Selection and reentrant signaling in higher brain function. Neuron. 10, 2, 115--125.\n", "C. Eliasmith and C. H. Anderson. 2003. Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems. MIT Press.\n", "C. Eliasmith, T. C. Stewart, X. Choo, T. Bekolay, T. Dewolf, Y. Tang, and D. Rasmussen. 2012. A large-scale model of the functioning brain. Science 338, 6111, 1202--1205.\n", "J. M. Eppler, M. Helias, E. Muller, M. Diesmann, and M. O. Gewaltig. 2008. PyNEST: A convenient interface to the NEST simulator. Frontiers Neuroinformatics 2, 12.\n", "S. K. Esser, A. Andreopoulus, R. Appuswamy, P. Datta, D. Barch, A. Amir, J. Arthur, A. Cassidy, M. Flickner, P. Merolla, S. Chandra, N. Basilico, S. Carpin, T. Zimmerman, F. Zee, R. Alvarez-Icaza, J. A. Kusnitz, T. M. Wong, W. P. Risk, E. Mcquinn, T. K. Nayak, R. Singh, and D. S. Modha. 2013. Cognitive computing systems: Algorithms and applications for networks of neurosynaptic cores. In Proceedings of the IEEE International Joint Conference on Neural Networks (IJCNN).\n", "M. Fabre-Thorpe, G. Richard, and S. J. Thorpe. 1998. Rapid categorization of natural images by rhesus monkeys. Neuroreport 9, 2, 303--308.\n", "A. K. Fidjeland, D. Gamez, M. P. Shanahan, and E. Lazdins. 2013. Three tools for the real-time simulation of embodied spiking neural networks using GPUs. Neuroinformatics 11, 3, 267--290.\n", "D. George and J. Hawkins. 2009. Towards a mathematical theory of cortical micro-circuits. PLoS Computational Biology 5, 10.\n", "D. Goodman and R. Brette. 2008. Brian: A simulator for spiking neural networks in Python. Frontiers Neuroinformatics 2, 5.\n", "M. Graupner and N. Brunel. 2012. Calcium-based plasticity model explains sensitivity of synaptic changes to spike pattern, rate, and dendritic location. In Proc. Nat. Acade. Sci. 109, 10, 3991--3996.\n", "T. L. Griffiths, N. Chater, C. Kemp, A. Perfors, and J. B. Tenenbaum. 2010. Probabilistic models of cognition: Exploring representations and inductive biases. Trends Cognitive Sci. 14, 8, 357--364.\n", "D. O. Hebb. 1949. The Organization of Behavior. Wiley, New York.\n", "M. L. Hines and N. T. Carnevale. 2001. NEURON: A tool for neuroscientists. Neuroscientist: A Review J. 7, 2, 123--135.\n", "R. Huerta and T. Nowotny. 2009. Fast and robust learning by reinforcement signals: Explorations in the insect brain. Neural Comput. 21, 8, 2123--2151.\n", "G. Indiveri and S. Fusi. 2007. Spike-based learning in VLSI networks of spiking neurons. In Proceedings of International Symposium on Circuits and Systems (ISCAS).\n", "G. Indiveri and T. K. Horiuchi. 2011. Frontiers in neuromorphic engineering. Frontiers Neuroscience 5, 118.\n", "G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. Van Schaik, R. Etienne-Cummings, T. Delbruck, S. C. Liu, P. Dudek, P. Hafliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen. 2011. Neuromorphic silicon neuron circuits. Frontiers Neuroscience 5, 73.\n", "E. M. Izhikevich. 2004. Which model to use for cortical spiking neurons&quest; IEEE Trans. Neural Netw. 15, 5, 1063--1070.\n", "E. M. Izhikevich, J. A. Gally, and G. M. Edelman. 2004. Spike-timing dynamics of neuronal groups. Cereb. Cortex 14, 8, 933--944.\n", "K. H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Letters 12, 1, 389--395.\n", "T. Kriete, D. C. Noelle, J. D. Cohen, and R. C. O'Reilly. 2013. Indirection and symbol-like processing in the prefrontal cortex and basal ganglia. In Proc. Nat. Acad. Sci. USA 110, 41, 16390--16395.\n", "Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner. 1998. Gradient-based learning applied to document recognition. Proc. IEEE 86, 11, 2278--2324.\n", "W. Liu, B. Schmidt, and W. M\u00fcller-Wittig. 2007. Performance analysis of general-purpose computation on commodity graphics hardware: A case study using bioinformatics. J. VLSI Signal Process. Syst. 48, 3, 209--221.\n", "M. S. Livingstone and D. H. Hubel. 1984. Anatomy and physiology of a color system in the primate visual cortex. J. Neurosci. 4, 1, 309--356.\n", "H. Markram, Y. Wang, and M. Tsodyks. 1998. Differential signaling via the same axon of neocortical pyramidal neurons. Proc. Nat. Acad. Sci. USA 95, 9, 5323--5328.\n", "J. L. McClelland, M. M. Botvinick, D. C. Noelle, D. C. Plaut, T. T. Rogers, M. S. Seidenberg, and L. B. Smith. 2010. Letting structure emerge: Connectionist and dynamical systems approaches to cognition. Trends Cog. Sci. 14, 8, 348--356.\n", "C. Mead. 1990. Neuromorphic electronic systems. Proc. IEEE 78, 10, 1629--1636.\n", "M. J. Milford, J. Wiles, and G. F. Wyeth. 2010. Solving navigational uncertainty using grid cells on robots. PLoS Comput. Biol. 6, 11.\n", "S. Mitra, S. Fusi, and G. Indiveri. 2009. Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI. IEEE Trans. Biomed. Circuits Syst. 3, 1, 32--42.\n", "S. Moradi and G. Indiveri. 2013. An event-based neural network architecture with an asynchronous programmable synaptic memory. IEEE Trans. Biomed. Circuits Syst. 99, 1--1.\n", "J. M. Nageswaran, N. Dutt, J. L. Krichmar, A. Nicolau, and A. V. Veidenbaum. 2009. A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors. Neural Netw. 22, 5--6, 791--800.\n", "J. M. Nageswaran, M. Richert, N. Dutt, and J. L. Krichmar. 2010. Towards reverse engineering the brain: Modeling abstractions and simulation frameworks. In Proceedings of the IEEE/IFIP VLSI System on Chip Conference (VLSI-SoC).\n", "X.-X. Niu and C. Y. Suen. 2012. A novel hybrid CNN--SVM classifier for recognizing handwritten digits. Pattern Recog. 45, 4, 1318--1325.\n", "R. C. O'Reilly, Y. Munakata, M. J. Frank, T. E. Hazy et al. 2012. Computational Cognitive Neuroscience. Wiki Book, URL: http://ccnbook.colorado.edu2012.\n", "J. B. Pezoa, D. Fasoli, and O. Faugeras. 2012. Three applications of GPU computing in neuroscience. Comput. Sci. Engin. 14, 3, 40--47.\n", "T. Pfeil, A. Grubl, S. Jeltsch, E. Muller, P. Muller, M. A. Petrovici, M. Schmuker, D. Bruderle, J. Schemmel, and K. Meier. 2013. Six networks on a universal neuromorphic computing substrate. Frontiers Neuroscience 7, 11.\n", "R. Preissl, T. M. Wong, P. Datta, M. Flickner, R. Singh, S. K. Esser, W. P. Risk, H. D. Simon, and D. S. Modha. 2012. Compass: A Scalable Simulator For an Architecture for Cognitive Computing, IEEE Computer Society Press.\n", "D. Querlioz, O. Bichler, and C. Gamrat. 2011. Simulation of a memristor-based spiking neural network immune to device variations. In Proceedings of the International Joint Conference on Neural Networks.\n", "A. Resulaj, R. Kiani, D. M. Wolpert, and M. N. Shadlen. 2009. Changes of mind in decision-making. Nature 461, 7261, 263--266.\n", "M. Richert, J. M. Nageswaran, N. Dutt, and J. L. Krichmar. 2011. An efficient simulation environment for modeling large-scale cortical processing. Frontiers Neuroinformatics 5, 1--15.\n", "J. D. Roitman and M. N. Shadlen. 2002. Response of neurons in the lateral intraparietal area during a combined visual discrimination reaction time task. J. Neurosci. 22, 21, 9475--9489.\n", "J. Sabarad, S. Kestur, P. Mi Sun, D. Dantara, V. Narayanan, C. Yang, and D. Khosla. 2012. A reconfigurable accelerator for neuromorphic object recognition. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 813--818.\n", "J. Schemmel, X. Bru, D. Derle, X. Gru, A. Bl, M. Hock, K. Meier, and S. Millner. 2010. A wafer-scale neuromorphic hardware system for large-scale neural modeling. Proc. IEEE 1947--1950.\n", "C. J. Schneider, M. Bezaire, and I. Soltesz. 2012. Toward a full-scale computational model of the rat dentate gyrus. Frontiers Neural Circuits 6, 83.\n", "M. Shanahan and B. Baars. 2005. Applying global workspace theory to the frame problem. Cognition 98, 2, 157--176.\n", "T. Sharp, F. Galluppi, A. Rast, and S. Furber. 2012. Power-efficient simulation of detailed cortical microcircuits on SpiNNaker. J. Neuroscience Methods 210, 1, 110--118.\n", "R. Silver, K. Boahen, S. Grillner, N. Kopell, and K. L. Olsen. 2007. Neurotech for neuroscience: Unifying concepts, organizing principles, and emerging tools. J. Neuroscience 27, 44, 11807--11819.\n", "P. Y. Simard, D. Steinkraus, and J. C. Platt. 2003. Best practices for convolutional neural networks applied to visual document analysis. In Proceedings of the Conference on Document Analysis and Recognition. 958--963.\n", "E. P. Simoncelli and D. J. Heeger. 1998. A model of neuronal responses in visual area MT. Vision Res. 38, 5, 743--761.\n", "P. J. Sj\u00f6str\u00f6m, G. G. Turrigiano, and S. B. Nelson. 2001. Rate, timing, and cooperativity jointly determine cortical synaptic plasticity. Neuron 32, 6, 1149--1164.\n", "S. Song, K. D. Miller, and L. F. Abbott. 2000. Competitive Hebbian learning through spike-timing-dependent synaptic plasticity. Nat. Neurosci. 3, 9, 919--926.\n", "N. Srinivasa and J. Cruz-Albrecht. 2012. Neuromorphic adaptive plastic scalable electronics: Analog learning systems. IEEE Pulse 3, 1, 51--56.\n", "C. M. Thibeault, K. Minkovich, M. J. O'Brien, F. C. Jr. Harris, and N. Srinivasa. 2013. Efficiently passing messages in distributed spiking neural network simulation. Frontiers Comput. Neuroscience 7, 77.\n", "J. Von Neumann. 1958. The Computer and the Brain. Yale University Press.\n", "L. Watts. 2008. Advanced noise reduction for mobile telephony. IEEE Comput. 41, 8, 90--92.\n", "L. Watts. 2012. Reverse-engineering the human auditory pathway. In Proceedings of IEEE WCCI.\n", "T. Yu, T. J. Sejnowski, and G. Cauwenberghs. 2011. Biophysical neural spiking, bursting, and excitability dynamics in reconfigurable analog VLSI. IEEE Trans. Biomed. Circuits Syst. 5, 5, 420--429.\n", "M. S. Zaveri and D. Hammerstrom. 2011. Performance/price estimates for cortex-scale hardware: A design space exploration. Neural Netw. 24, 3, 291--304.\n"], "doi": "doi>10.1145/2629509", "ref_links": {"50": "http://ccnbook.colorado.edu2012."}, "abstract": "Neuromorphic engineering is a fast growing field with great potential in both understanding the function of the brain, and constructing practical artifacts that build upon this understanding. For these novel chips and hardware to be useful, hardware compatible applications and simulation tools are needed. We argue that the neural circuit approach, in which networks of neuronal elements model brain circuitry are constructed, allows the development of practical applications and the exploration of brain function. At this level of abstraction, networks of 105neurons or larger can be efficiently simulated, but still preserve the neuronal and synaptic dynamics that appear to be important for brain function. Because the neural circuit level supports spiking neural networks and the prevalent Addressable Event Representation (AER) communication scheme, it fits well with many existing neuromorphic hardware and simulation tools. To show how this approach can be applied, we present case studies of spiking neural networks in vision and recognition tasks based on one instantiation of a simulation environment. However, there are now many hardware options, simulation environments, and applications in this emerging field. These approaches and other considerations are discussed.", "authors": [{"name": "jeffrey l krichmar", "link": "http://dl.acm.org/author_page.cfm?id=81100445693"}, {"name": "philippe coussy", "link": "http://dl.acm.org/author_page.cfm?id=81313481078"}, {"name": "nikil dutt", "link": "http://dl.acm.org/author_page.cfm?id=81100471029"}], "title": "Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models", "citations": [], "Metrics": {"Downloads (12 months)": "432\n", "Downloads (6 weeks) ": "24\n", "Downloads (cumulative)": "432\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california irvine ca", "city": "california", "Name": "jeffrey l krichmar"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "philippe coussy"}, {"country": null, "university": null, "affiliation_string": "philippe coussy", "city": null, "Name": "nikil duttuniversity of california irvine ca"}]}, "Article No.: 32": {"references": [], "doi": "doi>10.1145/2728709", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "dan hammerstrom", "link": "http://dl.acm.org/author_page.cfm?id=81100296806"}, {"name": "vijaykrishnan narayanan", "link": "http://dl.acm.org/author_page.cfm?id=81502781931"}], "title": "Introduction to Special Issue on Neuromorphic Computing", "citations": [], "Metrics": {"Downloads (12 months)": "300\n", "Downloads (6 weeks) ": "16\n", "Downloads (cumulative)": "300\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "portland state university", "city": null, "Name": "dan hammerstrom"}, {"country": null, "university": null, "affiliation_string": "pennsylvania state university", "city": null, "Name": "vijaykrishnan narayanan"}]}, "Article No.: 43": {"references": ["C. Addo-Quaye. 2005. Thermal-aware mapping and placement for 3-D NoC designs. In Proceedings of the IEEE International SOC Conference (SOCC'05). 25--28.\n", "J. H. Bahn and N. Bagherzadeh. 2008. A generic traffic model for on-chip interconnection networks. In Proceedings of the 1<sup>st</sup> International Workshop on Networks-on-Chip Architectures (NoCArc'08). 22.\n", "S. Borkar. 2010. The exascale challenge. In Proceedings of the International Symposium on VLSI Design Automation and Test (VLSI-DAT'10). 2--3.\n", "David Brooks , Robert P. Dick , Russ Joseph , Li Shang, Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors, IEEE Micro, v.27 n.3, p.49-62, May 2007[doi>10.1109/MM.2007.58]\n", "C. Cassidy, J. Kraft, S. Carniello, F. Roger, H. Ceric, A. P. Singulani, E. Langer, and F. Schrank. 2012. Through silicon via reliability. IEEE Trans. Device Mater. Reliab. 12, 2, 285--295.\n", "Yuanqing Cheng , Lei Zhang , Yinhe Han , Xiaowei Li, Thermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.2, p.239-249, February 2013[doi>10.1109/TVLSI.2011.2182067]\n", "Atefe Dalirsani , Mohammad Hosseinabady , Zainalabedin Navabi, An Analytical Model for Reliability Evaluation of NoC Architectures, Proceedings of the 13th IEEE International On-Line Testing Symposium, p.49-56, July 08-11, 2007[doi>10.1109/IOLTS.2007.13]\n", "Florentine Dubois , Abbas Sheibanyrad , Frederic Petrot , Maryam Bahmani, Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs, IEEE Transactions on Computers, v.62 n.3, p.609-615, March 2013[doi>10.1109/TC.2011.239]\n", "A. Eghbal, P. M. Yaghini, H. Pedram, and H. R. Zarandi. 2010. Designing fault-tolerant network-on-chip router architecture. Int. J. Electron. 97, 10, 1181--1192.\n", "S. Fujita, K. Nomura, K. Abe, and T. H. Lee. 2006. 3D on-chip networking technology based on post-silicon devices for future networks-on-chip. In Proceedings of the 1<sup>st</sup> International Conference on Nano-Networks and Workshops (NanoNet'06). 1--5.\n", "ITRS. 2012. Executive summary. http://www.itrs.net/Links/2012ITRS/Home2012.html.\n", "Moongon Jung , Joydeep Mitra , David Z. Pan , Sung Kyu Lim, TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.8, p.1194-1207, August 2012[doi>10.1109/TCAD.2012.2188400]\n", "Dae Hyun Kim , Krit Athikulwongse , Sung Kyu Lim, A study of Through-Silicon-Via impact on the 3D stacked IC layout, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687524]\n", "D. H. Kim and S.-K. Lim. 2012. Design quality trade-off studies for 3-D ICs built with sub-micron TSVs and future devices. IEEE J. Emerg. Select. Topics Circ. Syst. 2, 2, 240--248.\n", "Chang Liu , Taigon Song , Jonghyun Cho , Joohee Kim , Joungho Kim , Sung Kyu Lim, Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024900]\n", "X. Liu, Q. Chen, P. Dixit, R. Chatterjee, R. R. Tummala, and S. K. Sitaraman. 2009. Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV). In Proceedings of the 59<sup>th</sup> Electronic Components and Technology Conference (ECTC'09). 624--629.\n", "K. H. Lu, X. Zhang, S.-K. Ryu, J. Im, R. Huang, and P. S. Ho. 2009. Thermo-mechanical reliability of 3-D ICs containing through silicon vias. In Proceedings of the 59<sup>th</sup> Electronic Components and Technology Conference (ECTC'09). 630--634.\n", "M. Lundstrom and J. Guo. 2006. Nanoscale Transistors: Device Physics, Modeling and Simulation. Springer. http://books.google.com/books&quest;id&equals;dXeecjkvFQC.\n", "Sravan K. Marella , Sanjay V. Kumar , Sachin S. Sapatnekar, A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429450]\n", "A. Mercha, G. Van der Plas, V. Moroz, I. De Wolf, P. Asimakopoulos, N. Minas, S. Domae, D. Perry, M. Choi, A. Redolfi, C. Okoro, Y. Yang, J. Van Olmen, S. Thangaraju, D. Sabuncuoglu Tezcan, P. Soussan, J. H. Cho, A. Yakovlev, P. Marchal, Y. Travaly, E. Beyne, S. Biesemans, and B. Swinnen. 2010. Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k/metal gate CMOS performance. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'10). 2.2.1--2.2.4.\n", "Vladimir Pasca , Lorena Anghel , Claudia Rusu , Mounir Benabdenbi, Configurable serial fault-tolerant link for communication in 3D integrated systems, Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, p.115-120, July 05-07, 2010[doi>10.1109/IOLTS.2010.5560225]\n", "Vasilis F. Pavlidis , Eby G. Friedman, 3-D topologies for networks-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1081-1090, October 2007[doi>10.1109/TVLSI.2007.893649]\n", "A. M. Rahmani, K. R. Vaddina, K. Latif, P. Liljeberg, J. Plosila, and H. Tenhunen. 2012. Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip. Circ. Devices Syst. 6, 5, 308--321.\n", "N. Ranganathan, K. Prasad, N. Balasubramanian, and K. L. Pey. 2008. A study of thermo-mechanical stress and its impact on through-silicon vias. J. Micromech. Microengin. 18, 7. http://stacks.iop.org/0960-1317/18/i&equals;7/a&equals;075018.\n", "P. H. Roth, C. Jacobi, and K. Weber. 2012. Superprocessors and supercomputers. In Chips 2020, Bernd Hoefflinger, Ed., Springer, 421--427.\n", "S.-K. Ryu, K.-H. Lu, T. Jiang, J.-H. Im, R. Huang, and P. S. Ho. 2012. Effect of thermal stresses on carrier mobility and keep-out zone around through-silicon vias for 3-D integration. IEEE Trans. Device Mater. Reliab. 12, 2, 255--262.\n", "C. S. Selvanayagam, J. H. Lau, X. Zhang, S. K. W. Seah, K. Vaidyanathan, and T. C. Chai. 2008. Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps. In Proceedings of the 58<sup>th</sup> Electronic Components and Technology Conference (ECTC'08). 1073--1081.\n", "K. N. Tu. 2011. Reliability challenges in 3D IC packaging technology. Microelectron. Reliab. 51, 3, 517--523.\n", "G. Van der Plas, P. Limaye, A. Mercha, H. Oprins, C. Torregiani, S. Thijs, D. Linten, M. Stucchi, K. Guruprasad, D. Velenis, D. Shinichi, V. Cherman, B. Vandevelde, V. Simons, I. de Wolf, R. Labie, D. Perry, S. Bronckers, N. Minas, M. Cupac, W. Ruythooren, J. Van Olmen, A. Phommahaxay, M. de Potter de Ten Broeck, A. Opdebeeck, M. Rakowski, B. de Wachter, M. Dehan, M. Nelis, R. Agarwal, W. Dehaene, Y. Travaly, P. Marchal, and E. Beyne. 2010. Design issues and considerations for low-cost 3D TSV IC technology. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'10). 148--149.\n", "B. Wu, X. Gu, L. Tsang, and M. B. Ritter. 2011. Electromagnetic modeling of massively coupled through silicon vias for 3D interconnects. Microwave Optical Technol. Lett. 53, 6, 1204--1206.\n", "Pooria M. Yaghini , Ashkan Eghbal , H. Pedram , H. R. Zarandi, Investigation of Transient Fault Effects in an Asynchronous NoC Router, Proceedings of the 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, p.540-545, February 17-19, 2010[doi>10.1109/PDP.2010.21]\n", "Xuejun Yang , Zhiyuan Wang , Jingling Xue , Yun Zhou, The Reliability Wall for Exascale Supercomputing, IEEE Transactions on Computers, v.61 n.6, p.767-779, June 2012[doi>10.1109/TC.2011.106]\n"], "doi": "doi>10.1145/2700236", "ref_links": {"10": "http://www.itrs.net/Links/2012ITRS/Home2012.html.", "23": "http://stacks.iop.org/0960-1317/18/i&equals;7/a&equals;075018.", "17": "http://books.google.com/books&quest;id&equals;dXeecjkvFQC."}, "abstract": "Thenetwork-on-chip(NoC) technology allows for integration of a manycore design on a single chip for higher efficiency and scalability.Three-dimensional(3D) NoCs offer several advantages overtwo-dimensional(2D) NoCs.Through-silicon via(TSV) technology is one of the candidates for implementation of 3D NoCs. TSV reliability analysis is still challenging for 3D NoC designers because of their unique electrical, thermal, and physical characteristics. After providing an overview of common TSV issues, this article aims to define a reliability criterion for NoC and provide a framework for quantifying this reliability as it relates to TSV issues. TSV issues are modeled as a time-invariant failure probability. Also, a reliability criterion for TSV-based NoC is defined. The relationship between NoC reliability and TSV failure is quantified. For the first time, the reliability criterion is reduced to a tractable closed-form expression that requires a single Monte Carlo simulation. Importantly, the Monte Carlo simulation depends only on network geometry. To demonstrate our proposed method, the reliability criterion of a simple 8\u00d78\u00d78 NoC supported by an 8\u00d78\u00d77 network of TSVs is calculated.", "authors": [{"name": "misagh khayambashi", "link": "http://dl.acm.org/author_page.cfm?id=99658710695"}, {"name": "pooria m yaghini", "link": "http://dl.acm.org/author_page.cfm?id=81442620129"}, {"name": "ashkan eghbal", "link": "http://dl.acm.org/author_page.cfm?id=81442616306"}, {"name": "nader bagherzadeh", "link": "http://dl.acm.org/author_page.cfm?id=81548037472"}], "title": "Analytical Reliability Analysis of 3D NoC under TSV Failure", "citations": [], "Metrics": {"Downloads (12 months)": "195\n", "Downloads (6 weeks) ": "17\n", "Downloads (cumulative)": "195\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california irvine ca", "city": "california", "Name": "misagh khayambashi"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california irvine ca", "city": "california", "Name": "pooria m yaghini"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california irvine ca", "city": "california", "Name": "ashkan eghbal"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california irvine ca", "city": "california", "Name": "nader bagherzadeh"}]}, "Article No.: 34": {"references": ["Guillaume Agnus, Weisheng Zhao, and Vincent Derycke, et al. 2010. 2-Terminal carbon nanotube programmable devices for adaptive architectures. Adv. Mater. 22, 6, 702--706.\n", "Olivier Bichler, Weisheng Zhao, and Fabien Alibart, et al. 2010. Functional model of a nanoparticle organic memory transistor for use as a spiking synapse. IEEE Trans. Electron. Dev. 57, 11, 3115--3122.\n", "O. Bichler , W. Zhao , F. Alibart , S. Pleutin , S. Lenfant , D. Vuillaume , C. Gamrat, Pavlov's dog associative learning demonstrated on synaptic-like organic transistors, Neural Computation, v.25 n.2, p.549-566, February 2013[doi>10.1162/NECO_a_00377]\n", "Julien Borghetti, Zhiyong Li, and Joseph Straznicky, et al. 2009. A hybrid nanomemristor/transistor logic circuit capable of self-programming. Proc. Nat. Acad. Sci. USA, 106, 6, 1699--1703.\n", "Julien Borghetti, Gregory S. Snider, and Philip J. Kuekes, et al. 2010. Memristive switches enable stateful logic operations via material implication. Nature. 464, 873--876.\n", "Djaafar Chabi and Jacques-Olivier Klein. 2010. Height fault tolerance in neural crossbar. In Proceedings of the 5th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 23--25.\n", "Djaafar Chabi , Weisheng Zhao , Damien Querlioz , Jacques-Olivier Klein, Robust neural logic block (NLB) based on memristor crossbar array, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.137-143, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941495]\n", "Djaafar Chabi , Damien Querlioz , Weisheng Zhao , Jacques-Olivier Klein, Robust learning approach for neuro-inspired nanoscale crossbar architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.1, p.1-20, January 2014[doi>10.1145/2539123]\n", "David Choi , Kyu Choi , John D. Villasenor, New non-volatile memory structures for FPGA architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.7, p.874-881, July 2008[doi>10.1109/TVLSI.2008.2000461]\n", "Hyejung Choi, Heesoo Jung, and Joonmyoung Lee, et al. 2009. An electrically modifiable synapse array of resistive switching memory. Nanotechnology. 20, 34, 345201.\n", "Yoon-Hwa Choi, Myeong-Hyeon Lee, and Young Kwan Kim. 2004. A two-level redundancy scheme for enhancing scalability of molecular-based crossbar memories. In Proceedings of 4th IEEE Conference on Nanotechnology, 505--508.\n", "Stephen Y. Chou, Peter R. Krauss, and Preston J. Renstrom. 1995. Imprint of sub-25 nm vias and trenches in polymers. Appl. Phys. Lett. 67, 21, 3114.\n", "Leon O. Chua and Sung Mo Kang. 1976. Memristive devices and systems. Proc. IEEE 64, 209--223.\n", "A. DeHon , K. K. Likharev, Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.375-382, November 06-10, 2005, San Jose, CA\n", "Dimitrios Simos , Ioannis Papaefstathiou , Manolis G. H Katevenis, Building an FoC Using Large, Buffered Crossbar Cores, IEEE Design & Test, v.25 n.6, p.538-548, November 2008[doi>10.1109/MDT.2008.159]\n", "Karim Gacem, Jean-Marie Retrouvey, Djaafar Chabi, et al. 2013. Neuromorphic function learning with carbon nanotube based synapses. Nanotechnology 24, 384013.\n", "Pierre-Emmanuel Gaillardon , Davide Sacchetto , Giovanni Betti Beneventi , M. Haykel Ben Jamaa , Luca Perniola , Fabien Clermidy , Ian O\u2019Connor , Giovanni De Micheli, Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs, IEEE Transactions on Nanotechnology, v.12 n.1, p.40-50, January 2013[doi>10.1109/TNANO.2012.2226747]\n", "Chakku Gopalan, Yi Ma, and T. Gallo, et al. 2011. Demonstration of conductive bridging random access memory (CBRAM) in logic CMOS process. Solid-State Electron. 58, 1, 54--61.\n", "Tsuyoshi Hasegawa, Takeo Ohno1, and Kazuya Terabe1, et al. 2010. Learning abilities achieved by a single solid state atomic switch. Adv. Mater. 22, 16, 1831--1834.\n", "Michel He, J.-O. Klein and Eric Belhaire. 2008. Design and electrical simulation of on-chip neural learning based on nanocomponents. Electron. Lett. 44, 9, 575--576.\n", "Yu Huang, Xiangfeng Duan, and Yi Cui, et al. 2001. Logic gates and computation from assembled nanowire building blocks. Science. 294, 5545, 1313--1317.\n", "Sung Hyun Jo, Kuk-Hwan Kim, and Wei Lu. 2009. Programmable resistance switching in nanoscale two-terminal devices. Nano Lett. 9, 1, 496--500.\n", "Sung Hyun Jo, Ting Chang, and Idongesit Ebong, et al. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 4, 1297--1301.\n", "Philip J. Kuekes, Warren Robinett, Gadiel Seroussi, and R. Stanley Williams. 2005. Defect-tolerant interconnect to nanoelectronic circuits: Internally redundant demultiplexers based on error-correcting codes. Nanotechnology 16, 869--882.\n", "Qianxi Lai, Lei Zhang, Zhiyong Li, et al. 2010. Ionic&sol;electronic hybrid materials integrated in a synaptic transistor with signal processing and learning functions. Adv. Mater. 22, 22, 2448--2453.\n", "Jung Hoon Lee , Konstantin K. Likharev, Defect-tolerant nanoelectronic pattern classifiers: Research Articles, International Journal of Circuit Theory and Applications, v.35 n.3, p.239-264, May 2007[doi>10.1002/cta.v35:3]\n", "Yubao Li, Alexander Sinitskii, and James M. Tour. 2008. Electronic two-terminal bistable graphitic memories. Nat Mater. 7, 12, 966--971.\n", "Jiale Liang and H.-SP Wong. 2010. Cross-point memory array without cell selectors\u2014device characteristics and data storage pattern dependencies. IEEE Trans. Electron Devices 57, 2531--2538.\n", "Si-Yu Liao, Montassar Najari, Cristell Maneux, et al. 2011. Design of neuro-inspired learning circuit using OG-CNTFET modelling and technology, IEEE Trans. Circ. Syst. Regul. Pap. 58, 2172--2181.\n", "Eike Linn, Roland Rosezin, Carsten K\u00fcgeler, et al. 2010. Complementary resistive switches for passive nanocrossbar memories. Nat. Mater. 9, 5, 403--406.\n", "Bo Liu , Zhitang Song , Songlin Feng , Bomy Chen, Characteristics of chalcogenide nonvolatile memory nano-cell-element based on Sb2Te3 material, Microelectronic Engineering, v.82 n.2, p.168-174, October, 2005[doi>10.1016/j.mee.2005.07.007]\n", "Wei Lu and Charles M. Lieber. 2007. Nanoelectronics from the bottom up. Nat Mater. 6, 11, 841--850.\n", "Konstantin Nikolic, Akram Sadek, and Michael Forshaw. 2002. Fault-tolerance technique for nanocomputer. Nanotechnol. 13, 280--346.\n", "Seonyeong Park , Youngjae Kim , Bhuvan Urgaonkar , Joonwon Lee , Euiseong Seo, A comprehensive study of energy efficiency and performance of flash-based SSD, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.4, p.354-365, April, 2011[doi>10.1016/j.sysarc.2011.01.005]\n", "Yuriy V. Pershin , Massimiliano Di Ventra, Experimental demonstration of associative memory with memristive neural networks, Neural Networks, v.23 n.7, p.881-886, September, 2010[doi>10.1016/j.neunet.2010.05.001]\n", "Pujol Hubert, Jacques-Olivier Klein, Eric Belhaire, and Patrick Garda. 1994. RA: An analog neurocomputer for the synchronous Boltzmann machine. In Proceedings of the 4th International Conference on Microelectronics for Neural Networks and Fuzzy Systems. 449--455.\n", "Damien Querlioz, Olivier Bichler, and Christian Gamrat. 2011a. A memristor-based spiking neural network immune to device variations. In Proceedings of the International Joint Conference on Neural Networks (IJCNN), 1775--1781.\n", "Damien Querlioz , Philippe Dollfus , Olivier Bichler , Christian Gamrat, Learning with memristive devices: How should we model their behavior?, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.150-156, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941497]\n", "Jos\u00e9 Antonio P\u00e9rez-Carrasco, C. Zamarre\u00f1o-Ramos, T. Serrano-Gotarredina, and B. Linares-Barranco. 2010. On neuromorphic spiking architectures for asynchronous STDP memristive systems. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 1659--1662.\n", "Kyungah Seo, Insung Kim, and Seungjae Jung, et al. 2011. Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device. Nanotechnology 22, 25, 254023.\n", "Gregory S. Snider. 2007. Self-organized computation with unreliable, memristive nanodevices. Nanotechnology 18, 36, 365202.\n", "Greg S. Snider, Spike-timing-dependent learning in memristive nanodevices, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.85-92, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585796]\n", "Gregory S. Snider. 2011. Instar and outstar learning with memristive nanodevices. Nanotechnology 22, 1, 015201.\n", "Dmitri B. Strukov and Konstantin K. Likharev. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices RID B-2689-2009. Nanotechnology 16, 6, 888--900.\n", "Dmitri B. Strukov, Gregory S. Snider, Duncan R. Stewart, and R. Stanley Williams. 2008. The missing memristor found. Nature. 453, 80--83.\n", "Dmitri B. Strukov and R. Stanley Williams. 2009. Four-dimensional address topology for circuits with stacked multilayer crossbar arrays. Proc. Nat. Acad. Sci. USA 106, 48, 20155--20158.\n", "D. Tank and John J. Hopfield. 1986. Simple 'neural' optimization networks: An A&sol;D converter, signal decision circuit, and a linear programming circuit. IEEE Trans. Circuits Systems. 33, 5, 533.\n", "James M. Tour, Long Cheng, and David P. Nackashi, et al. 2003. NanoCell electronic memories. J. Amer. Chem. Soc. 125, 43, 13279--13283.\n", "Massimiliano Versace , Ben Chandler, The brain of a new machine, IEEE Spectrum, v.47 n.12, p.30-37, December 2010[doi>10.1109/MSPEC.2010.5644776]\n", "Pascal O. Vontobel, Warren Robinett, Philip J. Kuekes, and Duncan R. Stewart, et al. 2009. Writing to and reading from a nano-scale crossbar memory based on memristors. Nanotechnology 20, 42, 425204.\n", "Frank Zhigang Wang, Helian Na, and Sining Wu, et al. 2010. Delayed switching in memristors and memristive systems. IEEE Electron. Devi. Lett. 31, 755--757.\n", "Zhaohao Wang, Weisheng Zhao, and Wang Kang, et al. 2014. Ferroelectric tunnel memristor-based neuromorphic network with 1T1R crossbar architecture. In Proceedings of the International Joint Conference on Neural Networks (IJCNN), 29--34.\n", "Rainer Waser, Resistive non-volatile memory devices (Invited Paper), Microelectronic Engineering, v.86 n.7-9, p.1925-1928, July, 2009[doi>10.1016/j.mee.2009.03.132]\n", "Bernard Widrow and Marcian E. Hoff. 1960. Adaptive switching circuits. IRE WESCON Convention Record, 96--104.\n", "Qiangfei Xia, Warren Robinett, and Michael W. Cumbie, et al. 2009. Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9, 3640--5.\n", "J. Joshua Yang, Julien Borghetti, David Murphy, Duncan R. Stewart, and R. Stanley Williams. 2009. A family of electronically reconfiguiable nanodevices. Adv. Mater. 21, 3754--3758.\n", "Shimeng Yu, Yi Wu, and H.-S. Philip Wong. 2011. Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. Appl. Phys. Lett. 98, 10, p. 103514.\n", "Weisheng Zhao, Guillaume Agnus, and Vincent Derycke, et al. 2010. Nanotube devices based crossbar architecture: Toward neuromorphic computing, Nanotechnology 21, 175202.\n", "Weisheng Zhao , Sumanta Chaudhuri , Celso Accoto , Jacques-Olivier Klein , Claude Chappert , Pascale Mazoyer, Cross-Point Architecture for Spin-Transfer Torque Magnetic Random Access Memory, IEEE Transactions on Nanotechnology, v.11 n.5, p.907-917, September 2012[doi>10.1109/TNANO.2012.2206051]\n"], "doi": "doi>10.1145/2629503", "ref_links": {}, "abstract": "Scaling down beyond CMOS transistors requires the combination of new computing paradigms and novel devices. In this context, neuromorphic architecture is developed to achieve robust and ultra-low power computing systems. Memristive nanodevices are often associated with this architecture to implement efficiently synapses for ultra-high density. In this article, we investigate the design of a neuro-inspired logic block (NLB) dedicated to on-chip function learning and propose learning strategy. It is composed of an array of memristive nanodevices as synapses associated to neuronal circuits. Supervised learning methods are proposed for different type of memristive nanodevices and simulations are performed to demonstrate the ability to learn logic functions with memristive nanodevices. Benefiting from a compact implementation of neuron circuits and the optimization of learning process, this architecture requires small number of nanodevices and moderate power consumption.", "authors": [{"name": "djaafar chabi", "link": "http://dl.acm.org/author_page.cfm?id=81490693593"}, {"name": "weisheng zhao", "link": "http://dl.acm.org/author_page.cfm?id=81435606824"}, {"name": "damien querlioz", "link": "http://dl.acm.org/author_page.cfm?id=81474695624"}, {"name": "jacques-olivier klein", "link": "http://dl.acm.org/author_page.cfm?id=81344493148"}], "title": "On-Chip Universal Supervised Learning Methods for Neuro-Inspired Block of Memristive Nanodevices", "citations": [], "Metrics": {"Downloads (12 months)": "224\n", "Downloads (6 weeks) ": "13\n", "Downloads (cumulative)": "224\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "france", "university": null, "affiliation_string": "ief univ paris-sud cnrs orsay france", "city": null, "Name": "djaafar chabi"}, {"country": "france", "university": null, "affiliation_string": "ief univ paris-sud cnrs orsay france", "city": null, "Name": "weisheng zhao"}, {"country": "france", "university": null, "affiliation_string": "ief univ paris-sud cnrs orsay france", "city": null, "Name": "damien querlioz"}, {"country": "france", "university": null, "affiliation_string": "ief univ paris-sud cnrs orsay france", "city": null, "Name": "jacques-olivier klein"}]}, "Article No.: 38": {"references": ["J. V. Arthur, P. A. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, S. Chandra, S. K. Esser, N. Imam, W. Risk, D. B. D. Rubin, R. Manohar, and D. S. Modha. 2012. Building block of a programmable neuromorphic substrate: A digital neurosynaptic core. In Proceedings of the International Joint Conference on the Neural Networks (IJCNN). 1--8.\n", "S. Brink, S. Nease, P. Hasler, S. Ramakrishnan, R. Wunderlich, A. Basu, and B. Degnan. 2013. A learning-enabled neuron array IC based upon transistor channel models of biological phenomena. IEEE Trans. Biomed. Circuits Syst. 7, 1, 71--81.\n", "L. O. Chua. 1971. Memristor - The missing circuit element. IEEE Trans. Circuit Theory 18, 5, 507--519.\n", "J. Cosp, J. Madrenas, and D. Fernandez. 2006. Design and basic blocks of a neuromorphic VLSI analogue vision system. Neurocomputing 69, 16--18, 1962--1970.\n", "I. E. Ebong and P. Mazumder. 2012. CMOS and memristor-based neural network design for position detection. Proc. IEEE 100, 6, 2050--2060.\n", "S. K. Esser, A. Ndirango, and D. S. Modha. 2010. Binding sparse spatiotemporal patterns in spiking computation. In Proceedings of the International Joint Conference on Neural Networks (IJCNN). 1--9.\n", "Y. Ho, G. M. Huang, and P. Li. 2011. Dynamical properties and design analysis for nonvolatile memristor memories. IEEE. Trans. Circuits Syst. I, (Reg. Papers), 58, 4, 724--736.\n", "Miao Hu , Hai Li , Qing Wu , Garrett S. Rose, Hardware realization of BSB recall function using memristor crossbar arrays, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228448]\n", "Nabil Imam , Filipp Akopyan , John Arthur , Paul Merolla , Rajit Manohar , Dharmendra S. Modha, A Digital Neurosynaptic Core Using Event-Driven QDI Circuits, Proceedings of the 2012 18th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), p.25-32, May 07-09, 2012[doi>10.1109/ASYNC.2012.12]\n", "G. Indiveri , E. Chicca , R. Douglas, A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity, IEEE Transactions on Neural Networks, v.17 n.1, p.211-221, January 2006[doi>10.1109/TNN.2005.860850]\n", "G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Haliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen. 2011. Neuromorphic silicon neuron circuits. Front. Neurosci. 5, 73.\n", "S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Letters 10, 4, 1297--1301.\n", "Jaewook Kim , Tae-Kwang Jang , Young-Gyu Yoon , SeongHwan Cho, Analysis and design of voltage-controlled oscillator based analog-to-digital converter, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.1, p.18-30, January 2010[doi>10.1109/TCSI.2009.2018928]\n", "K.-H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu. 2012. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Letters 12, 1, 389--395.\n", "Y. Kim, Y. Zhang, and P. Li. 2012. A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning. In Proceedings of the IEEE International SOC Conference (SOCC). 328--333.\n", "H. Manem , J. Rajendran , G. S. Rose, Design Considerations for Multilevel CMOS/Nano Memristive Memory, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.1, p.1-22, February 2012[doi>10.1145/2093145.2093151]\n", "T. M. Massoud and T. K. Horiuchi. 2011. A neuromorphic VLSI head direction cell system. IEEE. Trans. Circuits Syst. I (Reg. Papers) 58, 1, 150--163.\n", "C. E. Merkel, N. Nagpal, S. Mandalapu, and D. Kudithipudi. 2011. Reconfigurable N-level memristor memory design. In Proceedings of the International Joint Conference on Neural Networks (IJCNN). 3042--3048.\n", "P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, and D.S. Modha. 2011. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 1--4.\n", "S. Mitra, S. Fusi, and G. Indiveri. 2009. Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI. IEEE Trans. Biomed. Circuits Syst. 3, 1, 32--42.\n", "Dimin Niu , Yiran Chen , Cong Xu , Yuan Xie, Impact of process variations on emerging memristor, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837495]\n", "Yuriy V. Pershin , Massimiliano Di Ventra, Experimental demonstration of associative memory with memristive neural networks, Neural Networks, v.23 n.7, p.881-886, September, 2010[doi>10.1016/j.neunet.2010.05.001]\n", "Damien Querlioz , Olivier Bichler , Philippe Dollfus , Christian Gamrat, Immunity to Device Variations in a Spiking Neural Network With Memristive Nanodevices, IEEE Transactions on Nanotechnology, v.12 n.3, p.288-295, May 2013[doi>10.1109/TNANO.2013.2250995]\n", "J.-S. Seo, B. Brezzo, Y. Liu, B. D. Parker, S. K. Esser, R. K. Montoye, B. Rajendran, J. A. Tierno, L. Chang, D. S. Modha, and D. J. Friedman. 2011. A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 1--4.\n", "Rafael Serrano-Gotarredona , Matthias Oster , Patrick Lichtsteiner , Alejandro Linares-Barranco , Rafael Paz-Vicente , Francisco G\u00f3mez-Rodr\u00edguez , Luis Camu\u00f1as-Mesa , Raphael Berner , Manuel Rivas-P\u00e9rez , Tobi Delbr\u00fcck , Shih-Chii Liu , Rodney Douglas , Philipp H\u00e4fliger , Gabriel Jim\u00e9nez-Moreno , Anton Civit Ballcels , Teresa Serrano-Gotarredona , Antonio J. Acosta-Jim\u00e9nez , Bernab\u00e9 Linares-Barranco, CAVIAR: a 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking, IEEE Transactions on Neural Networks, v.20 n.9, p.1417-1438, September 2009[doi>10.1109/TNN.2009.2023653]\n", "T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri, and B. Linares-Barranco. 2013. STDP and STDP variations with memristors for spiking neuromorphic learning systems. Front. Neurosci. 7, 2 (2013).\n", "Greg S. Snider, Spike-timing-dependent learning in memristive nanodevices, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.85-92, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585796]\n", "D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams. 2008. The missing memristor found. Nature 453, 80--83.\n", "A. Syed, E. Ahmed, D. Maksimovic, and E. Alarcon. 2004. Digital pulse width modulator architectures. In Proceedings of the IEEE Power Electronic Specialists Conference (PSEC), Vol. 6. 4689--4695.\n", "A. van Schaik. 2001. Building blocks for electronic spiking neural networks. Neural Netw. 14, 6--7, 617--628.\n", "Jayawan H. B. Wijekoon , Piotr Dudek, 2008 Special Issue: Compact silicon neuron circuit with spiking and bursting behaviour, Neural Networks, v.21 n.2-3, p.524-534, March, 2008[doi>10.1016/j.neunet.2007.12.037]\n", "C. Xu, X. Dong, N. P. Jouppi, and Y. Xie. 2011. Design implications of memristor-based RRAM cross-point structures. In Proceedings of the Symposium on Design, Automation and Test in Europe (DATE), 2011. 1--6.\n", "J. Joshua Yang , R. Stanley Williams, Memristive devices in computing system: Promises and challenges, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.2, p.1-20, May 2013[doi>10.1145/2463585.2463587]\n", "Y.-G. Yoon, J. Kim, T.-K. Jang, and S. Cho. 2008. A time-based bandpass ADC using time-interleaved voltage-controlled oscillators. IEEE. Trans. Circuits Syst. I, (Reg. Papers) 55, 11, 3571--3581.\n"], "doi": "doi>10.1145/2700234", "ref_links": {}, "abstract": "This article presents a brain-inspired reconfigurable digital neuromorphic processor (DNP) architecture for large-scale spiking neural networks. The proposed architecture integrates an arbitrary number ofNdigital leaky integrate-and-fire (LIF) silicon neurons to mimic their biological counterparts and on-chip learning circuits to realize spike-timing-dependent plasticity (STDP) learning rules. We leverage memristor nanodevices to build anN\u00d7Ncrossbar array to store not only multibit synaptic weight values but also network configuration data with significantly reduced area overhead. Additionally, the crossbar array is designed to be accessible both column- and row-wise to expedite the synaptic weight update process for learning. The proposed digital pulse width modulator (PWM) produces binary pulses with various durations for reading and writing the multilevel memristive crossbar. The proposed column based analog-to-digital conversion (ADC) scheme efficiently accumulates the presynaptic weights of each neuron and reduces silicon area overhead by using a shared arithmetic unit to process the LIF operations of allNneurons. With 256 silicon neurons, learning circuits and 64K synapses, the power dissipation and area of our DNP are 6.45 mW and 1.86 mm2, respectively, when implemented in a 90-nm CMOS technology. The functionality of the proposed DNP architecture is demonstrated by realizing an unsupervised-learning based character recognition system.", "authors": [{"name": "yongtae kim", "link": "http://dl.acm.org/author_page.cfm?id=81488659190"}, {"name": "yong zhang", "link": "http://dl.acm.org/author_page.cfm?id=81458652176"}, {"name": "peng li", "link": "http://dl.acm.org/author_page.cfm?id=81100475426"}], "title": "A Reconfigurable Digital Neuromorphic Processor with Memristive Synaptic Crossbar for Cognitive Computing", "citations": [], "Metrics": {"Downloads (12 months)": "483\n", "Downloads (6 weeks) ": "24\n", "Downloads (cumulative)": "483\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "texas am university", "city": null, "Name": "yongtae kim"}, {"country": null, "university": null, "affiliation_string": "texas am university", "city": null, "Name": "yong zhang"}, {"country": null, "university": null, "affiliation_string": "texas am university tx", "city": null, "Name": "peng li"}]}, "Article No.: 39": {"references": [], "doi": "doi>10.1145/2717312", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "masoud daneshtalab", "link": "http://dl.acm.org/author_page.cfm?id=81322491952"}, {"name": "farhad mehdipour", "link": "http://dl.acm.org/author_page.cfm?id=81331499277"}, {"name": "zhiyi yu", "link": "http://dl.acm.org/author_page.cfm?id=99658711961"}, {"name": "hannu tenhunen", "link": "http://dl.acm.org/author_page.cfm?id=81409594208"}], "title": "Special Issue on Emerging Many-Core Systems for Exascale Computing", "citations": [], "Metrics": {"Downloads (12 months)": "88\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "88\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "finland", "university": "university of turku", "affiliation_string": "university of turku finland and kth royal institute of technology sweden", "city": "turku", "Name": "masoud daneshtalab"}, {"country": "japan", "university": "kyushu university", "affiliation_string": "kyushu university japan", "city": "fukuoka", "Name": "farhad mehdipour"}, {"country": "china", "university": "fudan university", "affiliation_string": "fudan university china", "city": "shanghai", "Name": "zhiyi yu"}, {"country": "sweden", "university": null, "affiliation_string": "kth royal institute of technology sweden", "city": null, "Name": "hannu tenhunen"}]}}, "date": {"month": "April", "year": "2015"}}, "Issue1": {"articles": {"Article No.: 7": {"references": ["A. J. Abhari, A. Faruque, M. J. Dousti, et al. 2012. Scaffold: Quantum programming language. ftp://ftp.cs.princeton.edu/techreports/2012/934.pdf\n", "Andris Ambainis , Robert \u0160palek, Quantum algorithms for matching and network flows, Proceedings of the 23rd Annual conference on Theoretical Aspects of Computer Science, p.172-183, February 23-25, 2006, Marseille, France[doi>10.1007/11672142_13]\n", "Stephane Beauregard, Circuit for Shor's algorithm using 2n+3 qubits, Quantum Information & Computation, v.3 n.2, p.175-185, March 2003\n", "A. M. Childs and R. Kothari. 2011. Quantum query complexity of minor-closed graph properties. InProceedings of the Annual Conference on Theoretical Aspects of Computer Science.661--672.\n", "S. A. Cuccaro, T. G. Draper, S. A. Kutin, and D. P. Moulton. 2008. A new quantum ripple-carry addition circuit. arXiv:quant-ph/0410184v1.\n", "James Donald , Niraj K. Jha, Reversible logic synthesis with Fredkin and Peres gates, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.1, p.1-19, March 2008[doi>10.1145/1330521.1330523]\n", "T. G. Draper. 2000. Addition on a quantum computer. (2000). arXiv:quant-ph/0008033v1.\n", "B. Drury and P. J. Love. 2008. Constructive quantum Shannon decomposition from Cartan involutions. arXiv:0806.4015v1.\n", "Edward Fredkin , Tommaso Toffoli, Conservative logic, Collision-based computing, Springer-Verlag, London, UK, 2001\n", "Daniel Gro\u00dfe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]\n", "Lov K. Grover, A fast quantum mechanical algorithm for database search, Proceedings of the twenty-eighth annual ACM symposium on Theory of computing, p.212-219, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237814.237866]\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "Kazuo Iwama , Harumichi Nishimura , Rudy Raymond , Junichi Teruyama, Quantum counterfeit coin problems, Theoretical Computer Science, 456, p.51-64, October, 2012[doi>10.1016/j.tcs.2012.05.039]\n", "S. Jordan. 2011. Quantum Algorithm Zoo. http://math.nist.gov/quantum/zoo/\n", "Phillip Kaye , Raymond Laflamme , Michele Mosca, An Introduction to Quantum Computing, Oxford University Press, Inc., New York, NY, 2007\n", "C. Lin, A. Chakrabarti, and N. K. Jha. 2013. Optimized quantum gate library for various physical machine descriptions.IEEE Trans. VLSI Syst. 21, 2055--2068.\n", "C. Lin, A. Chakrabarti, and N. K. Jha. 2014. FTQLS: Fault-tolerant quantum logic synthesis.IEEE Trans. VLSI Syst. 22, 1350--1363.\n", "Chia-Chun Lin , Niraj K. Jha, RMDDS: Reed-muller decision diagram synthesis of reversible logic circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.2, p.1-25, February 2014[doi>10.1145/2564923]\n", "Igor L. Markov , Mehdi Saeedi, Constant-optimized quantum circuits for modular multiplication and exponentiation, Quantum Information & Computation, v.12 n.5-6, p.361-394, May 2012\n", "D. Maslov , G. W. Dueck , D. M. Miller, Toffoli network synthesis with templates, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.807-817, November 2006[doi>10.1109/TCAD.2005.847911]\n", "D. Maslov , G. W. Dueck , D. M. Miller, Techniques for the synthesis of reversible Toffoli networks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.42-es, September 2007[doi>10.1145/1278349.1278355]\n", "D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Yu Pang , Shaoquan Wang , Zhilong He , Jinzhao Lin , Sayeeda Sultana , Katarzyna Radecka, Positive Davio-based synthesis algorithm for reversible logic, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.212-218, October 09-12, 2011[doi>10.1109/ICCD.2011.6081399]\n", "A. Peres. 1985. Reversible logic and quantum computers.Phys. Rev. A 32, 6, 3266--3276.\n", "QASM. 2006. qasm-tools. (2006). http://www.media.mit.edu/quanta/quanta-web/projects/qasm-tools/.\n", "R. L. Rivest , A. Shamir , L. Adleman, A method for obtaining digital signatures and public-key cryptosystems, Communications of the ACM, v.21 n.2, p.120-126, Feb. 1978[doi>10.1145/359340.359342]\n", "Mehdi Saeedi , Mona Arabzadeh , Morteza Saheb Zamani , Mehdi Sedighi, Block-based quantum-logic synthesis, Quantum Information & Computation, v.11 n.3, p.262-277, March 2011\n", "Mehdi Saeedi , Morteza Saheb Zamani , Mehdi Sedighi , Zahra Sasanian, Reversible circuit synthesis using a cycle-based approach, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-26, December 2010[doi>10.1145/1877745.1877747]\n", "V. V. Shende , S. S. Bullock , I. L. Markov, Synthesis of quantum-logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1000-1010, June 2006[doi>10.1109/TCAD.2005.855930]\n", "V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "M. Soeken, R. Wille, and R. Drechsler. 2010. Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition. InProceedings of the International Design Test Workshop. 143--148.\n", "V. Vedral, A. Barenco, and A. Ekert. 1996. Quantum networks for elementary arithmetic operations.Phys. Rev. A 54, 1, 147--153.\n", "Robert Wille , Rolf Drechsler, BDD-based synthesis of reversible logic for large functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629984]\n"], "doi": "doi>10.1145/2629430", "ref_links": {"13": "http://math.nist.gov/quantum/zoo/", "25": "http://www.media.mit.edu/quanta/quanta-web/projects/qasm-tools/."}, "abstract": "Quantum algorithms are known for their ability to solve some problems much faster than classical algorithms. They are executed on quantum circuits, which consist of a cascade of quantum gates. However, synthesis of quantum circuits is not straightforward because of the complexity of quantum algorithms.Generally, quantum algorithms contain two parts: classical and quantum. Thus, synthesizing circuits for the two parts separately reduces overall synthesis complexity. In addition, many quantum algorithms use similar subroutines that can be implemented with similar circuit modules. Because of their frequent use, it is important to use automated scripts to generate such modules efficiently. These modules can then be subjected to further synthesis optimizations.This article proposes QLib, a quantum module library, which contains scripts to generate quantum modules of different sizes and specifications for well-known quantum algorithms. Thus, QLib can also serve as a suite of benchmarks for quantum logic and physical synthesis.", "authors": [{"name": "chia-chun lin", "link": "http://dl.acm.org/author_page.cfm?id=87358832357"}, {"name": "amlan chakrabarti", "link": "http://dl.acm.org/author_page.cfm?id=81361598313"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81486644966"}], "title": "QLib: Quantum module library", "citations": [], "Metrics": {"Downloads (12 months)": "45\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "152\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university", "city": null, "Name": "chia-chun lin"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "amlan chakrabarti"}, {"country": null, "university": null, "affiliation_string": "amlan chakrabarti", "city": null, "Name": "niraj k jhaprinceton university"}]}, "Article No.: 2": {"references": ["M. Abdelgawad and A. R. Wheeler. 2009. The digital revolution: A new paradigm for microfluidics.Adv. Mater. 21, 920--925.\n", "Sukanta Bhattacharjee , Ansuman Banerjee , Bhargab B. Bhattacharya, Multiple Dilution Sample Preparation Using Digital Microfluidic Biochips, Proceedings of the 2012 International Symposium on Electronic System Design, p.188-192, December 19-22, 2012[doi>10.1109/ISED.2012.73]\n", "S. Bhattacharjee, A. Banerjee, and B. B. Bhattacharya. 2014. Sample preparation with multiple dilutions on digital microfluidic biochips.IET Comput. Digital Tech. 8, 1, 49--58.\n", "S. Bhattacharjee, A. Banerjee, T.-Y. Ho, K. Chakrabarty, and B. B. Bhattacharya. 2013. Algorithms for producing linear dilution gradient with digital microfluidics.CoRRabs/1307.1251.\n", "K. Chakrabarty and T. Xu. 2010.Digital Microfluidic Biochips: Design and Optimization.\n", "D. Chatterjee, B. Hetayothin, A. R. Wheeler, D. J. King, and R. L. Garrell. 2006. Droplet-based microfluidics with nonaqueous solvents and solutions.Lab-on-a-Chip 6, 199--206.\n", "T.-W. Chiang, C.-H. Liu, and J.-D. Huang. 2013. Graph-based optimal reactant minimization for sample preparation on digital microfluidic biochips. InProceedings of the International Symposium on VLSI Design, Automation, and Test. 1--4.\n", "S. K. Cho, H. M., and C.-J. Kim. 2003. Creating, transporting, cutting, and merging liquid droplets by electrowetting-based actuation for digital microfluidic circuits.J. Microelectromechanical Syst. 12, 1, 70--80.\n", "N. J. Cira, J. Y. Ho, M. E. Dueck, and D. B. Weibel. 2012. A self-loading microfluidic device for determining the minimum inhibitory concentration of antibiotics.Lab-on-a-Chip 12, 6, 1052--1059.\n", "T. A. Dinh, S. Yamashita, and T.-Y. Ho. 2014. A network-flow-based optimal sample preparation algorithm for digital microfluidic biochips. InProceedings of the Asia and South Pacific Design Automation Conference. 225--230.\n", "R. B. Fair. 2007. Digital microfluidics: Is a true lab-on-a-chip possible?Microfluid. Nanofluid. 3, 245--281.\n", "Richard B. Fair , Andrey Khlystov , Tina D. Tailor , Vladislav Ivanov , Randall D. Evans , Vijay Srinivasan , Vamsee K. Pamula , Michael G. Pollack , Peter B. Griffin , Jack Zhou, Chemical and Biological Applications of Digital-Microfluidic Devices, IEEE Design & Test, v.24 n.1, p.10-24, January 2007[doi>10.1109/MDT.2007.8]\n", "Y. Fouillet, D. Jary, C. Chabrol, P. Claustre, and C. Peponnet. 2008. Digital microfluidic design and optimization of classic and new fluidic functions for lab on a chip systems.Microfluid. Nanofluid. 4, 3, 159--165.\n", "Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979\n", "E. J. Griffith , S. Akella , M. K. Goldberg, Performance Characterization of a Reconfigurable Planar-Array Digital Microfluidic System, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.345-357, February 2006[doi>10.1109/TCAD.2005.859515]\n", "K. E. Herold and A. Rasooly. 2009.Lab-on-a-Chip Technology (Vol. 1): Fabrication and Microfluidics. Caister Academic Press.\n", "Y.-L. Hsieh, T.-Y. Ho, and K. Chakrabarty. 2012. A reagent-saving mixing algorithm for preparing multiple-target biochemical samples using digital microfluidics.IEEE Trans. CAD 31, 11, 1656--1669.\n", "Y.-L. Hsieh, T.-Y. Ho, and K. Chakrabarty. 2014. Biochip synthesis and dynamic error recovery for sample preparation using digital microfluidics.IEEE Trans. CAD 33, 2, 183--196.\n", "Juinn-Dar Huang , Chia-Hung Liu , Ting-Wei Chiang, Reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429464]\n", "J.-D. Huang, C.-H. Liu, and H.-S. Lin. 2013. Reactant and waste minimization in multitarget sample preparation on digital microfluidic biochips.IEEE Trans. CAD 32, 10, 1484--1494.\n", "Tsung-Wei Huang , Tsung-Yi Ho, A Two-Stage Integer Linear Programming-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.2, p.215-228, February 2011[doi>10.1109/TCAD.2010.2097190]\n", "Tsung-Wei Huang , Chun-Hsien Lin , Tsung-Yi Ho, A contamination aware droplet routing algorithm for the synthesis of digital microfluidic biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.11, p.1682-1695, November 2010[doi>10.1109/TCAD.2010.2062770]\n", "M. J. Jebrail and A. R. Wheeler. 2009. Digital microfluidic method for protein extraction by precipitation.Anal. Chim. Acta 81, 1, 330--335.\n", "Jon Kleinberg , Eva Tardos, Algorithm Design, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2005\n", "S. Kumar, S. Roy, P. P. Chakrabarti, B. B. Bhattacharya, and K. Chakrabarty. 2013. Efficient mixture preparation on digital microfluidic biochips. InProceedings of the IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems. 205--210.\n", "K. Lee, C. Kim, B. Ahn, R. Panchapakesan, A. R. Full, L. Nordee, J. Y. Kang, and K. W. Oh. 2009. Generalized serial dilution module for monotonic and arbitrary microfluidic gradient generators.Lab-on-a-Chip 9, 709--717.\n", "C. C.-Y. Lin , Yao-Wen Chang, Cross-Contamination Aware Design Methodology for Pin-Constrained Digital Microfluidic Biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.6, p.817-828, June 2011[doi>10.1109/TCAD.2011.2108010]\n", "Chia-Hung Liu , Hao-Han Chang , Tung-Che Liang , Juinn-Dar Huang, Sample preparation for many-reactant bioassay on DMFBs using common dilution operation sharing, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California\n", "V. N. Luk and A. R. Wheeler. 2009. A Digital Microfluidic Approach to Proteomic Sample Processing.Analytica Chimica Acta 81, 11, 4524--4530.\n", "Y. Luo, K. Chakrabarty, and T.-Y. Ho. 2013. Error recovery in cyberphysical digital microfluidic biochips.IEEE Trans. CAD 32, 1, 59--72.\n", "Yan Luo , Krishnendu Chakrabarty , Tsung-Yi Ho, Dictionary-based error recovery in cyberphysical digital-microfluidic biochips, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429463]\n", "E. Maftei, P. Pop, and J. Madsen. 2012. Routing-based synthesis of digital microfluidic biochips.Des. Automation Embed. Syst. 16, 1, 19--44.\n", "E.M. Miller and A. R.Wheeler. 2009. Digital bioanalysis.Anal. Bioanal. Chem. 393, 2, 419--426.\n", "Debasis Mitra , Sudip Roy , Krishnendu Chakrabarty , Bhargab B. Bhattacharya, On-Chip Sample Preparation with Multiple Dilutions Using Digital Microfluidics, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.314-319, August 19-21, 2012[doi>10.1109/ISVLSI.2012.52]\n", "H. Ren, V. Srinivasan, and R. B. Fair. 2003. Design and testing of an interpolating mixing architecture for electrowetting-based droplet-on-chip chemical dilution. InProceedings of the International Conference on Solid-State Sensors, Actuators and Microsystems. 619--622.\n", "Sudip Roy , Bhargab B. Bhattacharya , Partha P. Chakrabarti , Krishnendu Chakrabarty, Layout-Aware Solution Preparation for Biochemical Analysis on a Digital Microfluidic Biochip, Proceedings of the 2011 24th International Conference on VLSI Design, p.171-176, January 02-07, 2011[doi>10.1109/VLSID.2011.55]\n", "Sudip Roy , Bhargab B. Bhattacharya , Krishnendu Chakrabarty, Optimization of dilution and mixing of biochemical samples using digital microfluidic biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.11, p.1696-1708, November 2010[doi>10.1109/TCAD.2010.2061790]\n", "S. Roy, B. B. Bhattacharya, and K. Chakrabarty. 2011a. Waste-aware dilution and mixing of biochemical samples with digital microfluidic biochips. InProceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1059--1064.\n", "S. Roy, B. B. Bhattacharya, S. Ghoshal, and K. Chakrabarty. 2013a. High-throughput dilution engine for sample preparation on digital microfluidic biochips.IET Comput. Digital Tech.\n", "S. Roy, B. B. Bhattacharya, S. Ghoshal, and K. Chakrabarty. 2013b. On-chip dilution from multiple concentrations of a sample fluid using digital microfluidics. InProceedings of the International Symposium on VLSI Design and Test. 1--9.\n", "S. Roy, P. P. Chakrabarti, S. Kumar, B. B. Bhattacharya, and K. Chakrabarty. 2013c. Routing-aware resource allocation for mixture preparation in digital microfluidic biochips. InProceedings of the International Symposium on VLSI. 1--6.\n", "R. Sista, Z. Hua, P. Thwar, A. Sudarsan, V. Srinivasan, A. E. Eckhardt, M. G. Pollack, and V. K. Pamula. 2008. Development of a digital microfluidic platform for point of care testing.Lab-on-a-Chip 8, 12, 2091--2104.\n", "S. Sugiura, K. Hattori, and T. Kanamori. 2010. Microfluidic serial dilution cell-based assay for analyzing drug dose response over a wide concentration range.Anal. Chem. 82, 19, 8278--8282.\n", "J. Talsma. 2013. Drug Shortages Still at Crisis Levels. http://drugtopics.modernmedicine.com/drug-topics/news/drug-shortages-still-crisis-levels?page=full.\n", "H. Y. Tan, W. K. Loke, Y. T. Tan, and N.-T. Nguyen. 2008. A lab-on-a-chip for detection of nerve agent sarin in blood.Lab-on-a-Chip 8, 6, 885--891.\n", "William Thies , John Paul Urbanski , Todd Thorsen , Saman Amarasinghe, Abstraction layers for scalable microfluidic biocomputing, Natural Computing: an international journal, v.7 n.2, p.255-275, June      2008[doi>10.1007/s11047-006-9032-6]\n", "C. L. Ventola. 2011. The drug shortage crisis in the United States: Causes, impact, and management strategies.Pharm. Therapeutics 36, 11, 740--742, 749--757.\n", "H. A. Yusuf, S. J. Baldock, P. R. Fielden, N. J. Goddard, S. Mohr, and B. J. T. Brown. 2009. Systematic linearisation of a microfluidic gradient network with unequal solution inlet viscosities demonstrated using glycerol.Microfluid. Nanofluid. 8, 5, 587--598.\n"], "doi": "doi>10.1145/2629578", "ref_links": {"43": "http://drugtopics.modernmedicine.com/drug-topics/news/drug-shortages-still-crisis-levels?page=full."}, "abstract": "Digital microfluidic (DMF) biochips are recently being advocated for fast on-chip implementation of biochemical laboratory assays or protocols, and several algorithms for diluting and mixing of reagents have been reported. However, all methods for such automatic sample preparation suffer from a drawback that they assume the availability of input fluids in pure form, that is, each with an extreme concentration factor (CF) of 100&percnt;. In many real-life scenarios, the stock solutions consist of samples/reagents with multipleCFs. No algorithm is yet known for preparing a target mixture of fluids with a given ratio when its constituents are supplied with random concentrations. An intriguing question is whether or not a given target ratio is feasible to produce from such a general input condition. In this article, we first study the feasibility properties for the generalized mixing problem under the (1:1) mix-split model with an allowable error in the targetCFs not exceeding 1 2d, where the integerdis user specified and denotes the desired accuracy level ofCF. Next, an algorithm is proposed which produces the desired target ratio ofNreagents in ONd mix-split steps, whereN(\u2009\u2265\u20093) denotes the number of constituent fluids in the mixture. The feasibility analysis also leads to the characterization of the total space of input stock solutions from which a given target mixture can be derived, and conversely, the space of all target ratios, which are derivable from a given set of input reagents with arbitraryCFs. Finally, we present a generalized algorithm for diluting a sampleSin minimum (1:1) mix-split steps when two or more arbitrary concentrations ofS(diluted with the same buffer) are supplied as inputs. These results settle several open questions in droplet-based algorithmic microfluidics and offer efficient solutions for a wider class of on-chip sample preparation problems.", "authors": [{"name": "sudip roy", "link": "http://dl.acm.org/author_page.cfm?id=81350595097"}, {"name": "bhargab b bhattacharya", "link": "http://dl.acm.org/author_page.cfm?id=81100376831"}, {"name": "sarmishtha ghoshal", "link": "http://dl.acm.org/author_page.cfm?id=81392615486"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "Theory and analysis of generalized mixing and dilution of biochemical fluids using digital microfluidic biochips", "citations": [{"Name": "Sudip Roy ", "Country": null, "Affiliation": null}, {"Name": "Partha P. Chakrabarti ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya ", "Country": null, "Affiliation": null}, {"Name": "Sudip Roy ", "Country": null, "Affiliation": null}, {"Name": "Partha P. Chakrabarti ", "Country": null, "Affiliation": null}, {"Name": "Srijan Kumar ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "62\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "145\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": "india", "university": null, "affiliation_string": "indian institute of technology", "city": null, "Name": "sudip roy"}, {"country": "india", "university": "indian statistical institute", "affiliation_string": "indian statistical institute", "city": "calcutta", "Name": "bhargab b bhattacharya"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "sarmishtha ghoshal"}, {"country": null, "university": null, "affiliation_string": null, "Name": "krishnendu chakrabarty"}]}, "Article No.: 1": {"references": ["Cantatore, E., Geuns, T. C. T., Gelinck, G. H., van Veenendaal, E., Gruijthuijsen, A. F. A., Schrijnemakers, L., Drews, S., and de Leeuw, D. M. 2007. A 13.56-MHz RFID system based on organic transponders.IEEE J. Solid-State Circuits 42, 1, 84--92.\n", "Cheon, J. H., Bae, J. H., and Jann, J. 2008. Mechanical stability of poly-Si TFT on metal foil. InSolid-State Electronics, Elsevier, 473--477.\n", "Da Costa, V. M. and Martin, R. A. 1994. Amorphous silicon shift register for addressing output drivers.IEEE J. Solid-State Circuits 29, 5, 596--600.\n", "Gleskova, H., Wagner, S., Soboyejo, W., and Suo, Z. 2002. Electrical response of amorphous silicon thin-film transistors under mechanical strain.J. Appl. Phys. 92, 6224--6229.\n", "Hotspot. 2011. http://lava.cs.virginia.edu/HotSpot.\n", "Hsu, C. H. 2009. A static timing analyzer for flexible tft circuits. M.S. thesis, National Taiwan University.\n", "Chao-Hsuan Hsu , Chester Liu , En-Hua Ma , James Chien-Mo Li, Static timing analysis for flexible TFT circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837475]\n", "Ishida, K., Masunaga, N., Takahashi, R., Sekitani, T., Shino, S., Zschieschang, U., Klauk, H., Takamiya, M., Someya, T., and Sakurai, T. 2011. User customizable logic paper (UCLP) with sea-of-transmission-gates (SOTG) of 2-V organic CMOS and ink-jet printed interconnects. IEEEJ. Solid-State Circuits 46, 1, 285--292.\n", "Jain, K., Klosner, M., Zemel, M., and Raghunandan, S. 2005. Flexible electronics and displays: high-resolution, roll-to-roll, projection lithography and photoablation processing technologies for high-throughput production.Proc. IEEE 93, 8, 1500--1510.\n", "Karaki, N., Nanmoto, T., Ebihara, H., Utsunomiya, S., Inoue, S., and Shimoda, T. 2005. A flexible 8b asynchronous microprocessor based on low-temperature poly-silicon TFT technology. InProceedings of the IEEE International Solid-State Circuits Conference. 272--598.\n", "Karypis, G. and Kumar, V. 1999. hMETIS: A Hypergraph Partitioning Package.http://glaros.dtc.umn.edu/gkhome/metis/hmetis/download.\n", "Kwon, S. H., Lee, S. G., Cho, W. K., Ryu, B. G., and Song, M.-B. 2006. Flexible paper-like display using charged polymer particles.Proc. Soc. Info. Display. 1838--1840.\n", "Lee, B., Hirayama, Y., Kubota, Y., et al. 2003. A CPU on a glass substrate using CG-silicon TFTs. InProceedings of the IEEE International Solid-State Circuits Conference. 164--165.\n", "Lin, J.-L., Wu, P.-H., and Ho, T.-Y. 2013. A novel cell placement algorithm for flexible TFT circuit with mechanical strain and temperature consideration. InProceedings of the IEEE/ACM Asia and South Pacific Design Automation Conference. 491--496.\n", "Chester Liu , En-Hua Ma , Wen-En Wei , James Li , I-Chun Cheng , Yung-Hui Yeh, Placement Optimization of Flexible TFT Digital Circuits, IEEE Design & Test, v.28 n.6, p.24-31, November 2011[doi>10.1109/MDT.2011.92]\n", "Munzenrieder, N., Cherenack, K. H., and Troster, G. 2011. The effects of mechanical bending and illumination on the performance of flexible IGZO TFTs.IEEE Trans. Electron Devices 58, 7, 2041--2048.\n", "Rutenbar, R. A. 1989. Simulated annealing algorithms: An overview.IEEE Circuits Devices Mag. 5, 1, 19--26.\n", "Sazonov, A., Striakhilev, D., Lee, C.-H., and Nathan, A. 2005. Low-temperature materials and thin film transistors for flexible electronics.Proc. IEEE 93, 8, 1420--1428.\n", "Sekitani, T., Iba, S., Kato, Y., Noguchi, Y., Someya, T., and Sakurai, T. 2005. Ultraflexible organic field-effect transistors embedded at a neutral strain position.Appl. Phys. Lett. 87, 173502, 1--3.\n", "Servati, P. and Nathan, A. 2002. Modeling of the reverse characteristics of a-Si:H TFTs.IEEE Trans. Electron Devices 49, 5, 812--819.\n", "Shin, M. W. and Jang, S. H. 2012. Thermal analysis of active layer in organic thin-film transistors.Org. Electron. 13, 5, 767--770.\n", "Ching-Han Tsai , Sung-Mo Kang, Cell-level placement for improving substrate thermal distribution, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.2, p.253-266, November 2006[doi>10.1109/43.828554]\n", "William S. Wong , Alberto Salleo, Flexible Electronics: Materials and Applications, Springer Publishing Company, Incorporated, 2009\n", "Yeh, Y.-H., Cheng, C.-C., Ho, K.-Y., Chen, P.-C., Lee, M. H., Huang, J.-J., Tyan, H.-L., Leu, C.-M., Chang, C.-S., and Lee, K.-C. 2007. 7-inch color VGA flexible TFT LCD on colorless polyimide substrate with 200\u00b0C a-Si:H TFTs.Proc. Soc. Information Display. 1677--1679.\n", "Zhou, L., Wanga, A., Wu, S.-C., Sun, J., Park, S., and Jackson, T. N. 2006. All-organic active matrix flexible display.Appl. Phys. Lett. 88, 8, 083502--083503.\n", "Zhu, M., Liang, G., Cui, T., and Varahramyan, K. 2005. Temperature and field dependent mobility in pentacene-based thin film transistors.Solid-State Electronics 49, 6, 884--888.\n"], "doi": "doi>10.1145/2629497", "ref_links": {"4": "http://lava.cs.virginia.edu/HotSpot."}, "abstract": "Mobility is the primary device parameter affecting circuit performance in flexible thin-film transistor (TFT) technologies, and is particularly sensitive to the change of mechanical strain and temperature. However, existing algorithms only consider the impact of mechanical strain in cell placement of flexible TFT circuits. Without taking temperature into consideration, mobility may be dramatically decreased which leads to circuit performance degradation. This article presents the first work to minimize the mobility variation caused by the change of both mechanical strain and temperature. Experimental results show that the proposed algorithms can effectively and efficiently reduce the increasing critical path delay.", "authors": [{"name": "jiun-li lin", "link": "http://dl.acm.org/author_page.cfm?id=99658642498"}, {"name": "po-hsun wu", "link": "http://dl.acm.org/author_page.cfm?id=81487645569"}, {"name": "tsung-yi ho", "link": "http://dl.acm.org/author_page.cfm?id=81100317558"}], "title": "Placement optimization of flexible TFT circuits with mechanical strain and temperature consideration", "citations": [], "Metrics": {"Downloads (12 months)": "35\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "189\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "taiwan", "university": "national cheng kung university", "affiliation_string": "national cheng kung university", "city": "tainan", "Name": "jiun-li lin"}, {"country": "taiwan", "university": "national cheng kung university", "affiliation_string": "national cheng kung university", "city": "tainan", "Name": "po-hsun wu"}, {"country": "taiwan", "university": "national cheng kung university", "affiliation_string": "national cheng kung university", "city": "tainan", "Name": "tsung-yi ho"}]}, "Article No.: 5": {"references": ["C. Auth, C. Allen, A. Blattner, et al. 2012. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. InProceedings of the Symposium on VLSI Technology. 131--132.\n", "P. Batude, M. Vinet, B. Previtali, et al. 2011. Advances, challenges and opportunities in 3D CMOS sequential integration. InProceedings of the IEEE International Electron Devices Meeting. 7.3.1--7.3.4.\n", "S. Bobba, A. Chakraborty, O. Thomas, P. Batude, V. F. Pavlidis, and G. De Micheli. 2010. Performance analysis of 3-D monolithic integrated circuits. InProceedings of the IEEE International 3D Systems Integration Conference. 1--4.\n", "J. Chang, Y. H. Chen, H. Cheng, et al. 2013. A 20nm 112Mb SRAM in High-metal-gate with assist circuitry for low-leakage and low-VMIN applications. InProceedings of the IEEE International Solid-State Circuits Conference. 316--317.\n", "Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark Silicon and the End of Multicore Scaling, IEEE Micro, v.32 n.3, p.122-134, May 2012[doi>10.1109/MM.2012.17]\n", "M. Haond. 2012. 20 nm FDSOI process and design platforms for high performance/ low power systems on chip. InProceedings of the IEEE International SOI Conference. 1--2.\n", "Fujio Ishihara , Farhana Sheikh , Borivoje Nikoli\u0107, Level conversion for dual-supply systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.185-195, February 2004[doi>10.1109/TVLSI.2003.821548]\n", "H. Karimiyan, S. M. Sayedi, and H. Saidi. 2010. Low-power dual-edge triggered state-retention scan flip-flop.IET Comput. Digital Tech. 4, 5, 410--419.\n", "Himanshu Kaul , Mark Anders , Steven Hsu , Amit Agarwal , Ram Krishnamurthy , Shekhar Borkar, Near-threshold voltage (NTV) design: opportunities and challenges, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228572]\n", "Qadeer A. Khan , Sanjay K. Wadhwa , Kulbhushan Misri, A Single Supply Level Shifter for Multi-Voltage Systems, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.557-560, January 03-07, 2006[doi>10.1109/VLSID.2006.24]\n", "Y. Kikuchi, M. Takahashi, T. Maeda, et al. 2011. A 40 nm 222 mW H.264 full-HD decoding, 25 power domains, 14-core application processor with x512b stacked DRAM.IEEE J. Solid-State Circuits 46, 1, 32--41.\n", "Wonyoung Kim, M. S. Gupta, Gu-Yeon Wei, et al. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. InProceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 123--134.\n", "J. Kulkarni, B. Geuskens, T. Karnik, M. Khellah, J. Tschanz, J., and V. De. 2012. Capacitive-coupling wordline boosting with self-induced VCC collapse for write VMIN reduction in 22-nm 8T SRAM. InProceedings of the IEEE International Solid-State Circuits Conference. 234--236.\n", "S. Kulkarni, A. Srivastava, D. Sylvester, and D. Blaauw. 2007. Power optimization using multiple supply voltages. InClosing the Power Gap Between ASIC & Custom, Springer, 189--217. DOI:http://dx.doi.org/10.1007/978-0-387-68953-1_8.\n", "Young-Joon Lee , Patrick Morrow , Sung Kyu Lim, Ultra high density logic designs using transistor-level monolithic 3D integration, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429500]\n", "Saihua Lin , Huazhong Yang , Rong Luo, A new family of sequential elements with built-in soft error tolerance for dual-VDD systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1372-1384, October 2008[doi>10.1109/TVLSI.2008.2000520]\n", "M. Mayberry. 2012. Peering through the technology scaling fog. InProceedings of the Symposium on VLSI Technology. 1--4.\n", "H. Pilo, C. A. Adams, I. Arsovski, et al. 2013. A 64Mb SRAM in 22nm SOI technology featuring fine-granularity power gating and low-energy power-supply-partition techniques for 37&percnt; leakage reduction.InProceedings of the IEEE International Solid-State Circuits Conference. 322--323.\n", "Matt Severson , Kendrick Yuen , Yang Du, Not so fast my friend: is near-threshold computing the answer for power reduction of wireless devices?, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228574]\n", "C. Q. Tran, H. Kawaguchi, and T. Sakurai. 2005. Low-power high-speed level shifter design for block-level dynamic voltage scaling environment. InProceedings of the International Conference on Integrated Circuit Design and Technology. 229--232.\n", "K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanzawa, M. Ichida, and K. Nogami. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor.IEEE J. Solid-State Circuits 33, 3, 463--472.\n", "J. Xie, J. Zhao, X. Dong, and Y. Xie. 2010. Architectural benefits and design challenges for three-dimensional integrated circuits. InProceedings of the IEEE Asia Pacific Conference on Circuits and Systems. 540--543.\n"], "doi": "doi>10.1145/2629516", "ref_links": {}, "abstract": "Optimizing energy consumption for electronic systems has been an important design consideration. Multipower domain design is widely used for low-power and high-performance applications. Data transfer between power domains needs a cross-power domain interface (CPDI). The existing level-conversion flip-flop (LCFF) structures all need dual power rails, which lead to large area and performance overhead. In this article, we propose a scanable CPDI circuit, utilizing monolithic 3D technology. This interface functions as a flip-flop and provides reliable data conversion from one power domain to another. It has a built-in scan feature, which makes it a testable design. Our design separates power rails in each tier, substantially reducing physical design complexity and area penalty. The design is implemented in a 20nm, 28nm, and 45nm low-power technology. It shows a 20&percnt;--35&percnt; smaller insertion delay compared to normal designs. This proposed design also shows scalability and better energy consumption than previous LCFF circuits.", "authors": [{"name": "jing xie", "link": "http://dl.acm.org/author_page.cfm?id=81542620556"}, {"name": "yang du", "link": "http://dl.acm.org/author_page.cfm?id=99658640927"}, {"name": "yuan xie", "link": "http://dl.acm.org/author_page.cfm?id=81100418590"}], "title": "Testable cross-power domain interface (CPDI) circuit design in monolithic 3D technology", "citations": [], "Metrics": {"Downloads (12 months)": "22\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "58\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "the pennsylvania state university", "city": null, "Name": "jing xie"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "yang du"}, {"country": null, "university": null, "affiliation_string": "yang du", "city": null, "Name": "yuan xiethe pennsylvania state university"}]}, "Article No.: 3": {"references": ["ARM Ltd. and TSMC Ltd. 2012. ARM and TSMC collaborate to optimize next-generation 64-bit ARM processors for FinFET process technology. http://www.tsmc.com.\n", "A. N. Bhoj and N. K. Jha. 2011. Design of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology. InProceedings of the IEEE International Symposium on Quality Electronic Design. 1--8.\n", "A. N. Bhoj and N. K. Jha. 2013. Design of logic gates and flip-flops in high-performance FinFET technology.IEEE Trans. VLSI Syst. 21, 11.\n", "A. N. Bhoj and N. K. Jha. 2014. Parasitics-aware design of symmetric and asymmetric gate-workfunction FinFET SRAMs.IEEE Trans. VLSI Syst. 22, 3, 548--561.\n", "Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011\n", "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]\n", "A. Carlson, Z. Guo, S. Balasubramanian, L. T. Pang, T.-J. K. Liu, and B. Nikolic. 2006. FinFET SRAM with enhanced read/write margins. InProceedings of the IEEE International SOI Conference. 105--106.\n", "M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler. 2009. Running PARSEC 2.1 on M5. Tech. Rep., Department of Computer Science, University of Texas at Austin.\n", "GLOBALFOUNDRIES Inc. 2012. GLOBALFOUNDRIES unveils FinFET transistor architecture optimized for next-generation mobile devices. http://www.globalfoundries.com/newsroom/2012/20120920.aspx.\n", "D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, and C. Hu. 2000. FinFET: A self-aligned double-gate MOSFET scalable to 20 nm.IEEE Trans. Electron Devices 47, 12, 2320--2325.\n", "HP Laboratories. 2008. CACTI 5.1. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.\n", "Intel Corp. 2011. Intel\u2019s Revolutionary 22 nm transistor technology. http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf.\n", "J. Kedzierski, D. M. Fried, E. J. Nowak, et al. 2001. High-performance symmetric-gate and CMOS-compatible Vt asymmetric-gate FinFET devices. InProceedings of the International Electron Devices Meeting. 19.5.1--19.5.4.\n", "Peter M. Kogge , Harold S. Stone, A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations, IEEE Transactions on Computers, v.22 n.8, p.786-793, August 1973[doi>10.1109/TC.1973.5009159]\n", "Chun-Yi Lee , Niraj K. Jha, FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA\n", "C.-Y. Lee and N. K. Jha. 2014. FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks.IEEE Trans. VLSI Systems 22, 5.\n", "A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. InProceedings of the IEEE International Conference on Computer Design. 560--567.\n", "E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C.-T. Chuang, K. Bernstein, and R. Puri. 2004. Turning silicon on its edge {double gate CMOS/FinFET technology}.IEEE Circuits Devices Mag. 4, 1, 20--31.\n", "Oracle Corp. 2005. OpenSPARC T1. http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609.html.\n", "J. M. Rabaey, A. Chandrakasan, and B. Nikolic. 2004a.Digital Integrated Circuits: A Design Perspective(2nd Ed.). Prentice Hall, Upper Saddle River, NJ, Chapter 11.\n", "J. M. Rabaey, A. Chandrakasan, and B. Nikolic. 2004b.Digital Integrated Circuits: A Design Perspective(2nd Ed.). Prentice Hall, Upper Saddle River, NJ, Chapter 6.\n", "Synopsys Inc. 2012. Sentaurus TCAD tool suite, version G-2012.06. http://www.synopsys.com.\n", "Synopsys Inc. 2013. Design compiler graphical, version H-2013.03-SP3. http://www.synopsys.com.\n", "A. Tang, Y. Yang, C.-Y. Lee, and N. K. Jha. 2014. McPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations.IEEE Trans. VLSI Syst.(To appear).\n"], "doi": "doi>10.1145/2629576", "ref_links": {"11": "http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf.", "18": "http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609.html.", "10": "http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.", "21": "http://www.synopsys.com.", "8": "http://www.globalfoundries.com/newsroom/2012/20120920.aspx.", "0": "http://www.tsmc.com.", "22": "http://www.synopsys.com."}, "abstract": "FinFET has begun replacing CMOS at the 22nm technology node because of its enhanced ability to mitigate short-channel effects. Although leakage power of FinFET logic gates is lower than their CMOS counterparts, it still contributes to a large part of total power consumption. In this article, we show how ultra-low-leakage FinFET chip multiprocessors (CMPs) can be designed using a hybrid logic style. This hybrid style exploits the ultra-low-leakage feature of asymmetric-workfunction shorted-gate (ASG) FinFETs and the high-performance feature of shorted-gate (SG) FinFETs. We explore the impact of the hybrid style at both the module and CMP levels. To do this, we have developed FinFET logic libraries targeted at SG and ASG logic gates, suitably characterized for various parameters of interest. We have also modified existing tools and created a framework to evaluate the hybrid designs of SRAMs, caches, and CMPs. Using the design with SG FinFETs as the baseline for comparison, our experimental results show that the hybrid style can reduce leakage power of execution units to as low as 10.6&percnt; of the baseline without hurting performance, that of SRAMs to between 21.5&percnt; and 4.8&percnt; of the baseline with 0&percnt;-8.3&percnt; delay overhead, and that of CMPs to 10.0&percnt; of the baseline with negligible performance degradation.", "authors": [{"name": "xianmin chen", "link": "http://dl.acm.org/author_page.cfm?id=99658642672"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Ultra-low-leakage chip multiprocessor design with hybrid FinFET logic styles", "citations": [], "Metrics": {"Downloads (12 months)": "67\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "181\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university", "city": null, "Name": "xianmin chen"}, {"country": null, "university": null, "affiliation_string": "princeton university", "city": null, "Name": "niraj k jha"}]}, "Article No.: 6": {"references": ["Chen, J., Reed, M. A., Rawlett, A. M., and Tour, J. M. 1999. Large on-off ratios and negative differential resistance in a molecular electronic device.Science 286, 5444, 1550--1552.\n", "Chen, J., Wang, W., Reed, M. A., Rawlett, A. M., Price, D. W., and Tour, J. M. 2000. Room-temperature negative differential resistance in nanoscale molecular junctions.Appl. Phys. Lett. 77, 8.\n", "Chen, Y., Jung, G., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Fraser Stoddart, J., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits.Nanotechnology 14, 4, 462--468.\n", "Cui, Y. and Lieber, C. 2001. Functional nanoscale electronic devices assembled using silicon nanowire building blocks.Science 291, 5505, 851--853.\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Green, J. E., Wook Choi, J., Boukai, A., et al. 2007. A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre.Nature 445, 414--417.\n", "Huang, Y. 2001. Logic gates and computation from assembled nanowire building blocks.Science 294, 5545, 1313--1317.\n", "Husband, C., Husband, S., Daniels, J., and Tour, J. 2003. Logic and memory with nanocell circuits.IEEE Trans. Electronic Devices 50, 9, 1865--1875.\n", "Reed, M. A., Chen, J., Rawlett, A. M., Price, D. W., and Tour, J. M. 2001. Molecular random access memory cell.Appl. Phys. Lett. 78, 23.\n", "Garrett S. Rose , Yuxing Yao , James M. Tour , Adam C. Cabe , Nadine Gergel-Hackett , Nabanita Majumdar , John C. Bean , Lloyd R. Harriott , Mircea R. Stan, Designing CMOS/molecular memories while considering device parameter variations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.3-es, April 2007[doi>10.1145/1229175.1229178]\n", "Garrett S. Rose , Matthew M. Ziegler , Mircea R. Stan, Large-signal two-terminal device model for nanoelectronic circuit analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1201-1208, November 2004[doi>10.1109/TVLSI.2004.836291]\n", "Sheldon M. Ross, Introduction to Probability Models, Ninth Edition, Academic Press, Inc., Orlando, FL, 2006\n", "Skoldberg, J., Onnheim, C., and Wendin, G. 2007. Nanocell devices and architecture for configurable computing with molecular electronics.IEEE Trans. Circuits Syst. 54, 11, 2461--2471.\n", "Stan, M., Franzon, P., Goldstein, S., Lach, J., and Ziegler, M. 2003. Molecular electronics: from devices and interconnect to circuits and architecture.Proc. IEEE 91, 11, 1940--1957.\n", "J. M. Tour , W. L. Van Zandt , C. P. Husband , S. M. Husband , L. S. Wilson , P. D. Franzon , D. P. Nackashi, Nanocell logic gates for molecular computing, IEEE Transactions on Nanotechnology, v.1 n.2, p.100-109, June 2002[doi>10.1109/TNANO.2002.804744]\n", "Wu, W., Jung, G.-Y., Olynick, D., et al. 2005. One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography.App. Phys. A 80, 1173--1178.\n", "Zhong, Z., Wang, D., Cui, Y., Bockrath, M., and Lieber, C. M. 2003. Nanowire crossbar arrays as address decoders for integrated nanosystems.Science 302, 5649, 1377--1379.\n", "Matthew M. Ziegler , Mircea R. Stan, A Case for CMOS/nano co-design, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.348-352, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774624]\n"], "doi": "doi>10.1145/2629533", "ref_links": {}, "abstract": "This article investigates the aspects of designing a nanocell based molecular memory. An empirical model for molecular device is developed, based on circuit behavior of nitro-substituted Oligo (Phynylene Ethynylene) molecule (OPE). This device model is subsequently used to design nanocell based 1-bit memory and verified using HSPICE. The approach is extended to train the nanocell for multibit storage capability using external voltage signals. It is observed that to successfully train a 2-bit molecular memory, the number of control signals should be approx. one-fourth of total number of nanoparticles. A computational framework is proposed to compute the probability of retrieving the stored data bits correctly, at the output terminal of the nanocell buffer. This nanocell configuration is simulated by systematically varying number of nanoparticles and molecular switches. It is observed that the probability of the existence of at least one path from input to output approaches close to unity with presence of 20 or more nanoparticles in a nanocell. During memory model validation, 1000 samples of 1-bit memory (consisting of 20 nanoparticles) were generated and verified for read and write operations. The model verification results obtained for this memory cell closely match those obtained using analytical solution of probabilistic graph model.", "authors": [{"name": "renu kumawat", "link": "http://dl.acm.org/author_page.cfm?id=99658638844"}, {"name": "vineet sahula", "link": "http://dl.acm.org/author_page.cfm?id=81100475066"}, {"name": "manoj s gaur", "link": "http://dl.acm.org/author_page.cfm?id=81100541687"}], "title": "Probabilistic modeling and analysis of molecular memory", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "89\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "malaviya national institute of technology jaipur", "city": null, "Name": "renu kumawat"}, {"country": null, "university": null, "affiliation_string": "malaviya national institute of technology jaipur", "city": null, "Name": "vineet sahula"}, {"country": null, "university": null, "affiliation_string": "malaviya national institute of technology jaipur", "city": null, "Name": "manoj s gaur"}]}, "Article No.: 4": {"references": ["David R. Bild , Gregory E. Bok , Robert P. Dick, Minimization of NBTI performance degradation using internal node control, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Chung-Ping Chen , C. C.N. Chu , D. F. Wong, Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.7, p.1014-1025, November 2006[doi>10.1109/43.771182]\n", "Yen-Pin Chen , Jia-Wei Fang , Yao-Wen Chang, ECO timing optimization using spare cells, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "D. G. Chinnery , K. Keutzer, Linear programming for sizing, Vthand Vddassignment, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077642]\n", "Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-aware sleep transistor design for reliable power-gating, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531618]\n", "Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000\n", "Fleetwood, D. M.., Zhang, E. X., Shen, X., Zhang, C. X., Schrimpf, R. D., and Pantelides, S. T. 2013. Bias-temperature instabilities in silicon carbide MOS devices. InBias Temperature Instability for Devices and Circuits, Tibor Grasse Ed., Springer, 661--675.\n", "Franco, J. and Kaczer, B. 2013. NBTI in (Si)Ge channel devices, InBias Temperature Instability for Devices and Circuits, Tibor Grasse Ed., Springer, 615--641.\n", "Franco, J., Kaczer, B., Cho, M., Eneman, G., Groeseneken G., and Grasser, T., 2010. Improvements of NBTI reliability in SiGe p-FETs. InProceedings of International Reliability Physics Symposium, 1082--10845.\n", "Huang, R., Wang, R., and Li, M. 2013. Characteristics of NBTI in Multi-gate FETs for Highly Scaled CMOS Technology. InBias Temperature Instability for Devices and Circuits, Tibor Grasser Ed., Springer, 643--659.\n", "Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2006. Efficient transistor-level sizing technique under temporal performance degradation due to NBTI. InProceedings of the IEEE International Conference on Computer Design. 216--221.\n", "Kunhyuk Kang , Saakshi Gangwal , Sang Phill Park , Kaushik Roy, NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "Kim T. H., Yu C. G., and Park, J. T. 2011. Concurrent NBTI and Hot-Carrier Degradation in p-Channel MuGFETs.IEEE Electron Device Lett. 32, 3, 294--296.\n", "Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]\n", "Lillis, J., Cheng, C., and Lin, T. 1996. Optimal wire sizing and buffer insertion for low power and a generalized delay model.IEEE J. Solid-State Circuits 31, 3, 437--447.\n", "Yifang Liu , Jiang Hu, A new algorithm for simultaneous gate sizing and threshold voltage assignment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.2, p.223-234, February 2010[doi>10.1109/TCAD.2009.2035575]\n", "Tao Luo , David Newmark , David Z. Pan, Total power optimization combining placement, sizing and multi-Vt through slack distribution management, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "Chin-Hung Lin , Ing-Chao Lin , Kuan-Hui Li, TG-based technique for NBTI degradation and leakage optimization, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "Lin, C.-H., Lin, I.-C., and Li, K.-H. 2013. Leakage and aging optimization using transmission gate-based technique.IEEE Trans. CAD 32, 1, 87--99.\n", "Liu, C., Yu, T., Wang, R., Zhang, L., Huang, R., Kim, D.-W., Park, D., and Wang, Y. 2010. Negative-bias temperature instability in gate-all-around silicon nanowire MOSFETs: Characteristic modeling and the impact on circuit aging.IEEE Trans. Electron Devices, 57, 12, 3442--3450.\n", "Muhammet Mustafa Ozdal , Chirayu Amin , Andrey Ayupov , Steven Burns , Gustavo Wilke , Cheng Zhuo, The ISPD-2012 discrete cell sizing contest and benchmark suite, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA[doi>10.1145/2160916.2160950]\n", "Muhammet Mustafa Ozdal , Steven Burns , Jiang Hu, Gate sizing and device technology selection algorithms for high-performance industrial designs, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California\n", "B. C. Paul , Kunhyuk Kang , H. Kufluoglu , M. A. Alam , K. Roy, Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.743-751, April 2007[doi>10.1109/TCAD.2006.884870]\n", "Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2005. Impact of NBTI on the temporal performance degradation of digital circuits.IEEE Electron Device Lett. 26, 8, 560--562.\n", "Reddy, V., Krishnan, A. T., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T., and Krishnan, S. 2012. Impact of negative bias temperature instability on digital circuit reliability. InProceedings of the IEEE International Reliability Physics Symposium. 248--253.\n", "Schroder, D. K. 2009. Bias temperature instability in silicon carbide. InProceedings of International Semiconductor Device Research Symposium. 1--2.\n", "Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]\n", "Yu Wang , Xiaoming Chen , Wenping Wang , Yu Cao , Yuan Xie , Huazhong Yang, Leakage power and circuit aging cooptimization by gate replacement techniques, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.4, p.615-628, April 2011[doi>10.1109/TVLSI.2009.2037637]\n", "Jia Wang , Debasish Das , Hai Zhou, Gate sizing by Lagrangian relaxation revisited, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.1071-1084, July 2009[doi>10.1109/TCAD.2009.2018872]\n", "Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]\n", "Xiangning Yang , Kewal Saluja, Combating NBTI Degradation via Gate Sizing, Proceedings of the 8th International Symposium on Quality Electronic Design, p.47-52, March 26-28, 2007[doi>10.1109/ISQED.2007.48]\n"], "doi": "doi>10.1145/2629657", "ref_links": {}, "abstract": "Leakage power is a major design constraint in deep submicron technology and below. Meanwhile, transistor degradation due to Negative Bias Temperature Instability (NBTI) has emerged as one of the main reliability concerns in nanoscale technology. Gate sizing is a widely used technique to reduce circuit leakage, and this approach has recently attracted much attention with regard to improving circuits to tolerate NBTI. However, these studies only consider timing and area constraints, and many other important issues, such as slew and max-load, are missing. In this article, we present an efficient gate sizing framework that can reduce leakage and improve circuit reliability under timing constraints. Our algorithms consider slack, slew and max-load constraints. The benchmarks are those from ISPD 2012, which feature industrial design properties, including discrete cell sizes, nonconvex cell timing models, slew dependencies and constraints, as well as large design sizes. The experimental results obtained from ISPD 2012 benchmark circuits demonstrate that our approach can meet all the constraints and tolerated NBTI degradation with a power savings of 6.54&percnt; as compared with the traditional method.", "authors": [{"name": "ing-chao lin", "link": "http://dl.acm.org/author_page.cfm?id=81484647292"}, {"name": "shun-ming syu", "link": "http://dl.acm.org/author_page.cfm?id=81558258656"}, {"name": "tsung-yi ho", "link": "http://dl.acm.org/author_page.cfm?id=81100317558"}], "title": "NBTI tolerance and leakage reduction using gate sizing", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "79\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "taiwan", "university": "national cheng kung university", "affiliation_string": "national cheng kung university taiwan", "city": "tainan", "Name": "ing-chao lin"}, {"country": "taiwan", "university": "national cheng kung university", "affiliation_string": "national cheng kung university taiwan", "city": "tainan", "Name": "shun-ming syu"}, {"country": "taiwan", "university": "national cheng kung university", "affiliation_string": "national cheng kung university taiwan", "city": "tainan", "Name": "tsung-yi ho"}]}}, "date": {"month": "September", "year": "2014"}}, "Issue3": {"articles": {"Article No.: 22": {"references": ["U. Alon. 2006. An Introduction to Systems Biology: Design Principles of Biological Circuits. Chapman & Hall/CRC.\n", "U. Alon. 2007. Network motifs: theory and experimental approaches. Nat. Rev. Genet. 8, 450--461.\n", "Krishnakumar Balasubramanian , Aniruddha Gokhale , Gabor Karsai , Janos Sztipanovits , Sandeep Neema, Developing Applications Using Model-Driven Design Environments, Computer, v.39 n.2, p.33-40, February 2006[doi>10.1109/MC.2006.54]\n", "J. Beal, T. Lu, and R. Weiss. 2011. Automatic compilation from high-level biologically-oriented programming language to genetic regulatory networks. PLoS ONE 6, e22490.\n", "S. Bhatia and D. Densmore. 2013. Pigeon: A design visualizer for synthetic biology. ACS Synthet. Biol. 2, 348--350.\n", "L. Bintu, N. E. Buchler, H. G. Garcia, U. Gerland, T. Hwa, J. Kondev, and R. Phillips. 2005. Transcriptional regulation by the numbers: Models. Curr. Opin. Genet. Develop. 15, 116--124.\n", "R. S. Bongers, J.-W. Veening, M. Van Wieringen, O. P. Kuipers, and M. Kleerebezem. 2005. Development and characterization of a subtilin-regulated expression system in Bacillus subtilis: Strict control of gene expression by addition of subtilin. Appl. Environ. Microbiol. 71, 8818--8824.\n", "J. C. Braff, C. M. Conboy, and D. Endy. 2005. Definitions and measures of performance for standard biological parts. In Proceedings of the International Conference Systems Biology (ICSB'05).\n", "D. Bray, R. B. Bourret, and M. I. Simon. 1993. Computer simulation of the phosphorylation cascade controlling bacterial chemotaxis. Molec. Biol. Cell 4, 469--482.\n", "N. E. Buchler, U. Gerland, and T. Hwa. 2003. On schemes of combinatorial transcription logic. Proc. Nat. Acad. Sci. 100, 5136--5141.\n", "Yizhi Cai , Brian Hartnett , Claes Gustafsson , Jean Peccoud, A syntactic model to design and verify synthetic genetic constructs derived from standard biological parts, Bioinformatics, v.23 n.20, p.2760-2767, September 2007[doi>10.1093/bioinformatics/btm446]\n", "A. A. Cuellar, C. M. Lloyd, P. F. Nielsen, D. P. Bullivant, D. P. Nickerson, and P. J. Hunter. 2003. An overview of CellML 1.1, a biological model description language. Simulation 79, 740--747.\n", "D. Chandran, F. T. Bergmann, and H. M. Sauro. 2009. TinkerCell: Modular CAD tool for synthetic biology. J. Biol. Eng. 3, 19.\n", "K. Clancy and C. A. Voigt. 2010. Programming cells: Towards an automated \u2018Genetic Compiler\u2019. Curr. Opin. Biotechnol. 21, 572--581.\n", "M. T. Cooling , V. Rouilly , G. Misirli , J. Lawson , T. Yu , J. Hallinan , A. Wipat, Standard virtual biological parts, Bioinformatics, v.26 n.7, p.925-931, April 2010[doi>10.1093/bioinformatics/btq063]\n", "Francisco Curbera , Matthew Duftler , Rania Khalaf , William Nagy , Nirmal Mukhi , Sanjiva Weerawarana, Unraveling the Web Services Web: An Introduction to SOAP, WSDL, and UDDI, IEEE Internet Computing, v.6 n.2, p.86-93, March 2002[doi>10.1109/4236.991449]\n", "M. Dasika and C. Maranas. 2008. OptCircuit: An optimization based method for computational design of genetic circuits. BMC Syst. Biol. 2, 24.\n", "J. H. Davis, A. J. Rubin, and R. T. Sauer. 2010. Design, construction and characterization of a set of insulated bacterial promoters. Nucl. Acids Res. 39, 1131--1141.\n", "A. De Las Heras, C. A. Carre\u00f1o, E. Mart\u00ednez-Garc\u00eda, and V. De Lorenzo. 2010. Engineering input/output nodes in prokaryotic regulatory circuits. FEMS Microbiol. Rev. 34, 842--865.\n", "D. Del Vecchio, A. J. Ninfa, and E. D. Sontag. 2008. Modular cell biology: Retroactivity and insulation. Molec. Syst. Biol. 4, 161.\n", "D. Densmore and S. Hassoun. 2012. Design automation for synthetic biological systems. Des. Test Comput. IEEE 1--1.\n", "D. Densmore, J. T. Kittleson, L. Bilitchenko, A. Liu, and J. C. Anderson. 2010. Rule based constraints for the construction of genetic devices. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'10). 557--560.\n", "Andreas Dr\u00e4ger , Nicolas Rodriguez , Marine Dumousseau , Alexander D\u00f6rr , Clemens Wrzodek , Nicolas Le Nov\u00e8re , Andreas Zell , Michael Hucka, JSBML, Bioinformatics, v.27 n.15, p.2167-2168, August 2011[doi>10.1093/bioinformatics/btr361]\n", "K. Eilbeck, S. Lewis, C. Mungall, M. Yandell, L. Stein, R. Durbin, and M. Ashburner. 2005. The sequence ontology: A tool for the unification of genome annotations. Genome Biol. 6, R44.\n", "M. B. Elowitz and S. Leibler. 2000. A synthetic oscillatory network of transcriptional regulators. Nature 403, 335--338.\n", "L. Endler, N. Rodriguez, N. Juty, V. Chelliah, C. Laibe, C. Li, and N. Le Novere. 2009. Designing and encoding models for synthetic biology. J. Roy. Soc. Interf. 6, S405--S417.\n", "P. H. Feiler, B. Lewis, S. Vestal, and E. Colbert. 2005. An overview of the SAE architecture analysis & design language (AADL) standard: A basis for model-based architecture-driven embedded systems engineering. In Architecture Description Languages, Springer, 3--15.\n", "B. R. Fritz, L. E. Timmerman, N. M. Daringer, J. N. Leonard, and M. C. Jewett. 2010. Biology by design: From top to bottom and back. BioMed Res. Int. 2010.\n", "A. Funahashi, M. Morohashi, H. Kitano, and N. Tanimura. 2003. CellDesigner: A process diagram editor for gene-regulatory and biochemical networks. BIOSILICO 1, 159--162.\n", "M. Galdzicki, K. P. Clancy, E. Oberortner, M. Pocock, J. Y. Quinn, C. A. Rodriguez, N. Roehner, M. L. Wilson, L. Adam, J. C. Anderson, B. A. Bartley, J. Beal, D. Chandran, J. Chen, D. Densmore, D. Endy, R. Grunberg, J. Hallinan, N. J. Hillson, J. D. Johnson, A. Kuchinsky, M. Lux, G. Misirli, J. Peccoud, H. A. Plahar, E. Sirin, G.-B. Stan, A. Villalobos, A. Wipat, J. H. Gennari, C. J. Myers, and H. M. Sauro. 2014. The Synthetic Biology Open Language (SBOL) provides a community standard for communicating designs in synthetic biology. Nat. Biotech. 32, 545--550.\n", "The Gene Ontology Consortium. 2001. Creating the gene ontology resource: Design and implementation. Gen. Res. 11, 1425--1433. http://genome.cshlp.org/citmgr&quest;gca=genome&percnt;3B11&percnt;2F8&percnt;2F1425.\n", "J. Hallinan, O. Gilfellon, G. Misirli, and A. Wipat. 2014. Tuning receiver characteristics in bacterial quorum communication: An evolutionary approach using standard virtual biological parts. In Proceedings of the IEEE Conference on Computational Intelligence in Bioinformatics and Computational Biology.\n", "J. Hallinan, G. Misirli, and A. Wipat. 2010. Evolutionary computation for the design of a stochastic switch for synthetic genetic circuits. In Proceedings of the 32nd IEEE Annual International Conference on Engineering in Medicine and Biology Society (EMBC'10) (Buenos Ares, Argentina).\n", "J. Hallinan, S. Park, and A. Wipat. 2012. Bridging the gap between design and reality - A dual evolutionary strategy for the design of synthetic genetic circuits. In Proceedings of the (Bioinformatics'12) - International Conference on Bioinformatics Models, Methods and Algorithms, February 1--4, J. Schier, C. M. B. A. Correia, A. L. N. Fred, and H. Gamboa, Eds., SciTePress, 263--268.\n", "Thomas A. Henzinger , Joseph Sifakis, The embedded systems design challenge, Proceedings of the 14th international conference on Formal Methods, August 21-27, 2006, Hamilton, Canada[doi>10.1007/11813040_1]\n", "Anthony D. Hill , Jonathan R. Tomshine , Emma M. B. Weeding , Vassilios Sotiropoulos , Yiannis N. Kaznessis, SynBioSS, Bioinformatics, v.24 n.21, p.2551-2553, November 2008[doi>10.1093/bioinformatics/btn468]\n", "Stefan Hoops , Sven Sahle , Ralph Gauges , Christine Lee , J\u00fcrgen Pahle , Natalia Simus , Mudita Singhal , Liang Xu , Pedro Mendes , Ursula Kummer, COPASI---a COmplex PAthway SImulator, Bioinformatics, v.22 n.24, p.3067-3074, December 2006[doi>10.1093/bioinformatics/btl485]\n", "M. Hucka, A. Finney, H. M. Sauro, H. Bolouri, J. C. Doyle, H. Kitano, A. P. Arkin, B. J. Bornstein, D. Bray, A. Cornish-Bowden, A. A. Cuellar, S. Dronov, E. D. Gilles, M. Ginkel, V. Gor, I. I. Goryanin, W. J. Hedley, T. C. Hodgman, J. H. Hofmeyr, P. J. Hunter, N. S. Juty, J. L. Kasberger, A. Kremling, U. Kummer, N. Le Novere, L. M. Loew, D. Lucio, P. Mendes, E. Minch, E. D. Mjolsness, Y. Nakayama, M. R. Nelson, P. F. Nielsen, T. Sakurada, J. C. Schaff, B. E. Shapiro, T. S. Shimizu, H. D. Spence, J. Stelling, K. Takahashi, M. Tomita, J. Wagner, and W. J. 2003. The Systems Biology Markup Language (SBML): A medium for representation and exchange of biochemical network models. Bioinformatics 19, 524--531.\n", "L. Huynh, A. Tsoukalas, M. K\u00f6ppe, and I. Tagkopoulos. 2013. SBROME: A scalable optimization and module matching framework for automated biosystems design. ACS Synthet. Biol. 2, 263--273.\n", "Y. Kaznessis. 2007. Models for synthetic biology. BMC Syst. Biol. 1, 47.\n", "Kyung H. Kim and Herbert M. Sauro. 2011. Measuring retroactivity from noise in gene regulatory networks. Biophys. J. 100, 1167--1177.\n", "C. Klein, C. Kaletta, and K. D. Entian. 1993. Biosynthesis of the lantibiotic subtilin is regulated by a histidine kinase/response regulator system. Appl. Environ. Microbiol. 59, 296--303.\n", "C. Li, M. Donizelli, N. Rodriguez, H. Dharuri, L. Endler, V. Chelliah, L. Li, E. He, A. Henry, M. Stefan, J. Snoep, M. Hucka, N. Le Novere, and C. Laibe. 2010. BioModels database: An enhanced, curated and annotated resource for published quantitative kinetic models. BMC Syst. Biol. 4, 92.\n", "J. Liang, Y. Luo, and H. Zhao. 2011. Synthetic biology: Putting synthesis into biology. Wiley Interdisciplinary Reviews: Syst. Bio. Med. 3, 7--20.\n", "A. Lister, P. Lord, M. Pocock, and A. Wipat. 2010. Annotation of SBML models through rule-based semantic integration. J. Biomed. Semant. 1, S3.\n", "D. MacMillen , R. Camposano , D. Hill , T. W. Williams, An industrial view of electronic design automation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1428-1448, November 2006[doi>10.1109/43.898825]\n", "M.A. Marchisio , J. Stelling, Computational design of synthetic gene circuits with composable parts, Bioinformatics, v.24 n.17, p.1903-1910, September 2008[doi>10.1093/bioinformatics/btn330]\n", "M. A. Marchisio and J. Stelling. 2009. Computational design tools for synthetic biology. Curr. Opin. Biotechnol. 20, 479--485.\n", "G. Misirli. 2013. Data integration strategies for informing computational design in synthetic biology. Ph.D. dissertation. School of Computing Science, Newcastle University, UK.\n", "Goksel Misirli , Jennifer S. Hallinan , Tommy Yu , James R. Lawson , Sarala M. Wimalaratne , Michael T. Cooling , Anil Wipat, Model annotation for synthetic biology, Bioinformatics, v.27 n.7, p.973-979, April 2011[doi>10.1093/bioinformatics/btr048]\n", "G. Misirli, A. Wipat, J. Mullen, K. James, M. Pocock, W. Smith, N. Allenby, and J. Hallinan. 2013. BacillOndex: An integrated data resource for systems and synthetic biology. J. Integrat. Bioinf. 10, 224.\n", "Chris J. Myers , Nathan Barker , Kevin Jones , Hiroyuki Kuwahara , Curtis Madsen , Nam-Phuong D. Nguyen, iBioSim, Bioinformatics, v.25 n.21, p.2848-2849, November 2009[doi>10.1093/bioinformatics/btp457]\n", "Dokyun Na , Doheon Lee, RBSDesigner, Bioinformatics, v.26 n.20, p.2633-2634, October 2010[doi>10.1093/bioinformatics/btq458]\n", "D. Na, S. Lee, and D. Lee. 2010. Mathematical modeling of translation initiation for the estimation of its efficiency to computationally design mRNA sequences with desired expression levels in prokaryotes. BMC Syst. Biol. 4, 71.\n", "E. M. Ozbudak, M. Thattai, I. Kurtser, A. D. Grossman, and A. van Oudenaarden. 2002. Regulation of noise in the expression of a single gene. Nat. Genet. 31, 69--73.\n", "M. Pedersen and A. Phillips. 2009. Towards programming languages for genetic engineering of living cells. J. Roy. Soc. Interf. 6, S437--S450.\n", "G. Rodrigo, J. Carrera, and A. Jaramillo. 2007a. Asmparts: Assembly of biological model parts. Syst. Synthet. Biol. 1, 167--170.\n", "Guillermo Rodrigo , Javier Carrera , Alfonso Jaramillo, Genetdes, Bioinformatics, v.23 n.14, p.1857-1858, July 2007[doi>10.1093/bioinformatics/btm237]\n", "G. Rodrigo, J. Carrera, and A. Jaramillo. 2011. Computational design of synthetic regulatory networks from a genetic library to characterize the designability of dynamical behaviors. Nucl. Acids Res. 39, e138.\n", "H. M. Salis, E. A. Mirsky, and C. A. Voigt. 2009. Automated design of synthetic ribosome binding sites to control protein expression. Nat. Biotechnol. 27, 946--950.\n", "R. Silva-Rocha and V. de Lorenzo. 2010. Noise and robustness in prokaryotic regulatory networks. Ann. Rev. Microbiol. 64, 257--275.\n", "C. D. Smolke and P. A. Silver. 2011. Informing biological design by integration of systems and synthetic biology. Cell 144, 855--859.\n", "D. G. Spiller, C. D. Wood, D. A. Rand, and M. R. H. White. 2010. Measurement of single-cell dynamics. Nat. 465, 736--745.\n", "J. Stelling. 2004. Mathematical models in microbial systems biology. Curr. Opin. Microbiol. 7, 513--518.\n", "G. M. S\u00fcel, J. Garcia-Ojalvo, L. M. Liberman, and M. B. Elowitz. 2006. An excitable gene regulatory circuit induces transient cellular differentiation. Nature 440, 545--550.\n", "R. L. Tatusov, D. A. Natale, I. V. Garkavtsev, T. A. Tatusova, U. T. Shankavaram, B. S. Rao, B. Kiryutin, M. Y. Galperin, N. D. Fedorova, and E. V. Koonin. 2001. The COG database: New developments in phylogenetic classification of proteins from complete genomes. Nucl. Acids Res. 29, 22--28.\n", "C. A. Voigt, D. M. Wolf, and A. P. Arkin. 2005. The bacillus subtilis sin operon: An evolvable network. Motif. Genet. 169, 1187--1202.\n", "H. V. Westerhoff and B. O. Palsson. 2004. The evolution of molecular biology into systems biology. Nat. Biotechnol. 22, 1249--1252.\n", "F. Yaman, S. Bhatia, A. Adler, D. Densmore, and J. Beal. 2012. Automated selection of synthetic biology parts for genetic regulatory networks. ACS Synthet. Biol. 1, 332--344.\n", "E. Young and H. Alper. 2010. Synthetic biology: Tools to design, build, and optimize cellular processes. J. Biomed. Biotechnol.\n", "A. R. Zomorrodi and C. D. Maranas. 2014. Coarse-grained optimization-driven design and piecewise linear modeling of synthetic genetic circuits. Europ. J. Oper. Res.\n"], "doi": "doi>10.1145/2631921", "ref_links": {"30": "http://genome.cshlp.org/citmgr&quest;gca=genome&percnt;3B11&percnt;2F8&percnt;2F1425."}, "abstract": "Modelling and computational simulation are crucial for the large-scale engineering of biological circuits since they allow the system under design to be simulated prior to implementationin vivo. To support automated, model-driven design it is desirable thatin silicomodels are modular, composable and use standard formats. The synthetic biology design process typically involves the composition of genetic circuits from individual parts. At the most basic level, these parts are representations of genetic features such as promoters, ribosome binding sites (RBSs), and coding sequences (CDSs). However, it is also desirable to model the biological molecules and behaviour that arise when these parts are combinedin vivo. Modular models of parts can be composed and their associated systems simulated, facilitating the process of model-centred design. The availability of databases of modular models is essential to support software tools used in the model-driven design process. In this article, we present an approach to support the development of composable, modular models for synthetic biology, termed Standard Virtual Parts. We then describe a programmatically accessible and publicly available database of these models to allow their use by computational design tools.", "authors": [{"name": "goksel misirli", "link": "http://dl.acm.org/author_page.cfm?id=81458658544"}, {"name": "jennifer hallinan", "link": "http://dl.acm.org/author_page.cfm?id=81442604313"}, {"name": "anil wipat", "link": "http://dl.acm.org/author_page.cfm?id=81100106435"}], "title": "Composable Modular Models for Synthetic Biology", "citations": [], "Metrics": {"Downloads (12 months)": "136\n", "Downloads (6 weeks) ": "9\n", "Downloads (cumulative)": "239\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United Kingdom", "university": null, "affiliation_string": "newcastle university newcastle upon tyne ne1 7ru uk", "city": "newcastle upon tyne", "Name": "goksel misirli"}, {"country": "United Kingdom", "university": null, "affiliation_string": "newcastle university newcastle upon tyne ne1 7ru uk", "city": "newcastle upon tyne", "Name": "jennifer hallinan"}, {"country": "United Kingdom", "university": null, "affiliation_string": "newcastle university newcastle upon tyne ne1 7ru uk", "city": "newcastle upon tyne", "Name": "anil wipat"}]}, "Article No.: 23": {"references": ["J. C. Anderson, E. J. Clarke, and A. P. Arkin. 2006. Environmentally controlled invasion of cancer cells by engineering bacteria. J. Mol. Biol. 355, 619--627.\n", "A. Arkin. 2008. Setting the standard in synthetic biology. Nature Biotech. 26, 771--774.\n", "S. Atsumi and J. C. Liao 2008. Metabolic engineering for advanced biofuels production from Escherichia coli. Curr. Opin. Biotech. 19, 5, 414--419. Tissue, cell and pathway engineering.\n", "Adnan Aziz , Kumud Sanwal , Vigyan Singhal , Robert Brayton, Model-checking continuous-time Markov chains, ACM Transactions on Computational Logic (TOCL), v.1 n.1, p.162-170, July 2000[doi>10.1145/343369.343402]\n", "Jacob Beal , Jonathan Bachrach, Cells Are Plausible Targets for High-Level Spatial Languages, Proceedings of the 2008 Second IEEE International Conference on Self-Adaptive and Self-Organizing Systems Workshops, p.284-291, October 20-24, 2008[doi>10.1109/SASOW.2008.14]\n", "S. Bhatia and D. Densmore. 2013. Pigeon: A design visualizer for synthetic biology. ACS Synth. Biol. 2, 6, 348--350.\n", "L. Bilitchenko, A. Liu, S. Cheung, E. Weeding, B. Xia, M. Leguia, J. C. Anderson, and D. Densmore. 2011. Eugene - A domain specific language for specifying and constraining synthetic biological parts, devices, and systems. PLoS ONE 6, 4.\n", "K. Burrage, M. Hegland, S. Macnamara, and R. Sidje. 2006. A Krylov-based finite state projection algorithm for solving the chemical master equation arising in the discrete modelling of biological systems. In Mam 2006: Markov Anniversary Meeting: An International Conference to Celebrate the 150th Anniversary of the birth of A.A. Markov, A. N. Langville and W. J. Stewart, Eds., Boston Books, Charleston, SC, 21--38.\n", "Y. Cai, M. L. Wilson, and J. Peccoud. 2010. GenoCAD for iGEM: A grammatical approach to the design of standard-compliant constructs. Nucleic Acids Res. 38, 8, 2637--2644.\n", "Y. Cao, D. T. Gillespie, and L. R. Petzold. 2006. Efficient step size selection for the tau-leaping simulation method. J. Chem. Phys. 124.\n", "I. Cases and V. de Lorenzo. 2005. Genetically modified organisms for the environment: Stories of success and failure and what we have learned from them. Int. Microbiol. 8, 213--222.\n", "D. Chandran, F. T. Bergmann, and H. M. Sauro. 2009. TinkerCell: Modular CAD tool for synthetic biology. J. Biol. Eng. 3, 19.\n", "Federica Ciocchetta , Andrea Degasperi , Jane Hillston , Muffy Calder, Some Investigations Concerning the CTMC and the ODE Model Derived From Bio-PEPA, Electronic Notes in Theoretical Computer Science (ENTCS), v.229 n.1, p.145-163, February, 2009[doi>10.1016/j.entcs.2009.02.010]\n", "M. Elowitz and S. Leibler. 2000. A synthetic oscillatory network of transcriptional regulators. Nature 403, 6767, 335--338.\n", "D. Endy. 2005. Foundations for engineering biology. Nature 438, 449--453.\n", "T. S. Gardner, C. R. Cantor, and J. J. Collins. 2000. Construction of a genetic toggle switch in Escherichia coli. Nature 403, 339--342.\n", "M. Gibson and J. Bruck. 2000. Efficient exact stochastic simulation of chemical systems with many species and many channels. J. Phys. Chem. A 104, 1876--1889.\n", "D. T. Gillespie. 1977. Exact stochastic simulation of coupled chemical reactions. J. Phys. Chem. 81, 25, 2340--2361.\n", "D. T. Gillespie and L. R. Petzold. 2003. Tau leaping. J. Chem. Phys. 119, 8229--8234.\n", "D. T. Gillespie, M. Roh, and L. R. Petzold. 2009. Refining the weighted stochastic simulation algorithm. J. Chem Phys. 130, 17.\n", "E. Moritz Hahn , Holger Hermanns , Bj\u00f6rn Wachter , Lijun Zhang, Time-Bounded Model Checking of Infinite-State Continuous-Time Markov Chains, Fundamenta Informaticae, v.95 n.1, p.129-155, January 2009\n", "Thomas A. Henzinger , Maria Mateescu , Verena Wolf, Sliding Window Abstraction for Infinite Markov Chains, Proceedings of the 21st International Conference on Computer Aided Verification, June 26-July 02, 2009, Grenoble, France[doi>10.1007/978-3-642-02658-4_27]\n", "Andrew Hinton , Marta Kwiatkowska , Gethin Norman , David Parker, PRISM: a tool for automatic verification of probabilistic systems, Proceedings of the 12th international conference on Tools and Algorithms for the Construction and Analysis of Systems, March 25-April 02, 2006, Vienna, Austria[doi>10.1007/11691372_29]\n", "J.-P. Katoen, D. Klink, M. Leucker, and V. Wolf. 2012. Three-valued abstraction for probabilistic systems. J. Log. Algebr. Program. 81, 4, 356--389.\n", "Hiroyuki Kuwahara, Model abstraction and temporal behavior analysis of genetic regulatory networks, University of Utah, Salt Lake City, UT, 2007\n", "H. Kuwahara, C. Madsen, I. Mura, C. Myers, A. Tejada, and C. Winstead. 2010. Efficient stochastic simulation to analyze targeted properties of biological systems. In Stochastic Control, C. Myers, Ed., Sciyo, 505--532.\n", "H. Kuwahara and I. Mura. 2008. An efficient and exact stochastic simulation method to analyze rare events in biochemical systems. J. Chem. Phys. 129, 16.\n", "Hiroyuki Kuwahara , Chris J. Myers , Michael S. Samoilov , Nathan A. Barker , Adam P. Arkin, Automated abstraction methodology for genetic regulatory networks, Transactions on Computational Systems Biology VI, Springer-Verlag, Berlin, Heidelberg, 2006\n", "Marta Kwiatkowska , Gethin Norman , David Parker, Stochastic model checking, Proceedings of the 7th international conference on Formal methods for performance evaluation, p.220-270, May 28-June 02, 2007, Bertinoro, Italy\n", "C. Madsen. 2013. Stochastic analysis of synthetic genetic circuits. Ph.D. thesis, University of Utah.\n", "M.A. Marchisio , J. Stelling, Computational design of synthetic gene circuits with composable parts, Bioinformatics, v.24 n.17, p.1903-1910, September 2008[doi>10.1093/bioinformatics/btn330]\n", "M. A. Marchisio and J. Stelling. 2011. Automatic design of digital synthetic gene circuits. PLoS Comput. Biol. 7, 2.\n", "H. H. McAdams and A. Arkin. 1999. Genetic regulation at the nanomolar scale: It's a noisy business. Trends Genet. 15, 2, 65--69.\n", "D. E. Muller and W. S. Bartky. 1959. A theory of asynchronous circuits. In Proceedings of the International Symposium on the Theory of Switching. Harvard University Press, Cambridge, MA, 204--243.\n", "B. Munsky and M. Khammash. 2006. The finite state projection algorithm for the solution of the chemical master equation. J. Chem. Phys. 124, 4.\n", "C. J. Myers. 2009. Engineering Genetic Circuits. Chapman and Hall/CRC.\n", "Chris J. Myers , Nathan Barker , Kevin Jones , Hiroyuki Kuwahara , Curtis Madsen , Nam-Phuong D. Nguyen, iBioSim, Bioinformatics, v.25 n.21, p.2848-2849, November 2009[doi>10.1093/bioinformatics/btp457]\n", "N. Nguyen, C. Myers, H. Kuwahara, C. Winstead, and J. Keener. 2010. Design and analysis of a robust genetic Muller C-element. J. Theoret. Biol. 264, 2, 174--187.\n", "M. Pedersen and A. Phillips. 2009. Towards programming languages for genetic engineering of living cells. J. Roy. Soc. Interface 6, (Suppl. 4), S437--S450.\n", "William H. Press , Saul A. Teukolsky , William T. Vetterling , Brian P. Flannery, Numerical recipes in C (2nd ed.): the art of scientific computing, Cambridge University Press, New York, NY, 1992\n", "J. Quinn, J. Beal, S. Bhatia, P. Cai, J. Chen, K. Clancy, N. J. Hillson, M. Galdzicki, A. Maheshwari, P. Umesh, M. Pocock, C. Rodriguez, G.-B. Stan, and D. Endy. 2013. Synthetic biology open language visual (SBOL Visual), Version 1.0.0. BBF RFC 93.\n", "C. V. Rao and A. P. Arkin. 2003. Stochastic chemical kinetics and the quasi-steady-state assumption: Application to the gillespie algorithm. J. Phys. Chem. 118, 11.\n", "D.-K. Ro, E. M. Paradise, M. Ouellet, K. J. Fisher, K. L. Newman, J. M. Ndungu, K. A. Ho, R. A. Eachus, T. S. Ham, J. Kirby, M. C. Y. Chang, S. T. Withers, Y. Shiba, R. Sarpong, and J. D. Keasling. 2006. Production of the antimalarial drug percursor artemisinic acid in engineered yeast. Nature 440.\n", "A. Slepoy, A. P. Thompson, and S. J. Plimpton. 2008. A constant-time kinetic monte carlo algorithm for simulation of large biochemical reaction networks. J. Chem. Phys. 128, 20, 205101.\n", "W. J. Stewart. 1994. Introduction to the Numerical Solution of Markov Chains. Priceton University Press, Princeton, NJ.\n", "J. Stricker, S. Cookson, M. Bennett, W. Mather, L. Tsimring, and J. Hasty. 2008. A fast, robust and tunable synthetic gene oscillator. Nature 456, 516--519.\n", "S. H. Strogatz. 1994. Nonlinear Dynamics and Chaos: With Applications to Physics, Biology, Chemistry and Engineering. Westview Press.\n", "D. Thieffry and R. Thomas. 1995. Dynamical behaviour of biological networks: Immunity control in bacteriophage lamabda. Bull. Math. Biol. 57, 2, 277--297.\n", "R. Thomas. 1991. Regulatory metworks seen as asynchronous automata: A logical description. J. Theoret. Biol. 153, 1--23.\n", "J. Tyson and H. Othmer. 1978. The dynamics of feedback control circuits in biochemical pathways. Prog. Theoret. Biol. 5, 1--62.\n", "P. Waage and C. M. Guldberg. 1864. Studies concerning affinity. Forhandlinger: Videnskabs - Selskabet i Christinia 35.\n", "C. Winstead, C. Madsen, and C. J. Myers. 2010. iSSA: An incremental stochastic simulation algorithm for genetic circuits. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). IEEE, 553--556.\n", "B. Yordanov, J. Tumova, C. Belta, I. Cerna, and J. Barnat. 2010. Formal analysis of piecewise affine systems through formula-guided refinement. In Proceedings of the 49th IEEE Conference on Decision and Control (CDC). 5899--5904.\n", "H\u00e5kan L. S. Younes , Marta Kwiatkowska , Gethin Norman , David Parker, Numerical vs. statistical probabilistic model checking, International Journal on Software Tools for Technology Transfer (STTT), v.8 n.3, p.216-228, June 2006[doi>10.1007/s10009-005-0187-8]\n"], "doi": "doi>10.1145/2644817", "ref_links": {}, "abstract": "Synthetic genetic circuits have a number of exciting potential applications such as cleaning up toxic waste, hunting and killing tumor cells, and producing drugs and bio-fuels more efficiently. When designing and analyzing genetic circuits, researchers are often interested in the probability of observing certain behaviors. Discerning these probabilities typically involves simulating the circuit to produce some time series data and computing statistics over the resulting data. However, for very rare behaviors of complex genetic circuits, it becomes computationally intractable to obtain good results as the number of required simulation runs grows exponentially. It is, therefore, necessary to apply numerical methods to determine these probabilities directly. This article describes howstochastic model checking, a method for determining the likelihood that certain events occur in a system, can by applied to models of genetic circuits by translating them intocontinuous-time Markov chains(CTMCs) and analyzing them usingMarkov chain analysisto checkcontinuous stochastic logic(CSL) properties. The utility of this approach is demonstrated with several case studies illustrating how this method can be used to perform design space exploration of two genetic oscillators and two genetic state-holding elements. Our results show that this method results in a substantial speedup as compared with conventional simulation-based approaches.", "authors": [{"name": "curtis madsen", "link": "http://dl.acm.org/author_page.cfm?id=81448595434"}, {"name": "zhen zhang", "link": "http://dl.acm.org/author_page.cfm?id=99658668389"}, {"name": "nicholas roehner", "link": "http://dl.acm.org/author_page.cfm?id=99658674282"}, {"name": "chris winstead", "link": "http://dl.acm.org/author_page.cfm?id=81100451196"}, {"name": "chris myers", "link": "http://dl.acm.org/author_page.cfm?id=81406598362"}], "title": "Stochastic Model Checking of Genetic Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "63\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "121\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "united kingdom", "university": null, "affiliation_string": "newcastle university united kingdom", "city": null, "Name": "curtis madsen"}, {"country": "Jordan", "university": null, "affiliation_string": "university of utah salt lake city ut", "city": "salt", "Name": "zhen zhang"}, {"country": "Jordan", "university": null, "affiliation_string": "university of utah salt lake city ut", "city": "salt", "Name": "nicholas roehner"}, {"country": null, "university": null, "affiliation_string": "utah state university logon ut", "city": null, "Name": "chris winstead"}, {"country": "Jordan", "university": null, "affiliation_string": "university of utah salt lake city ut", "city": "salt", "Name": "chris myers"}]}, "Article No.: 24": {"references": ["M. Amos, P. Dittrich, J. McCaskill, and S. Rasmussen. 2011. Biological and chemical information technologies. In Proceedings from the 2nd European Future Technologies Conference and Exhibition (FET'11). Procedia Computer Science, 56--60.\n", "Giorgio Bacci , Marino Miculan, Measurable stochastics for Brane Calculus, Theoretical Computer Science, 431, p.117-136, May, 2012[doi>10.1016/j.tcs.2011.12.055]\n", "P. A. Beales and T. K. Vanderlick. 2007. Specific binding of different vesicle populations by the hybridization of membrane-anchored DNA. J. Phys. Chem. A 111, 49, 12372--12380.\n", "M. D. Best. 2009. Click chemistry and bioorthogonal reactions: Unprecedented selectivity in the labeling of biological molecules. Biochemistry 48, 28, 6571--6584.\n", "P. L. Biancaniello, J. C. Crocker, D. A. Hammer, and V. T. Milam. 2007. DNA-mediated phase behavior of microsphere suspensions. Langmuir 23, 5, 2688--2693.\n", "P. L. Biancaniello, A. J. Kim, and J. C. Crocker. 2005. Colloidal interactions and self-assembly using DNA hybridization. Phys. Rev. Lett. 94, 5, 058302.\n", "J. Bibette, F. Leal Calderon, and P. Poulin. 1999. Emulsions: Basic principles. Rep. Prog. Phys. 62, 6, 969.\n", "Jonathan Blakes , Jamie Twycross , Francisco Jose Romero-Campero , Natalio Krasnogor, The Infobiotics Workbench, Bioinformatics, v.27 n.23, p.3323-3324, December 2011[doi>10.1093/bioinformatics/btr571]\n", "P.-Y. Bolinger, D. Stamou, and H. Vogel. 2004. Integrated nanoreactor systems: Triggering the release and mixing of compounds inside single vesicles. J. ACS 126, 28, 8594--8595.\n", "J. S. Bonifacino and B. S. Glick. 2004. The mechanisms of vesicle budding and fusion. Cell 116, 2, 153--166.\n", "C. Boyer and J. A. Zasadzinski. 2007. Multiple lipid compartments slow vesicle contents release in lipases and serum. ACS Nano 1, 3, 176--182.\n", "I. Canton and G. Battaglia. 2012. Endocytosis at the nanoscale. Chem. Soc. Rev. 41, 7, 2718.\n", "Luca Cardelli, Brane calculi, Proceedings of the 20 international conference on Computational Methods in Systems Biology, May 26-28, 2004, Paris, France[doi>10.1007/978-3-540-25974-9_24]\n", "Luca Cardelli, Strand algebras for DNA computing, Natural Computing: an international journal, v.10 n.1, p.407-428, March     2011[doi>10.1007/s11047-010-9236-7]\n", "P. Carrara, P. Stano, and P. L. Luisi. 2012. Giant vesicles colonies: A model for primitive cell communities. ChemBioChem 13, 10, 14971502.\n", "F. Caschera, P. Stano, and P. L. Luisi. 2010. Reactivity and fusion between cationic vesicles and fatty acid anionic vesicles. J. Coll. Interf. Sci. 345, 2, 561--565.\n", "F. Caschera, T. Sunami, T. Matsuura, H. Suzuki, and M. Hanczyc. 2011. Programmed vesicle fusion triggers gene expression. Langmuir 27, 21, 13082--13090.\n", "V. Cavalli, M. Corti, and J. Gruenberg. 2001. Endocytosis and signaling cascades: A close encounter. FEBS Lett. 498, 23, 190--196.\n", "Y. M. Chan, B. van Lengerich, and S. G. Boxer. 2009. Effects of linker sequences on vesicle fusion mediated by lipid-anchored DNA oligonucleotides. Proc. Nat. Acad. Sci. 106, 4, 979--984.\n", "J. C. Chaplin, N. A. Russell, and N. Krasnogor. 2012. Implementing conventional logic unconventionally: Photochromic molecular populations as registers and logic gates. Biosystems 109, 1, 35--51.\n", "Y. Chen, N. Dalchau, N. Srinivas, A. Phillips, L. Cardelli, D. Soloveichik, and G. Seelig. 2013. Programmable chemical controllers made from DNA. Nat. Nanotech. 8, 10, 755--762.\n", "D. T. Chiu, C. F. Wilson, F. Rytts\u00e9n, et al. 1999. Chemical transformations in individual ultrasmall biomimetic containers. Science 283, 5409, 1892--1895.\n", "S. Cobbe, S. Connolly, D. Ryan, L. Nagle, R. Eritja, and D. Fitzmaurice. 2003. DNA-controlled assembly of protein-modified gold nanocrystals. J. Phys. Chem. B 107, 2, 470--477.\n", "H. Fellermann and L. Cardelli. 2014. Programmable chemistry in DNA addressable bioreactors. J. R. Soc. Interface, 11, 99. doi: 10.1098/rsif.2013.0987\n", "S. F. Fenz and K. Sengupta. 2012. Giant vesicles as cell models. Integrat. Biol. 4, 9, 982.\n", "C. M. Franzin and P. M. Macdonald. 1997. Detection and quantification of asymmetric lipid vesicle fusion using deuterium NMR. Biochemistry 36, 9, 2360--2370.\n", "Rudolf M. F\u00fcchslin , Andrej Dzyakanchuk , Dandolo Flumini , Helmut Hauser , Kenneth J. Hunt , Rolf H. Luchsinger , Benedikt Reller , Stephan Scheidegger , Richard Walker, Morphological computation and morphological control: Steps toward a formal theory and applications, Artificial Life, v.19 n.1, p.9-34, Winter 2013[doi>10.1162/ARTL_a_00079]\n", "R. M. F\u00fcchslin, T. Maeke, U. Tangen, and J. S. McCaskill. 2006. Evolving inductive generalization via genetic self-assembly. Adv. Complex Syst. 09, 01n02 (March), 1--29.\n", "Z. J. Gartner and C. R. Bertozzi. 2009. Programmed assembly of 3-dimensional microtissues with defined cellular connectivity. Proc. Nat. Acad. Sci. 106, 12, 4606--4610.\n", "M. Hadorn, E. Boenzli, K. T. Srensen, D. De Lucrezia, M. M. Hanczyc, and T. Yomo. 2013. Defined DNA-mediated assemblies of gene-expressing giant unilamellar vesicles. Langmuir 29, 49, 15309--15319.\n", "M. Hadorn, E. Bonzli, H. Fellermann, P. Eggenberger Hotz, and M. Hanczyc. 2012. Specific and reversible DNA-directed self-assembly of emulsion droplets. Proc. Nat. Acad. Sci. USA 109, 47.\n", "M. Hadorn and P. Eggenberger Hotz. 2010. DNA-mediated self-assembly of artificial vesicles. PLoS One 5, 3, e9886.\n", "C. K. Haluska, K. A. Riske, V. Marchi-Artzner, J.-M. Lehn, R. Lipowsky, and R. Dimova. 2006. Time scales of membrane fusion revealed by direct imaging of vesicle fusion with high temporal resolution. Proc. Nat. Acad. Sci. 103, 43, 15841--15846.\n", "K. Ishikawa, K. Sato, Y. Shima, I. Urabe, and T. Yomo. 2004. Expression of a cascading genetic network within liposomes. FEBS Lett. 576, 387--390.\n", "A. Jesorka and O. Orwar. 2008. Liposomes: Technologies and analytical applications. Ann. Rev. Anal. Chem. 1, 1, 801--832.\n", "S. Kim, M. S. Turker, E. Y. Chi, S. Sela, and G. M. Martin. 1983. Preparation of multivesicular liposomes. Biochim. Biophys. Acta (BBA) - Biomembranes 728, 3, 339--348.\n", "K. M. Koeller and C. Wong. 2000. Complex carbohydrate synthesis tools for glycobiologists: Enzyme-based approach and programmable one-pot strategies. Glycobiology 10, 11, 1157--1169.\n", "H. C. Kolb, M. G. Finn, and K. B. Sharpless. 2001. Click chemistry: Diverse chemical function from a few good reactions. Angewandte Chemie Int. Ed. 40, 11, 20042021.\n", "H. C Kolb and K. B. Sharpless. 2003. The growing impact of click chemistry on drug discovery. Drug Discovery Today 8, 24, 1128--1137.\n", "S. B. Kulkarni, G. V. Betageri, and M. Singh. 1995. Factors affecting microencapsulation of drugs in liposomes. J. Microencapsul. 12, 3, 229--246.\n", "T. Kurpiers and H. D. Mootz. 2009. Bioorthogonal ligation in the spotlight. Angewandte Chem. Int. Ed. 48, 10, 17291731.\n", "M. R. Lakin, S. Youssef, L. Cardelli, and A. Phillips. 2012. Abstractions for DNA circuit design. J R Soc Interf. 9, 68, 470--486.\n", "D. D. Lasic. 1988. The mechanism of vesicle formation. Biochem. J. 256, 1, 1--11.\n", "M. E. Leunissen, R. Dreyfus, F. C. Cheong, D.d G. Grier, R. Sha, N. C. Seeman, and P. M. Chaikin. 2009. Switchable self-protected attractions in DNA-functionalized colloids. Nat. Mater. 8, 7, 590--595.\n", "N. A. Licata and A. V. Tkachenko. 2006. Statistical mechanics of DNA-mediated colloidal aggregation. Phys. Rev. E 74, 4, 041408.\n", "Leong T. Lui, Xuan Xue, Cheng Sui, Alan Brown, David I. Pritchard, Nigel Halliday, Klaus Winzer, Steven M. Howdle, Francisco Fernandez-Trillo, Natalio Krasnogor, and Cameron Alexander. 2013. Bacteria clustering by polymers induces the expression of quorum-sensing-controlled phenotypes. Nat. Chem. 5, 12, 1058--1065.\n", "E. Peter Magennis, Francisco Fernandez-Trillo, Cheng Sui, Sebastian G. Spain, David J. Bradshaw, David Churchley, Giuseppe Mantovani, Klaus Winzer, and Cameron Alexander. 2014. Bacteria-instructed synthesis of polymers for self-selective microbial binding and labelling. Nat. Mater. 13, 7, 748--755.\n", "J. P. Magnusson, F. Fernndez-Trillo, G. Sicilia, S. G. Spain, and C. Alexander. 2014. Programmed assembly of polymerDNA conjugate nanoparticles with optical readout and sequence-specific activation of biorecognition. Nanoscale 6, 4, 2368.\n", "Carlos Mart\u00edn-Vide , Gheorghe Paun , Juan Pazos , Alfonso Rodr\u00edguez-Pat\u00f3n, Tissue P systems, Theoretical Computer Science, v.296 n.2, p.295-326, 8 March 2003[doi>10.1016/S0304-3975(02)00659-X]\n", "T. Maruyama, H. Yamamura, M. Hiraki, Y. Kemori, H. Takata, and M. Goto. 2008. Directed aggregation and fusion of lipid vesicles induced by DNA-surfactants. Coll. Surf. B: Biointerfaces 66, 1, 119--124.\n", "C. A. Mirkin, R. L. Letsinger, R. C. Mucic, and J. J. Storhoff. 1996. A DNA-based method for rationally assembling nanoparticles into macroscopic materials. Nature 382, 6592, 607--609.\n", "O. Mondrag\u00f3n-Palomino, T. Danino, J. Selimkhanov, L. Tsimring, and J. Hasty. 2011. Entrainment of a population of synthetic genetic oscillators. Science 333, 6047, 1315--1319.\n", "P.-A. Monnard. 2003. Liposome-entrapped polymerases as models for microscale/nanoscale bioreactors. J. Membr. Biol. 191, 2, 87--97.\n", "C. Nardin, J. Widmer, M. Winterhalter, and W. Meier. 2001. Amphiphilic block copolymer nanocontainers as bioreactors. Euro. Phys. J. E 4, 403--410.\n", "V. Noireaux and A. Libchaber. 2004. A vesicle bioreactor as a step toward an artificial cell assembly. Proc. Nat. Acad. Sci. USA 101, 51, 17669--17674.\n", "S. M. Nomura, K. Tsumoto, T. Hamada, K. Akiyoshi, Y. Nakatani, and K. Yoshikawa. 2003. Gene expression within cell-sized lipid vesicles. ChemBioChem 4, 11, 11721175.\n", "Gheorghe P\u0103un, Computing with membranes, Journal of Computer and System Sciences, v.61 n.1, p.108-143, August.1.2000[doi>10.1006/jcss.1999.1693]\n", "S. Rasmussen, M. Bedau, L. Chen, D. Deamer, D. Krakauer, N. Packard, and P. Stadler (Eds.). 2008. Protocells: Bridging Nonliving and Living Matter. MIT Press, Cambridge, MA.\n", "S. Regot, J. Macia, N. Conde, K. Furukawa, J. Kjell\u00e9n, T. Peeters, S. Hohmann, E. de Nadal, F. Posas, and R. Sol\u00e9. 2011. Distributed biological computation with multicellular engineered networks. Nature 469, 7329, 207--211.\n", "B. Reller. 2010. Programmable self-assembling spatially heterogeneous micro-reactors. MSc thesis. University of Zurich.\n", "A. Richard, V. Marchi-Artzner, M.-N. Lalloz, M.-J. Brienne, F. Artzner, T. Gulik-Krzywicki, M.-A. Guedeau-Boudeville, and J.-M. Lehn. 2004. Fusogenic supramolecular vesicle systems induced by metal ion binding to amphiphilic ligands. Proc. Nat. Acad. Sci. USA 101, 43, 15279--15284.\n", "F. J. Romero-Campero, J. Twycross, M. Cmara, M. Bennett, M. Gheorghe, and N. Krasnogor. 2009. Modular assembly of cell systems biology models using P systems. Int. J. Found. Comput. Sci. 20, 03, 427--442.\n", "R. Roodbeen and J. C. M. van Hest. 2009. Synthetic cells and organelles: Compartmentalization strategies. BioEssays 31, 12, 1299--1308.\n", "P. W. K. Rothemund. 2006. Folding DNA to create nanoscale shapes and patterns. Nature 440, 7082, 297--302.\n", "J. E. Rothman. 1981. The golgi apparatus: Two organelles in tandem. Science 213, 4513, 1212--1219.\n", "J. E. Rothman. 1994. Mechanisms of intracellular protein transport. Nature 372, 6501, 55--63.\n", "D. Sanassy, H. Fellermann, N. Krasnogor, S. Konur, L. M. Mierla, M. Gheorghe, C. Ladroue, and S. Kalvala. 2014. Modelling and stochastic simulation of synthetic biological Boolean gates. In Proceedings of the 16th IEEE International Conference on High Performance Computing and Communications. IEEE Publishing.\n", "N. C. Seeman. 2003. DNA in a material world. Nature 421, 6921, 427--431.\n", "R. Silva-Rocha and V. de Lorenzo. 2008. Mining logic gates in prokaryotic transcriptional regulation networks. FEBS Lett. 582, 8, 1237--1244.\n", "J. Smaldon, F. J. Romero-Campero, F. F. Trillo, M. Gheorghe, C. Alexander, and N. Krasnogor. 2010. A computational study of liposome logic: towards cellular computing from the bottom up. Syst. Synthet. Biol. 4, 3, 157--179.\n", "G. Stengel, R. Zahn, and F. H\u00f6\u00f6k. 2007. DNA-induced programmable fusion of phospholipid vesicles. J. Amer. Chem. Soc. 129, 31, 9584--9585.\n", "B. St\u00e4dler, D. Falconnet, I. Pfeiffer, F. H\u00f6\u00f6k, and J. V\u00f6r\u00f6s. 2004. Micropatterning of DNA-tagged vesicles. Langmuir 20, 26, 11348--11354.\n", "T. Sunami, F. Caschera, Y. Morita, T. Toyota, K. Nishimura, T. Matsuura, H. Suzuki, M. M. Hanczyc, and T. Yomo. 2010. Detection of association and fusion of giant vesicles using a fluorescence-activated cell sorter. Langmuir 26, 19, 15098--15103.\n", "A. Tamsir, J. J. Tabor, and C. A. Voigt. 2011. Robust multicellular computing using genetically encoded NOR gates and chemical \u2018wires\u2019. Nature 469, 7329, 212--215.\n", "H. Terasawa, K. Nishimura, H. Suzuki, T. Matsuura, and T. Yomo. 2012. Coupling of the fusion and budding of giant phospholipid vesicles containing macromolecules. Proc. Nat. Acad. Sci. USA 109, 16, 5942--5947.\n", "C. K. Tison and V. T. Milam. 2007. Reversing DNA-mediated adhesion at a fixed temperature. Langmuir 23, 19, 9728--9736.\n", "V. P. Torchilin. 2005. Recent advances with liposomes as pharmaceutical carriers. Nat. Rev. Drug Disc. 4, 2, 145--160.\n", "M.-P. Valignat, O. Theodoly, J. C. Crocker, W. B. Russel, and P. M. Chaikin. 2005. Reversible self-assembly and directed assembly of DNA-linked micrometer-sized colloids. Proc. Nat. Acad. Sci. USA 102, 12, 4225--4229.\n", "A. Varki. 1993. Biological roles of oligosaccharides: All of the theories are correct. Glycobiology 3, 2, 97--130.\n", "G. Villar, A. D. Graham, and H. Bayley. 2013. A tissue-like printed material. Science 340, 6128, 48--52.\n", "P. Waage and C. M. Gulberg. 1986. Studies concerning affinity. J. Chem. Ed. 63, 12, 1044.\n", "S. A. Walker, M. T. Kennedy, and J. A. Zasadzinski. 1997. Encapsulation of bilayer vesicles by self-assembly. Nature 387, 6628, 61--64.\n", "M. S. Weyland, H. Fellermann, M. Hadorn, D. Sorek, D. Lancet, S. Rasmussen, and R. M. F\u00fcchslin. 2013. The MATCHIT automaton: Exploiting compartmentalization for the synthesis of branched polymers. Computat. Math. Meth. Med. 2013, 467428.\n", "G. M. Whitesides and M. Boncheva. 2002. Beyond molecules: Self-assembly of mesoscopic and macroscopic components. Proc. Nat. Acad. Sci. USA 99, 8, 4769--4774.\n", "E. Winfree, F. Liu, L. A. Wenzler, and N. C. Seeman. 1998. Design and self-assembly of two-dimensional DNA crystals. Nature 394, 6693, 539--544.\n", "H. Zhang, G. Wang, and H. Yang. 2011. Drug delivery systems for differential release in combination therapy. Exp. Opin. Drug Del. 8, 2, 171--190.\n"], "doi": "doi>10.1145/2667231", "ref_links": {}, "abstract": "Biological systems employ compartmentalization and other co-localization strategies in order to orchestrate a multitude of biochemical processes by simultaneously enabling \u201cdata hiding\u201d and modularization. This article presents recent research that embraces compartmentalization and co-location as an organizational programmatic principle in synthetic biological and biomimetic systems. In these systems, artificial vesicles and synthetic minimal cells are envisioned as nanoscale reactors for programmable biochemical synthesis and as chassis for molecular information processing. We present P systems, brane calculi, and the recently developedchemtainer calculusas formal frameworks providing data hiding and modularization and thus enabling the representation of highly complicated hierarchically organized compartmentalized reaction systems. We demonstrate how compartmentalization can greatly reduce the complexity required to implement computational functionality, and how addressable compartments permit the scaling-up of programmable chemical synthesis.", "authors": [{"name": "harold fellermann", "link": "http://dl.acm.org/author_page.cfm?id=81336488758"}, {"name": "maik hadorn", "link": "http://dl.acm.org/author_page.cfm?id=81388598408"}, {"name": "rudolf m fuchslin", "link": "http://dl.acm.org/author_page.cfm?id=81479646783"}, {"name": "natalio krasnogor", "link": "http://dl.acm.org/author_page.cfm?id=81362590912"}], "title": "Formalizing Modularization and Data Hiding in Synthetic Biology", "citations": [], "Metrics": {"Downloads (12 months)": "43\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "102\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "united kingdom", "university": null, "affiliation_string": "newcastle university united kingdom", "city": null, "Name": "harold fellermann"}, {"country": "switzerland", "university": "swiss federal institute of technology zurich", "affiliation_string": "swiss federal institute of technology zurich switzerland", "city": "zurich", "Name": "maik hadorn"}, {"country": "switzerland", "university": "zurich university of applied sciences winterthur", "affiliation_string": "zurich university of applied sciences winterthur switzerland", "city": "winterthur", "Name": "rudolf m fuchslin"}, {"country": "united kingdom", "university": null, "affiliation_string": "newcastle university united kingdom", "city": null, "Name": "natalio krasnogor"}]}, "Article No.: 26": {"references": ["Nada Amin , William Thies , Saman Amarasinghe, Computer-aided design for microfluidic chips based on multilayer soft lithography, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA\n", "Ernesto Andrianantoandro, Subhayu Basu, David K. Karig, and Ron Weiss. 2006. Synthetic biology: New engineering rules for an emerging discipline. Molec. Syst. Biol. 2, 1.\n", "Frederick K. Balagadd\u00e9, Lingchong You, Carl L. Hansen, Frances H. Arnold, and Stephen R. Quake. 2005. Long-term monitoring of bacteria undergoing programmed population control in a microchemostat. Science 309, 5731, 137--140.\n", "Subhayu Basu, Yoram Gerchman, Cynthia H. Collins, Frances H. Arnold, and Ron Weiss. 2005. A synthetic multicellular system for programmed pattern formation. Nature 434, 7037, 1130--1134.\n", "Jacob Beal, Ting Lu, and Ron Weiss. 2011. Automatic compilation from high-level biologically-oriented programming language to genetic regulatory networks. PLoS One 6, 8, e22490.\n", "Jacob Beal, Ron Weiss, Douglas Densmore, Aaron Adler, Evan Appleton, Jonathan Babb, Swapnil Bhatia, Noah Davidsohn, Traci Haddock, Joseph Loyall, et al. 2012. An end-to-end workflow for engineering of biological networks from high-level specifications. ACS Synthet. Biol. 1, 8, 317--331.\n", "Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997\n", "Jerome Bonnet, Pakpoom Subsoontorn, and Drew Endy. 2012. Rewritable digital data storage in live cells via engineered control of recombination directionality. Proc. Natl. Acad. Sci. 109, 23, 8884--8889.\n", "Jennifer A. N. Brophy and Christopher A. Voigt. 2014. Principles of genetic circuit design. Nat. Meth. 11, 5, 508--520.\n", "Yizhi Cai, Mandy L. Wilson, and Jean Peccoud. 2010. GenoCAD for iGEM: A grammatical approach to the design of standard-compliant constructs. Nucl. Acids Res. 38, 8, 2637--2644.\n", "Barry Canton, Anna Labno, and Drew Endy. 2008. Refinement and standardization of synthetic biological parts and devices. Nat. Biotechnol. 26, 7, 787--793.\n", "Krishnendu Chakrabarty, Design automation and test solutions for digital microfluidic biochips, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.1, p.4-17, January 2010[doi>10.1109/TCSI.2009.2038976]\n", "Krishnendu Chakrabarty , Jun Zeng, Design automation for microfluidics-based biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.3, p.186-223, October 2005[doi>10.1145/1116696.1116698]\n", "Deepak Chandran, Frank T. Bergmann, Herbert M. Sauro, et al. 2009. TinkerCell: Modular CAD tool for synthetic biology. J. Biol. Eng. 3, 1, 19.\n", "Ramiz Daniel, Jacob R. Rubens, Rahul Sarpeshkar, and Timothy K. Lu. 2013. Synthetic analog computation in living cells. Nature 497, 619--623.\n", "Tal Danino, Octavio Mondrag\u00f3n-Palomino, Lev Tsimring, and Jeff Hasty. 2010. A synchronized quorum of genetic clocks. Nature 463, 7279, 326--330.\n", "Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994\n", "Stephan K. W. Dertinger, Daniel T. Chiu, Noo Li Jeon, and George M. Whitesides. 2001. Generation of gradients having complex shapes using microfluidic networks. Anal. Chem. 73, 6, 1240--1246.\n", "David C. Duffy, J. Cooper McDonald, Olivier J. A. Schueller, and George M. Whitesides. 1998. Rapid prototyping of microfluidic systems in poly (dimethylsiloxane). Anal. Chem. 70, 23, 4974--4984.\n", "Carl Ebeling , Larry McMurchie , Scott A. Hauck , Steven Burns, Placement and routing tools for the Triptych FPGA, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.4, p.473-482, Dec. 1995[doi>10.1109/92.475966]\n", "Michael B. Elowitz and Stanislas Leibler. 2000. A synthetic oscillatory network of transcriptional regulators. Nature 403, 6767, 335--338.\n", "Drew Endy. 2005. Foundations for engineering biology. Nature 438, 7067, 449--453.\n", "M. S. Ferry, I. A. Razinkov, and J. Hasty. 2011. Microfluidics for synthetic biology from design to execution. Meth. Enzymol. 497 (2011), 295.\n", "Ashish Gehani and John Reif. 1999. Micro flow bio-molecular computation. Biosystems 52, 1, 197--216.\n", "Soha Hassoun , Tsutomu Sasao, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001\n", "John P. Hayes, Introduction to Digital Logic Design, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1993\n", "Haiyao Huang and Douglas Densmore. 2014. Integration of microfluidics into the synthetic biology design flow. Lab on a Chip. DOI: http://dx.doi.org/10.1039/C4LC00509K\n", "Ahmad S. Khalil, Timothy K. Lu, Caleb J. Bashor, Cherie L. Ramirez, Nora C. Pyenson, J. Keith Joung, and James J. Collins. 2012. A synthetic biology framework for programming eukaryotic transcription functions. Cell 150, 3, 647--658.\n", "Stefan Klumpp, Zhongge Zhang, and Terence Hwa. 2009. Growth rate-dependent global effects on gene expression in bacteria. Cell 139, 7, 1366--1375.\n", "Benjamin Lin and Andre Levchenko. 2012. Microfluidic technologies for studying synthetic circuits. Curr. Opin. Chem. Biol. 16, 3, 307--317.\n", "Wenming Liu, Li Li, Xuming Wang, Li Ren, Xueqin Wang, Jianchun Wang, Qin Tu, Xiaowen Huang, and Jinyi Wang. 2010. An integrated microfluidic system for studying cell-microenvironmental interactions versatilely and dynamically. Lab on a Chip 10, 13, 1717--1724.\n", "Michael S. Livstone , Ron Weiss , Laura F. Landweber, Automated Design and Programming of a Microfluidic DNA Computer, Natural Computing: an international journal, v.5 n.1, p.1-13, March     2006[doi>10.1007/s11047-005-3803-3]\n", "James C. W. Locke and Michael B. Elowitz. 2009. Using movies to analyse gene circuit dynamics in single cells. Nat. Rev. Microbiol. 7, 5, 383--392.\n", "Timothy K. Lu. 2010. Engineering scalable biological systems. Bioeng. Bugs 1, 6, 378--384.\n", "Javier Mac\u00eda, Francesc Posas, and Ricard V. Sol\u00e9. 2012. Distributed computation: the new wave of synthetic biology devices. Trends Biotechnol. 30, 6, 342--349.\n", "Daniel Mark, Stefan Haeberle, G\u00fcnter Roth, Felix von Stetten, and Roland Zengerle. 2010. Microfluidic lab-on-a-chip platforms: Requirements, characteristics and applications. Chem. Soc. Rev. 39, 3, 1153--1182.\n", "Wajid Hassan Minhass , Paul Pop , Jan Madsen , Felician Stefan Blaga, Architectural synthesis of flow-based microfluidic large-scale integration biochips, Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380403.2380437]\n", "Wajid Hassan Minhass, Paul Pop, Jan Madsen, and Tsung-Yi Ho. 2013. Control synthesis for the flow-based microfluidic large-scale integration biochips. In Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC'13). 205--212.\n", "Tae Seok Moon, Chunbo Lou, Alvin Tamsir, Brynne C. Stanton, and Christopher A. Voigt. 2012. Genetic programs constructed from layered logic gates in single cells. Nature 491, 7423, 249--253.\n", "Lior Nissim and Roy H. Bar-Ziv. 2010. A tunable dual-promoter integrator for targeting of cancer cells. Molec. Syst. Biol. 6, 1. DOI: http://dx.doi.org/10.1038/msb.2010.99\n", "Arthur Prindle, Phillip Samayoa, Ivan Razinkov, Tal Danino, Lev S. Tsimring, and Jeff Hasty. 2012. A sensing array of radically coupled genetic \u201cbiopixels\u201d. Nature 481, 7379, 39--44.\n", "Priscilla E. M. Purnick and Ron Weiss. 2009. The second wave of synthetic biology: from modules to systems. Nat. Rev. Molec. Cell Biol. 10, 6 (2009). 410--422.\n", "Sergi Regot, Javier Macia, N\u00faria Conde, Kentaro Furukawa, Jimmy Kjell\u00e9n, Tom Peeters, Stefan Hohmann, Eul\u00e0lia de Nadal, Francesc Posas, and Ricard Sol\u00e9. 2011. Distributed biological computation with multicellular engineered networks. Nature 469, 7329, 207--211.\n", "Warren C. Ruder, Ting Lu, and James J. Collins. 2011. Synthetic biology moving into the clinic. Science 333, 6047, 1248--1252.\n", "Sumitra Shankar and M. Radhakrishna Pillai. 2011. Translating cancer research by synthetic biology. Molec. BioSyst. 7, 6, 1802--1810.\n", "Samuel K. Sia and George M. Whitesides. 2003. Microfluidic devices fabricated in poly (dimethylsiloxane) for biological studies. Electrophoresis 24, 21, 3563--3576.\n", "Fei Su , Krishnendu Chakrabarty, Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips, Proceedings of the conference on Design, Automation and Test in Europe, p.1202-1207, March 07-11, 2005[doi>10.1109/DATE.2005.115]\n", "F. Su , K. Chakrabarty , R. B. Fair, Microfluidics-Based Biochips: Technology Issues, Implementation Platforms, and Design-Automation Challenges, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.211-223, February 2006[doi>10.1109/TCAD.2005.855956]\n", "Alvin Tamsir, Jeffrey J. Tabor, and Christopher A. Voigt. 2011. Robust multicellular computing using genetically encoded NOR gates and chemical \u201cwires\u201d. Nature 469, 7329, 212--215.\n", "William Thies , John Paul Urbanski , Todd Thorsen , Saman Amarasinghe, Abstraction layers for scalable microfluidic biocomputing, Natural Computing: an international journal, v.7 n.2, p.255-275, June      2008[doi>10.1007/s11047-006-9032-6]\n", "William Thies, John Paul Urbanski, Todd Thorsen, and Saman Amarasinghe. 2009. Programable microfluidics. http://groups.csail.mit.edu/cag/biostream/. (Accessed: 2014-06-17.)\n", "Todd Thorsen, Sebastian J. Maerkl, and Stephen R. Quake. 2002. Microfluidic large-scale integration. Science 298, 5593, 580--584.\n", "Marc A. Unger, Hou-Pu Chou, Todd Thorsen, Axel Scherer, and Stephen R. Quake. 2000. Monolithic microfabricated valves and pumps by multilayer soft lithography. Science 288, 5463, 113--116.\n", "John Paul Urbanski, William Thies, Christopher Rhodes, Saman Amarasinghe, and Todd Thorsen. 2006. Digital microfluidics using soft lithography. Lab on a Chip 6, 1, 96--104.\n", "Christopher A. Voigt. 2006. Genetic parts to program bacteria. Curr. Opin. Biotechnol. 17, 5, 548--557.\n", "C. Joanne Wang, Adriel Bergmann, Benjamin Lin, Kyuri Kim, and Andre Levchenko. 2012. Diverse sensitivity thresholds in dynamic signaling responses by social amoebae. Sci. Signal. 5, 213, ra17.\n", "Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010\n", "Bing Xia, Swapnil Bhatia, Ben Bubenheim, Maisam Dadgar, Douglas Densmore, and J. Christopher Anderson. 2011. Developers and users guide to Clotho v2. 0 A software platform for the creation of synthetic biological systems. Meth. Enzymol 498, 97--135.\n"], "doi": "doi>10.1145/2660773", "ref_links": {"39": "http://dx.doi.org/10.1038/msb.2010.99", "50": "http://groups.csail.mit.edu/cag/biostream/.", "26": "http://dx.doi.org/10.1039/C4LC00509K"}, "abstract": "One goal of synthetic biology is to design and build genetic circuits in living cells for a range of applications. Our incomplete knowledge of the effects of metabolic load and biological \u201ccrosstalk\u201d on the host cell make it difficult to construct multilevel genetic logic circuits in a single cell, limiting the scalability of engineered biological systems. Microfluidic technologies provide reliable and scalable construction of synthetic biological systems by allowing compartmentalization of cells encoding simple genetic circuits and the spatiotemporal control of communication among these cells. This control is achieved via valves on the microfluidics chip which restrict fluid flow when activated. We describe a Computer Aided Design (CAD) framework called \u201cFluigi\u201d for optimizing the layout of genetic circuits on a microfluidic chip, generating the control sequence of the associated signaling fluid valves, and simulating the behavior of the configured biological circuits. We demonstrate the capabilities of Fluigi on a set of Boolean algebraic benchmark circuits found in both synthetic biology and electrical engineering and a set of assay-based benchmark circuits. The integration of microfluidics and synthetic biology has the capability to increase the scale of engineered biological systems for applications in DNA assembly, biosensors, and screening assays for novel orthogonal genetic parts.", "authors": [{"name": "haiyao huang", "link": "http://dl.acm.org/author_page.cfm?id=99658662797"}, {"name": "douglas densmore", "link": "http://dl.acm.org/author_page.cfm?id=81100510739"}], "title": "Fluigi: Microfluidic Device Synthesis for Synthetic Biology", "citations": [], "Metrics": {"Downloads (12 months)": "82\n", "Downloads (6 weeks) ": "10\n", "Downloads (cumulative)": "142\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "haiyao huang"}, {"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "douglas densmore"}]}, "Article No.: 28": {"references": ["A. Barenco et al. 1995. Elementary gates for quantum computation. Phys. Rev. A 52, 3457--3467.\n", "V. Bergholm, J. J. Vartiainen, M. M\u00f6tt\u00f6nen, and M. M. Salomaa. 2005. Quantum circuits with uniformly controlled one-qubit gates. Phys. Rev. A 71, 052330.\n", "Anne Broadbent , Elham Kashefi, Parallelizing quantum circuits, Theoretical Computer Science, v.410 n.26, p.2489-2510, June, 2009[doi>10.1016/j.tcs.2008.12.046]\n", "S. S. Bullock and I. L. Markov. 2003. An elementary two-qubit quantum computation in 23 elementary gates. Phys. Rev. A 68, 012318--012325.\n", "Stephen S. Bullock , Igor L. Markov, Asymptotically optimal circuits for arbitrary n-qubit diagonal comutations, Quantum Information & Computation, v.4 n.1, p.27-47, January 2004\n", "George Cybenko, Reducing Quantum Computations to Elementary Unitary Operations, Computing in Science and Engineering, v.3 n.2, p.27-32, March 2001[doi>10.1109/5992.908999]\n", "T. Hogg, C. Mochon, W. Polak, and E. Rieffel. 1999. Tools for quantum algorithms. Int. J. Mod. Phys. C 10, 1, 1347--1361.\n", "Kazuo Iwama , Yahiko Kambayashi , Shigeru Yamashita, Transformation rules for designing CNOT-based quantum circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514026]\n", "M. M\u00f6tt\u00f6nen, J. J. Vartiainen, V. Bergholm, and M. M. Salomaa. 2004. Quantum circuits for general multiqubit gates. Phys. Rev. Lett. 93, 13, 130502.\n", "M. Nakhara and T. Ohmi. 2008. Quantum Computing: From Linear Algebra to Physical Reaizations (1st Ed.). Taylor and Francis.\n", "Michael A. Nielsen , Isaac L. Chuang, Quantum Computation and Quantum Information: 10th Anniversary Edition, Cambridge University Press, New York, NY, 2011\n", "R. Raussendorf and H. J. Briegel. 2001. A one-way quantum computer. Phys. Rev. Lett. 86, 22 (May 2001), 5188--5191.\n", "Mehdi Saeedi , Mona Arabzadeh , Morteza Saheb Zamani , Mehdi Sedighi, Block-based quantum-logic synthesis, Quantum Information & Computation, v.11 n.3, p.262-277, March 2011\n", "V. V. Shende , S. S. Bullock , I. L. Markov, Synthesis of quantum-logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1000-1010, June 2006[doi>10.1109/TCAD.2005.855930]\n", "Vivek V. Shende , Igor L. Markov, On the CNOT-cost of TOFFOLI gates, Quantum Information & Computation, v.9 n.5, p.461-486, May 2009\n", "V. V. Shende, I. L. Markov, and S. S. Bullock. 2004a. Minimal universal two-qubit quantum circuits. Phys. Rev. A 69 (2004), 062321.\n", "Vivek V. Shende , Igor L. Markov , Stephen S. Bullock, Smaller Two-Qubit Circuits for Quantum Communication and Computation, Proceedings of the conference on Design, automation and test in Europe, p.20980, February 16-20, 2004\n", "Guang Song , Andreas Klappenecker, Optimal realizations of controlled unitary gates, Quantum Information & Computation, v.3 n.2, p.139-156, March 2003\n", "J. J. Vartiainen, M. M\u00f6tt\u00f6nen, and M. M. Salomaa. 2004. Efficient decomposition of quantum gates. Phys. Rev. Lett. 92, 177902.\n", "F. Vatan and C. Williams. 2004. Optimal quantum circuits for general two-qubit gates. Phys. Rev. A 69, 032315.\n", "G. Vidal and C. M. Dawson. 2004. A universal quantum circuit for two-qubit transformations with three CNOT gates. Phys. Rev. A 69, 010301.\n"], "doi": "doi>10.1145/2629526", "ref_links": {}, "abstract": "Quantum logic decomposition refers to decomposing a given quantum gate to a set of physically implementable gates. An approach has been presented to decompose arbitrary diagonal quantum gates to a set of multiplexed-rotation gates aroundzaxis. In this article, a special class of diagonal quantum gates, namely diagonal Hermitian quantum gates, is considered and a new perspective to the decomposition problem with respect to decomposing these gates is presented. It is first shown that these gates can be decomposed to a set that solely consists of multiple-controlled Z gates. Then a binary representation for the diagonal Hermitian gates is introduced. It is shown that the binary representations of multiple-controlled Z gates form a basis for the vector space that is produced by the binary representations of all diagonal Hermitian quantum gates. Moreover, the problem of decomposing a given diagonal Hermitian gate is mapped to the problem of writing its binary representation in the specific basis mentioned previously. Moreover, CZ gate is suggested to be the two-qubit gate in the decomposition library, instead of previously used CNOT gate. Experimental results show that the proposed approach can lead to circuits with lower costs in comparison with the previous ones.", "authors": [{"name": "mahboobeh houshmand", "link": "http://dl.acm.org/author_page.cfm?id=81461649357"}, {"name": "morteza saheb zamani", "link": "http://dl.acm.org/author_page.cfm?id=81325490785"}, {"name": "mehdi sedighi", "link": "http://dl.acm.org/author_page.cfm?id=81331503583"}, {"name": "mona arabzadeh", "link": "http://dl.acm.org/author_page.cfm?id=81474679722"}], "title": "Decomposition of Diagonal Hermitian Quantum Gates Using Multiple-Controlled Pauli Z Gates", "citations": [], "Metrics": {"Downloads (12 months)": "32\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "53\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology iran", "city": "tehran", "Name": "mahboobeh houshmand"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology iran", "city": "tehran", "Name": "morteza saheb zamani"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology iran", "city": "tehran", "Name": "mehdi sedighi"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology iran", "city": "tehran", "Name": "mona arabzadeh"}]}, "Article No.: 31": {"references": ["A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. 1995. Elementary gates for quantum computation. Phys. Rev. 52, 3457--3467.\n", "Charles H. Bennett, Notes on the history of reversible computation, IBM Journal of Research and Development, v.32 n.1, p.16-23, January 1988[doi>10.1147/rd.321.0016]\n", "E. Fredkin and T. Toffoli. 1982. Conservative logic. Int. J. Theoret. Phys. 21, 219--253.\n", "W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]\n", "R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]\n", "D. Maslov , G. W. Dueck , D. M. Miller, Toffoli network synthesis with templates, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.807-817, November 2006[doi>10.1109/TCAD.2005.847911]\n", "D. Maslov , C. Young , D. M. Miller , G. W. Dueck, Quantum Circuit Simplification Using Templates, Proceedings of the conference on Design, Automation and Test in Europe, p.1208-1213, March 07-11, 2005[doi>10.1109/DATE.2005.249]\n", "D. Michael Miller , Robert Wille , Zahra Sasanian, Elementary Quantum Gate Realizations for Multiple-Control Toffoli Gates, Proceedings of the 2011 41st IEEE International Symposium on Multiple-Valued Logic, p.288-293, May 23-25, 2011[doi>10.1109/ISMVL.2011.54]\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Asher Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 6, 3266--3276. DOI: http://dx.doi.org/10.1103/PhysRevA.32.3266\n", "Md. Mazder Rahman and Gerhard W. Dueck. 2012a. An algorithm to find quantum templates. In Proceedings of the IEEE Congress on Evolutionary Computation. 623--629.\n", "Md. Mazder Rahman , Gerhard W. Dueck, Optimal Quantum Circuits of Three Qubits, Proceedings of the 2012 IEEE 42nd International Symposium on Multiple-Valued Logic, p.161-166, May 14-16, 2012[doi>10.1109/ISMVL.2012.43]\n", "Md. Mazder Rahman and Gerhard W. Dueck. 2013a. Properties of quantum templates. In Reversible Computation, Robert Glek and Tetsuo Yokoyama (Eds.), Lecture Notes in Computer Science, vol. 7581, Springer, Berlin Heidelberg, 125--137. DOI: http://dx.doi.org/10.1007/978-3-642-36315-3_10\n", "Md. Mazder Rahman and Gerhard W. Dueck. 2013b. Template matching in quantum circuits optimization. In Proceedings of the Reed-Muller Workshop. 75--79.\n", "Md. Mazder Rahman , Gerhard W. Dueck , Anindita Banerjee, Optimization of reversible circuits using reconfigured templates, Proceedings of the Third international conference on Reversible Computation, p.43-53, July 04-05, 2011, Gent, Belgium[doi>10.1007/978-3-642-29517-1_4]\n", "Md. Mazder Rahman, Gerhard W. Dueck, and Joseph Horton. 2013. Exact template matching using graphs. Tech. Rep. TR13-224. Faculty of Computer Science, University of New Brunswick.\n", "Zahra Sasanian , D. Michael Miller, Transforming MCT circuits to NCVW circuits, Proceedings of the Third international conference on Reversible Computation, p.77-88, July 04-05, 2011, Gent, Belgium[doi>10.1007/978-3-642-29517-1_7]\n", "Zahra Sasanian , Robert Wille , D. Michael Miller, Realizing reversible circuits using a new class of quantum gates, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228368]\n", "Tommaso Toffoli, Reversible Computing, Proceedings of the 7th Colloquium on Automata, Languages and Programming, p.632-644, July 14-18, 1980\n", "Robert Wille , Daniel Gro\u03b2e , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]\n"], "doi": "doi>10.1145/2629537", "ref_links": {"9": "http://dx.doi.org/10.1103/PhysRevA.32.3266", "12": "http://dx.doi.org/10.1007/978-3-642-36315-3_10"}, "abstract": "Quantum circuits are often generated by decomposing gates from networks with classical reversible gates. Only in rare cases, the results are minimal. Post-optimization methods, such as template matching, are employed to reduce the quantum costs of circuits. Quantum templates are derived from identity circuits. All minimal realizations, within certain limitations, can be embedded into templates. Due to this property, templates matching has the potential to reduce quantum costs of circuits. However, one of the difficulties in finding templates matches is due to the mobility of the gates within the circuit. Thus far, template matching procedures have employed heuristics to reduce the search space. This article presents an in-depth study of exact template matching with a set of algorithms. A graph structure with the corresponding circuits facilitates the discovery of potential sequences of templates to be matched, and how exact minimization of circuits can be accomplished. The significance of the proposed method is verified in benchmarks optimization.", "authors": [{"name": "md mazder rahman", "link": "http://dl.acm.org/author_page.cfm?id=81486644484"}, {"name": "gerhard w dueck", "link": "http://dl.acm.org/author_page.cfm?id=81100515521"}, {"name": "joseph d horton", "link": "http://dl.acm.org/author_page.cfm?id=81100077821"}], "title": "An Algorithm for Quantum Template Matching", "citations": [], "Metrics": {"Downloads (12 months)": "50\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "88\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "canada", "university": "university of new brunswick", "affiliation_string": "university of new brunswick fredericton nb canada", "city": "fredericton", "Name": "md mazder rahman"}, {"country": "canada", "university": "university of new brunswick", "affiliation_string": "university of new brunswick fredericton nb canada", "city": "fredericton", "Name": "gerhard w dueck"}, {"country": "canada", "university": "university of new brunswick", "affiliation_string": "university of new brunswick fredericton nb canada", "city": "fredericton", "Name": "joseph d horton"}]}, "Article No.: 25": {"references": ["E. Andrianantoandro, S. Basu, D. K. Karig, and R. Weiss. 2006. Synthetic biology: New engineering rules for an emerging discipline. Molec. Syst. Biol. 2. DOI: http://dx.doi.org/10.1038/msb4100073\n", "Swapnil Bhatia and Douglas Densmore. 2013. Pigeon: A design visualizer for synthetic biology. ACS Synthet. Biol. 2, 6, 348--350. DOI: http://dx.doi.org/10.1021/sb400024s\n", "Lesia Bilitchenko, Adam Liu, Sherine Cheung, Emma Weeding, Bing Xia, Mariana Leguia, J. Christopher Anderson, and Douglas Densmore. 2011. Eugene: A domain specific language for specifying and constraining synthetic biological parts, devices, and systems. PLoS ONE 6, 4 (April), e18882. DOI: http://dx.doi.org/10.1371/journal.pone.0018882\n", "Lukasz J. Bugaj and David V. Schaffer. 2012. Bringing next-generation therapeutics to the clinic through synthetic biology. Curr. Opin. Chem. Biol. 16, 3, 355--361. DOI: http://dx.doi.org/10.1016/j.cbpa.2012.04.009\n", "Stefano Cardinale and Adam Paul Arkin. 2012. Contextualizing context for synthetic biology\u2014identifying causes of failure of synthetic biological systems. Biotech. J. 7, 7, 856--866. DOI: http://dx.doi.org/10.1002/biot.201200085\n", "Joanna Chen, Douglas Densmore, Timothy Ham, Jay Keasling, and Nathan Hillson. 2012. DeviceEditor visual biological CAD canvas. J. Biol. Eng. 6, 1, 1. DOI: http://dx.doi.org/10.1186/1754-1611-6-1\n", "Su Chen , Tomasz Imielinski , Karin Johnsgard , Donald Smith , Mario Szegedy, A dichotomy theorem for typed constraint satisfaction problems, Proceedings of the 9th international conference on Theory and Applications of Satisfiability Testing, August 12-15, 2006, Seattle, WA[doi>10.1007/11814948_23]\n", "Michael J. Czar, Yizhi Cai, and Jean Peccoud. 2009. Writing DNA with GenoCAD. Nucl. Acids Res. 37, Web-Server-Issue (2009), 40--47.\n", "Douglas Densmore and Soha Hassoun. 2012. Design automation for synthetic biological systems. IEEE Design Test Comput. 29, 3, 7--20.\n", "D. Densmore, J. T. Kittleson, L. Bilitchenko, A. Liu, and J. C. Anderson. 2010. Rule based constraints for the construction of genetic devices. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 557--560. DOI: http://dx.doi.org/10.1109/ISCAS.2010.5537540\n", "Drew Endy. 2005. Foundations for engineering biology. Nature 438, 7067, 449--453. DOI: http://dx.doi.org/10.1038/nature04342\n", "Michal Galdzicki, Kevin P. Claney, Ernst Oberortner, et al. 2014. The Synthetic Biology Open Language (SBOL) provides a community standard for communicating designs in synthetic biology. Nat. Biotech. 32, 6 (June), 545--550. DOI: http://dx.doi.org/10.1038/nbt.2891\n", "T. S. Gardner, C. R. Cantor, and J. J. Collins. 2000. Construction of a genetic toggle switch in Escherichia coli. Nature 403, 6767, 339--342. DOI: http://dx.doi.org/10.1038/35002131\n", "John E. Hopcroft , Rajeev Motwani , Jeffrey D. Ullman, Introduction to Automata Theory,  Languages, and Computation (3rd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006\n", "Julius B. Lucks, Lei Qi, Weston R. Whitaker, and Adam P. Arkin. 2008. Toward scalable parts families for predictable design of biological circuits. Curr. Opin. Microbiol. 11, 6, 567--573. DOI: http://dx.doi.org/10.1016/j.mib.2008.10.002, Growth and Development: Eukaryotes/Prokaryotes.\n", "R. McNaughton and S. Papert. 1971. Counter-free automata. Tech. Rep. 65, MIT.\n", "Oliver Purcell, Jean Peccoud, and Timothy K. Lu. 2014. Rule-based design of synthetic transcription factors in eukaryotes. ACS Synthet. Biol. 3, 10, 737--744. DOI: http://dx.doi.org/10.1021/sb400134k\n", "Priscilla E. M. Purnick and Ron Weiss. 2009. The second wave of synthetic biology: From modules to systems. Nat. Reviews. Mole. Cell Biol. 10, 410--22. DOI: http://dx.doi.org/10.1038/nrm2698\n", "Adrian Randall, Patrick Guye, Saurabh Gupta, Xavier Duportet, and Ron Weiss. 2011. Chapter Seven -- Design and connection of robust genetic circuits. In Synthetic Biology, Part A, Chris Voigt (Ed.), Methods in Enzymology, vol. 497, Academic Press, 159--186. DOI: http://dx.doi.org/10.1016/B978-0-12-385075-1.00007-X\n", "Warren C. Ruder, Ting Lu, and James J. Collins. 2011. Synthetic biology moving into the clinic. Science 333, 6047, 1248--1252. DOI: http://dx.doi.org/10.1126/science.1206843\n", "Sumitra Shankar and M. Radhakrishna Pillai. 2011. Translating cancer research by synthetic biology. Molec. BioSyst. 7, 6, 1802--1810. DOI: http://dx.doi.org/10.1039/C1MB05016H\n", "Alvin Tamsir, Jeffrey J. Tabor, and Christopher A. Voigt. 2011. Robust multicellular computing using genetically encoded NOR gates and chemical \u201cwires\u201d. Nature 469, 7329, 212--215. DOI: http://dx.doi.org/10.1038/nature09565\n"], "doi": "doi>10.1145/2641571", "ref_links": {"4": "http://dx.doi.org/10.1002/biot.201200085", "14": "http://dx.doi.org/10.1016/j.mib.2008.10.002,", "9": "http://dx.doi.org/10.1109/ISCAS.2010.5537540", "21": "http://dx.doi.org/10.1038/nature09565", "3": "http://dx.doi.org/10.1016/j.cbpa.2012.04.009", "11": "http://dx.doi.org/10.1038/nbt.2891", "18": "http://dx.doi.org/10.1016/B978-0-12-385075-1.00007-X", "10": "http://dx.doi.org/10.1038/nature04342", "0": "http://dx.doi.org/10.1038/msb4100073", "16": "http://dx.doi.org/10.1021/sb400134k", "12": "http://dx.doi.org/10.1038/35002131", "17": "http://dx.doi.org/10.1038/nrm2698", "19": "http://dx.doi.org/10.1126/science.1206843", "1": "http://dx.doi.org/10.1021/sb400024s", "20": "http://dx.doi.org/10.1039/C1MB05016H", "2": "http://dx.doi.org/10.1371/journal.pone.0018882", "5": "http://dx.doi.org/10.1186/1754-1611-6-1"}, "abstract": "Synthetic Biology is an engineering discipline where parts of DNA sequences are composed into novel, complex systems that execute a desired biological function. Functioning and well-behaving biological systems adhere to a certain set of biological \u201crules\u201d. Data exchange standards and Bio-Design Automation (BDA) tools support the organization of part libraries and the exploration of rule-compliant compositions. In this work, we formally define a design specification language, enabling the integration of biological rules into the Synthetic Biology engineering process. The supported rules are divided into five categories:Counting,Pairing,Positioning,Orientation, andInteractions. We formally define the semantics of each rule, characterize the language's expressive power, and perform a case study in that we iteratively design a genetic Priority Encoder circuit following two alternative paradigms\u2014rule-based and template-driven. Ultimately, we touch a method to approximate the complexity and time to computationally enumerate all rule-compliant designs. Our specification language may or may not be expressive enough to capture all designs that a Synthetic Biologist might want to describe, or the complexity one might find through experiments. However, computational support for the acquisition, specification, management, and application of biological rules is inevitable to understand the functioning of biology.", "authors": [{"name": "ernst oberortner", "link": "http://dl.acm.org/author_page.cfm?id=81436596853"}, {"name": "swapnil bhatia", "link": "http://dl.acm.org/author_page.cfm?id=81485654058"}, {"name": "erik lindgren", "link": "http://dl.acm.org/author_page.cfm?id=81339513542"}, {"name": "douglas densmore", "link": "http://dl.acm.org/author_page.cfm?id=81100510739"}], "title": "A Rule-Based Design Specification Language for Synthetic Biology", "citations": [], "Metrics": {"Downloads (12 months)": "59\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "123\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "ernst oberortner"}, {"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "swapnil bhatia"}, {"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "erik lindgren"}, {"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "douglas densmore"}]}, "Article No.: 29": {"references": ["R. P. Feynman. 1986. Quantum mechanical computers. Found. Phys. 16, 6, 507--531.\n", "A. Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 6 (1985), 3266--3276.\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "Mehdi Saeedi , Igor L. Markov, Synthesis and optimization of reversible circuits\u2014a survey, ACM Computing Surveys (CSUR), v.45 n.2, p.1-34, February 2013[doi>10.1145/2431211.2431220]\n", "Oleg Golubitsky , Dmitri Maslov, A Study of Optimal 4-Bit Reversible Toffoli Circuits and Their Synthesis, IEEE Transactions on Computers, v.61 n.9, p.1341-1353, September 2012[doi>10.1109/TC.2011.144]\n", "M. Szyprowski and P. Kerntopf. 2011. Reducing quantum cost in reversible Toffoli circuits. In Proceedings of Reed-Muller 2011 Workshop, Tuusula, Finland, IEEE Computer Society, 127--136.\n", "Z. Li, H. Chen, and X. Song. 2012. Efficient synthesis of optimal 3-qubit reversible circuits using bit operation. Int. J. Digit. Cont. Tech. Its Appl. 6, 11, 402--408.\n", "D. Maslov. 2011. Reversible logic synthesis benchmarks page, http://www.cs.uvic.ca/\u223cdmaslov.\n", "Z. Li, H. Chen, B. Xu, W. Liu, X. Song, and X. Xue. 2008. Fast algorithm for 4-qubit reversible logic circuits synthesis. In Proceedings of WCCI'08. 2202--2207.\n", "Z. Li, H. Chen, G. Yang, and W. Liu. 2013. Efficient algorithms for optimal 4-bit reversible logic system synthesis. J. Appl. Math. 2013 Article ID 291410, doi.org/10.1155/2013/291410\n", "L. Tran, N. Alhagi, M. Lukac, R. Fiszer, M. Hawash, Z. Li, and M. Perkowski. 2013. An approach to synthesis of reversible circuits based on combination of methods. Tech. Rep., ECE, Portland State University, Portland, OR.\n", "D. Maslov , M. Saeedi, Reversible Circuit Optimization Via Leaving the Boolean Domain, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.6, p.806-816, June 2011[doi>10.1109/TCAD.2011.2105555]\n", "Aditya K. Prasad , Vivek V. Shende , Igor L. Markov , John P. Hayes , Ketan N. Patel, Data structures and algorithms for simplifying reversible circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.277-293, October 2006[doi>10.1145/1216396.1216399]\n", "M. Perkowski, L. Jozwiak, P. Kerntopf, A. Mishchenko, and A. Al-Rabadi. 2001. A general decomposition for reversible logic. In Proceedings of 5th Reed-Muller Workshop. 119--138.\n", "Mehdi Saeedi , Morteza Saheb Zamani , Mehdi Sedighi, On the Behavior of Substitution-based Reversible Circuit Synthesis Algorithms: Investigation and Improvement, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.428-436, March 09-11, 2007[doi>10.1109/ISVLSI.2007.72]\n", "D. M. Miller. 2002. Spectral and two-place decomposition techniques in reversible logic. In Proceedings of 45th Midwest Symposium on Circuits and Systems (MWSCAS). 3, 1, 4--7.\n", "Oleg Golubitsky , Sean M. Falconer , Dmitri Maslov, Synthesis of the optimal 4-bit reversible circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837440]\n", "Robert Wille , Daniel Gro\u03b2e , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]\n", "Guowu Yang , Fei Xie , William N. N. Hung , Xiaoyu Song , Marek A. Perkowski, Realization and synthesis of reversible functions, Theoretical Computer Science, v.412 n.17, p.1606-1613, April, 2011[doi>10.1016/j.tcs.2010.11.031]\n", "A. Younes. 2011. Detection and elimination of non-trivial reversible identities. Int. J. Comput. Sci. Eng. Appl. 2, 4, 49--61.\n", "Guowu Yang , Xiaoyu Song , William N. N. Hung , Marek A. Perkowski, Bi-Directional Synthesis of 4-Bit Reversible Circuits, The Computer Journal, v.51 n.2, p.207-215, March 2008[doi>10.1093/comjnl/bxm042]\n", "A. Younes. 2012. Detection and elimination of non-trivial reversible identities. Int. J. Comput. Sci. Eng. Appl. 2, 4, 49--61.\n", "Nouraddin Alhagi, M. Lukac, L. Tran, and M. Perkowski. 2012. Two-stage approach to the minimization of quantum circuits based on ESOP minimization and addition of a single ancilla qubit. In Proceedings of 21st ULSI'12.\n", "Z. Li. 2013. 4-bit reversible logic synthesis benchmarks page, http://itedu.yzu.edu.cn/\u223czli/4-bit.html.\n"], "doi": "doi>10.1145/2629542", "ref_links": {"23": "http://itedu.yzu.edu.cn/\u223czli/4-bit.html.", "7": "http://www.cs.uvic.ca/\u223cdmaslov."}, "abstract": "This article presents an algorithm which can quickly find the exact minimum solution to almost all of 4-bit reversible functions. We assume minimization of quantum cost (MQC). This algorithm is designed in the most memory-efficient way, or it will quickly run out of memory. Therefore, we construct the shortest coding of permutations, the topological compression and flexible data structures for the memory savings. First, hash tables are used for all 8-gate 4-bit circuits with the minimization of gate count (MGC) by using the GT library (with NOT, CNOT, Toffoli and Toffoli-4 gates). Second, we merge and split the hash tables, thus generating a single longer hash table for high-performance. Third, we synthesize these circuits with MQC by using the GTP library (with GT, Peres, and Inverted Peres gates) based on the hash table. Finally, according to the comparison of the QC of circuits, the algorithm can quickly converge for any 4-bit reversible circuit with MQC. By synthesizing all benchmark functions, in comparison with Szyprowski and Kerntopf [2011], the running time and QC are reduced up to 99.95&percnt; and 18.2&percnt;, respectively.", "authors": [{"name": "zhiqiang li", "link": "http://dl.acm.org/author_page.cfm?id=81375595876"}, {"name": "hanwu chen", "link": "http://dl.acm.org/author_page.cfm?id=81451600952"}, {"name": "xiaoyu song", "link": "http://dl.acm.org/author_page.cfm?id=82658674757"}, {"name": "marek perkowski", "link": "http://dl.acm.org/author_page.cfm?id=81100343832"}], "title": "A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost", "citations": [], "Metrics": {"Downloads (12 months)": "66\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "102\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "china", "university": "yangzhou university", "affiliation_string": "yangzhou university yangzhou china", "city": "yangzhou", "Name": "zhiqiang li"}, {"country": "china", "university": "southeast university", "affiliation_string": "southeast university nanjing china", "city": "nanjing", "Name": "hanwu chen"}, {"country": "United States", "university": null, "affiliation_string": "portland state university portland or", "city": "portland", "Name": "xiaoyu song"}, {"country": "United States", "university": null, "affiliation_string": "portland state university portland or", "city": "portland", "Name": "marek perkowski"}]}, "Article No.: 27": {"references": ["Lee Altenberg, The evolution of evolvability in genetic programming, Advances in genetic programming, MIT Press, Cambridge, MA, 1994\n", "Adriano Barenco, Charles H. Bennett, Richard Cleve, David P. DiVincenzo, Norman Margolus, Peter Shor, Tycho Sleator, John Smolin, and Harald Weinfurter. 1995. Elementary gates for quantum computation. Phys. Rev. A, 52, 3457--3467.\n", "Byoung-Tak Zhang , Heinz M\u00fchlenbein, Balancing accuracy and parsimony in genetic programming, Evolutionary Computation, v.3 n.1, p.17-38, Spring 1995[doi>10.1162/evco.1995.3.1.17]\n", "Kamalika Datta, Indranil Sengupta, Hafizur Rahaman, and Rolf Drechsler. 2012. An evolutionary approach to reversible logic synthesis using output permutation. In Proceedings of the IEEE Design and Test Symposium (Doha, Qatar).\n", "Rolf Drechsler , Alexander Finder , Robert Wille, Improving ESOP-based synthesis of reversible logic using evolutionary algorithms, Proceedings of the 2011 international conference on Applications of evolutionary computation, April 27-29, 2011, Torino, Italy\n", "Rolf Drechsler , Robert Wille, From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits, Proceedings of the 2011 41st IEEE International Symposium on Multiple-Valued Logic, p.78-85, May 23-25, 2011[doi>10.1109/ISMVL.2011.40]\n", "Kenneth Fazel, Mitchell A. Thornton, and Jacqueline E. Rice. 2007. ESOP-based Toffoli gate cascade generation. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. 206--209.\n", "Alexander Finder , Rolf Drechsler, An Evolutionary Algorithm for Optimization of Pseudo Kronecker Expressions, Proceedings of the 2010 40th IEEE International Symposium on Multiple-Valued Logic, p.150-155, May 26-28, 2010[doi>10.1109/ISMVL.2010.36]\n", "Oleg Golubitsky , Dmitri Maslov, A Study of Optimal 4-Bit Reversible Toffoli Circuits and Their Synthesis, IEEE Transactions on Computers, v.61 n.9, p.1341-1353, September 2012[doi>10.1109/TC.2011.144]\n", "Fatima Z. Hadjam. 2015. Tuning of parameters of a soft computing system for the synthesis of reversible circuits. J. Multiple-Valued Logic Soft Comput. 24, 1--4, 341--363.\n", "Fatima Z. Hadjam and Claudio Moraga. 2010a. Evolutionary design of reversible logical circuits using RIMEP: The case of even parity problem. In Proceedings of the 19th CEC/IEEE Congress on Evolutionary Computation. IEEE-CS-Press, 2265--2270.\n", "Fatima Z. Hadjam and Claudio Moraga. 2010b. RIMEP for designing reversible adders and multipliers. In Proceedings of the Workshop on Reversible Computing. Press-Univ, Bremen, Germany, 35--38.\n", "Fatima Z. Hadjam and Claudio Moraga. 2012. Evolutionary Reversible Computing using Factorial Design of Experiments to tune RIMEP Parameters. Tech. Rep. ECSC-2012-FSC-01, ISSN 2254 - 2736. European Centre for Soft Computing. (The report may be requested from the authors.)\n", "Josh King, OSU-GP: attribute selection using genetic programming, Proceedings of the Fifth International Natural Language Generation Conference, June 12-14, 2008, Salt Fork, Ohio\n", "LiDOng. 2009. Dortmund University. http://lidong.hrz.tu-dortmund.de/ldw/index.php/Main_Page.\n", "Martin Lukac, Michitaka Kameyama, Michael Miller, and Marek Perkowski. 2012. High speed genetic algorithms in quantum logic synthesis: Low level parallelization vs. representation. Multiple-Valued Logic Soft Comput. 20, 1--2, 89--120.\n", "Martin Lukac, Marek Perkowski, and Michitaka Kameyama. 2011. Evolutionary quantum logic synthesis of Boolean reversible logic circuits embedded in ternary quantum space using heuristics. CoRR abs/1107.3383.\n", "Martin Lukac and Marek A. Perkowski. 2008. Evolutionary approach to quantum symbolic logic synthesis. In Proceedings of the IEEE Congress on Evolutionary Computation. IEEE, 3374--3380.\n", "Martin Lukac , Marek Perkowski , Hilton Goi , Mikhail Pivtoraiko , Chung Hyo Yu , Kyusik Chung , Hyunkoo Jeech , Byung-Guk Kim , Yong-Duk Kim, Evolutionary Approach to Quantum andReversible Circuits Synthesis, Artificial Intelligence Review, v.20 n.3-4, p.361-417, December 2003[doi>10.1023/B:AIRE.0000006605.86111.79]\n", "Martin Lukac, Marek A. Perkowski, and Michitaka Kameyama. 2010. Evolutionary quantum logic synthesis of Boolean reversible logic circuits embedded in ternary quantum space using structural restrictions. In Proceedings of the IEEE Congress on Evolutionary Computation. IEEE, 1--8.\n", "Martin Lukac, Mihail Pivtoraiko, Alan Mishchenko, and Marek Perkowski. 2002. Automated synthesis of generalized reversible cascades using genetic algorithms. In Proceedings of the International Workshop on Boolean Problems (Freiberg, Germany), 33--45.\n", "Dmitri Maslov. 2012. Reversible logic synthesis benchmarks page. http://www.cs.uvic.ca/\u223cdmaslov (Last accessed 7/12).\n", "D. Maslov , G. W. Dueck , D. M. Miller, Toffoli network synthesis with templates, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.807-817, November 2006[doi>10.1109/TCAD.2005.847911]\n", "D. Maslov , G. W. Dueck , D. M. Miller , C. Negrevergne, Quantum Circuit Simplification and Level Compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.436-444, March 2008[doi>10.1109/TCAD.2007.911334]\n", "Paul Massey, John A. Clark, and Susan Stepney. 2004. Evolving quantum circuits and programs through genetic programming. In Proceedings of the Genetic and Evolutionary Computation -- GECCO-2004, Part II. Lecture Notes in Computer Science, vol. 3103. Springer-Verlag, 569--580.\n", "Claudio Moraga. 2011. Mixed Polarity Reed Muller expressions and quantum computing. Tech. Rep. ECSC-2011-FSC-01. European Centre for Soft Computing.\n", "Claudio Moraga, Hybrid GF(2) --- boolean expressions ..for quantum computing circuits, Proceedings of the Third international conference on Reversible Computation, p.54-63, July 04-05, 2011, Gent, Belgium[doi>10.1007/978-3-642-29517-1_5]\n", "Claudio Moraga and Fatima Z. Hadjam. 2012. On double gates for reversible computing circuits. In Proceedings of the International Workshop on Boolean Problems. http://ldcp.softcomputing.es/images/1/10/2012-Moraga-Hadjam-IWSBP.pdf.\n", "Asher Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 3266--3276. Issue 6.\n", "Cristian Ruican , Mihai Udrescu , Lucian Prodan , Mircea Vladutiu, Automatic Synthesis for Quantum Circuits Using Genetic Algorithms, Proceedings of the 8th international conference on Adaptive and Natural Computing Algorithms, Part I, April 11-14, 2007, Warsaw, Poland[doi>10.1007/978-3-540-71618-1_20]\n", "Mehdi Saeedi , Igor L. Markov, Synthesis and optimization of reversible circuits\u2014a survey, ACM Computing Surveys (CSUR), v.45 n.2, p.1-34, February 2013[doi>10.1145/2431211.2431220]\n", "Marek Szyprowski and Pawel Kerntopf. 2011. Reducing quantum cost in reversible Toffoli circuits. In Proceedings of the Reed-Muller 2011 Workshop. 127--136. arXiv:1105.5831.\n", "Marek Szyprowski and Pawel Kerntopf. 2012. Optimal 4-bit reversible mixed-polarity Toffoli circuits. In Proceedings of RC, Robert Gl\u00fcck and Tetsuo Yokoyama (Eds.), Lecture Notes in Computer Science, vol. 7581, Springer, 138--151.\n", "Robert Wille , Daniel Gro\u00dfe, Fast exact Toffoli network synthesis of reversible logic, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "Robert Wille , Daniel Gro\u03b2e , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]\n", "Ahmed Younes. 2007. Synthesis and optimization of reversible circuits for homogeneous Boolean functions. arXiv/0710.0664.\n"], "doi": "doi>10.1145/2629534", "ref_links": {"14": "http://lidong.hrz.tu-dortmund.de/ldw/index.php/Main_Page.", "21": "http://www.cs.uvic.ca/\u223cdmaslov", "27": "http://ldcp.softcomputing.es/images/1/10/2012-Moraga-Hadjam-IWSBP.pdf."}, "abstract": "RIMEP (Reversible Improved Multi Expression Programming), is a system that has been developed for designing reversible digital circuits. This article discloses a new version of RIMEP called \u201cRIMEP2\u201d. The goal was to evolve reversible circuits in a \u201cfanout free\u201d search space. The major changes that RIMEP has undergone, are made in the structure of the chromosome and in the fitness calculation. Although the changes seem to be minor, the impact is effective. The execution time has been considerably decreased and optimal competitive solutions were found for a set of 30 selected benchmarks, where a quantum cost reduction up to 96.13&percnt; was reached with an average of 42.17&percnt;.", "authors": [{"name": "fatima zohra hadjam", "link": "http://dl.acm.org/author_page.cfm?id=81333488879"}, {"name": "claudio moraga", "link": "http://dl.acm.org/author_page.cfm?id=81100140369"}], "title": "RIMEP2: Evolutionary Design of Reversible Digital Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "31\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "71\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Haiti", "university": null, "affiliation_string": "european centre for soft computing mieres asturias spain", "city": "centre", "Name": "fatima zohra hadjam"}, {"country": "Haiti", "university": null, "affiliation_string": "european centre for soft computing mieres asturias spain", "city": "centre", "Name": "claudio moraga"}]}, "Article No.: 20": {"references": ["J. C. Anderson, E. J. Clarke, and A. P. Arkin. 2006. Environmentally controlled invasion of cancer cells by engineering bacteria. J. Mol. Biol. 355, 619--627.\n", "A. Arkin, J. Ross, and H. McAdams. 1998. Stochastic kinetic analysis of developmental pathway bifurcation in phage lambda-infected Escherichia coli cells. Genetics 149, 1633--1648.\n", "S. Atsumi and J. C. Liao. 2008. Metabolic engineering for advanced biofuels production from Escherichia coli. Current Opin. Biotechnol. 19, 5, 414--419. Tissue, cell and pathway engineering.\n", "I. Cases and V. de Lorenzo. 2005. Genetically modified organisms for the environment: stories of success and failure and what we have learned from them. Int. Microbiol. 8, 213--222.\n", "E. G. Cerami, B. E. Gross, E. Demir, I. Rodchenkov, \u00c3. Babur, N. Anwar, N. Schultz, G. D. Bader, and C. Sander. 2010. Pathway commons, a web resource for biological pathway data. Nucl. Acids Research.\n", "E. Demir, M. P. Cary, S. Paley, K. Fukuda, C. Lemer, I. Vastrik, G. Wu, P. D' Eustachio, C. Schaefer, J. Luciano, F. Schacherer, I. Martinez-Flores, Z. Hu, V. Jimenez-Jacinto, G. Joshi-Tope, K. Kandasamy, A. C. Lopez-Fuentes, H. Mi, E. Pichler, I. Rodchenkov, A. Splendiani, S. Tkachev, J. Zucker, G. Gopinath, H. Rajasimha, R. Ramakrishnan, I. Shah, M. Syed, N. Anwar, O. Babur, M. Blinov, E. Brauner, D. Corwin, S. Donaldson, F. Gibbons, R. Goldberg, P. Hornbeck, A. Luna, P. Murray-Rust, E. Neumann, O. Ruebenacker, M. Samwald, M. van Iersel, S. Wimalaratne, K. Allen, B. Braun, M. Whirl-Carrillo, K.-H. Cheung, K. Dahlquist, A. Finney, M. Gillespie, E. Glass, L. Gong, R. Haw, M. Honig, O. Hubaut, D. Kane, S. Krupa, M. Kutmon, J. Leonard, D. Marks, D. Merberg, V. Petri, A. Pico, D. Ravenscroft, L. Ren, N. Shah, M. Sunshine, R. Tang, R. Whaley, S. Letovksy, H. K. Buetow, A. Rzhetsky, V. Schachter, S. B. Sobral, U. Dogrusoz, S. McWeeney, M. Aladjem, E. Birney, J. Collado-Vides, S. Goto, M. Hucka, N. Le Novere, N. Maltsev, A. Pandey, P. Thomas, E. Wingender, D. P. Karp, C. Sander, and G. D. Bader. 2010. The BioPAX community standard for pathway data sharing. Nat Biotech 28, 9, 935--942.\n", "D. Endy. 2005. Foundations for engineering biology. Nature 438, 449--453.\n", "M. Galdzicki, K. P. Clancy, E. Oberortner, M. Pocock, J. Y. Quinn, C. A. Rodriguez, N. Roehner, M. L. Wilson, L. Adam, J. C. Anderson, B. A. Bartley, J. Beal, D. Chandran, J. Chen, D. Densmore, D. Endy, R. Gr\u00fcnberg, J. Hallinan, N. J. Hillson, J. D. Johnson, A. Kuchinsky, M. Lux, G. Misirli, J. Peccoud, H. A. Plahar, E. Sirin, G.-B. Stan, A. Villalobos, A. Wipat, J. H. Gennari, C. J. Myers, and H. M. Sauro. 2014. SBOL: A community standard for communicating designs in synthetic biology. Nat. Biotechnol. 32, 6, 545--550.\n", "D. T. Gillespie. 1977. Exact stochastic simulation of coupled chemical reactions. J. Phys. Chem. 81, 25, 2340--2361.\n", "M. Hucka, A, Finney, H. M. Sauro, et al. 2003. The Systems Biology Markup Language (SBML): A medium for representation and exchange of biochemical network models. Bioinform. 19, 4, 524--531.\n", "L. Huynh and I. Tagkopoulos. 2014. Optimal part and module selection for synthetic gene circuit design automation. ACS Synthet. Biol. 3, 8, 556--564.\n", "Hiroyuki Kuwahara , Chris J. Myers , Michael S. Samoilov , Nathan A. Barker , Adam P. Arkin, Automated abstraction methodology for genetic regulatory networks, Transactions on Computational Systems Biology VI, Springer-Verlag, Berlin, Heidelberg, 2006\n", "N. Le Nov\u00e8re, M. Hucka, H. Mi, S. Moodie, F. Schreiber, A. Sorokin, E. Demir, K. Wegner, M. I. Aladjem, S. M. Wimalaratne, T. F. Bergman, R. Gauges, P. Ghazal, H. Kawaji, L. Li, Y. Matsuoka, A. Villeger, S. E. Boyd, L. Calzone, M. Courtot, U. Dogrusoz, T. C. Freeman, A. Funahashi, A. Ghosh, A. Jouraku, S. Kim, F. Kolpakov, A. Luna, S. Sahle, E. Schmidt, S. Watterson, G. Wu, I. Goryanin, D. B. Kell, C. Sander, H. M. Sauro, J. L. Snoep, K. Kohn, and H. Kitano. 2009. The systems biology graphical notation. Nat Biotechnol 27, 735--41.\n", "H. H. McAdams and A. Arkin, 1997. Stochastic mechanisms in gene expression. Proc. Nat. Acad. Sci. USA 94, 3, 814--819.\n", "Goksel Misirli , Jennifer S. Hallinan , Tommy Yu , James R. Lawson , Sarala M. Wimalaratne , Michael T. Cooling , Anil Wipat, Model annotation for synthetic biology, Bioinformatics, v.27 n.7, p.973-979, April 2011[doi>10.1093/bioinformatics/btr048]\n", "C. J. Myers. 2009. Engineering Genetic Circuits. Chapman and Hall/CRC.\n", "J. Quinn, J. Beal, S. Bhatia, P. Cai, J. Chen, K. Clancy, N. J. Hillson, M. Galdzicki, A. Maheshwari, P. Umesh, M. Pocock, C. Rodriguez, G.-B. Stan, and Endy, D. 2013. Synthetic biology open language visual (SBOL visual), Version 1.0.0. BBF RFC 93, 2013; DOI: 1721.1/78249.\n", "C. V. Rao and A. P. Arkin. 2003. Stochastic chemical kinetics and the quasi-steady-state assumption: Application to the gillespie algorithm. J. Phys. Chem. 118, 11.\n", "D.-K. Ro, E. M. Paradise, M. Ouellet, K. J. Fisher, K. L. Newman, J. M. Ndungu, K. A. Ho, R. A. Eachus, T. S. Ham, J. Kirby, M. C. Y. Chang, S. T. Withers, Y. Shiba, R. Sarpong, and J. D. Keasling. 2006. Production of the antimalarial drug percursor artemisinic acid in engineered yeast. Nature 440.\n", "N. Roehner and C. J. Myers. 2013. A methodology to annotate systems biology markup language models with the synthetic biology open language. ACS Synthet. Biol. 5, 2.\n", "N. Roehner and C. J. Myers. 2014. Directed acyclic graph-based technology mapping of genetic circuit models. ACS Synthet. Biol. 3, 8, 543--555.\n", "N. Roehner, E. Oberortner, M. Pocock, J. Beal, K. Clancy, C. Madsen, G. Misirli, A. Wipat, H. M. Sauro, and C. Myers. 2014. A proposed data model for the next version of the synthetic biology open language. ACS Synthet. Biol. 3, 2, 57--66.\n", "H. M. Sauro. 2014. Systems Biology: An Introduction to Pathway Modeling. Ambrosius Publishing.\n", "D. Thieffry and R. Thomas. 1995. Dynamical behaviour of biological networks: II. Immunity control in bacteriophage lambda. Bull. Math. Biol. 57, 2, 277--297.\n", "P. Waage and Guldberg, C. M. 1864. Studies concerning affinity. Forhandlinger: Videnskabs - Selskabet i Christinia 35.\n", "F. Yaman, S. Bhatia, A. Adler, D. Densmore, and Beal, J. 2012. Automated selection of synthetic biology parts for genetic regulatory networks. ACS Synthet. Biol. 1, 8, 332--344.\n"], "doi": "doi>10.1145/2668126", "ref_links": {}, "abstract": "The goal of this special issue is to introduce the field of computational synthetic biology to engineers and computer scientists. The first article gives an introduction to the key biological principles and experimental techniques that support synthetic biology, and it draws analogies with the computing field. This issue also includes five original research articles in computational synthetic biology. The first research article discusses how standards can be used to modularize the design process for genetic circuits. The next two articles introduce new abstraction techniques to improve the efficiency of analysis of genetic circuit models. The last two articles introduce new design techniques that help decouple design from construction. We hope this sampling from the field will help to motivate others to join this exciting and rich area of research.", "authors": [{"name": "chris j myers", "link": "http://dl.acm.org/author_page.cfm?id=81406598362"}, {"name": "herbert sauro", "link": "http://dl.acm.org/author_page.cfm?id=81100263217"}, {"name": "anil wipat", "link": "http://dl.acm.org/author_page.cfm?id=81100106435"}], "title": "Introduction to the Special Issue on Computational Synthetic Biology", "citations": [], "Metrics": {"Downloads (12 months)": "50\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "192\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Jordan", "university": null, "affiliation_string": "university of utah salt lake city ut", "city": "salt", "Name": "chris j myers"}, {"country": "United States", "university": null, "affiliation_string": "university of washington seattle wa", "city": "washington", "Name": "herbert sauro"}, {"country": "United Kingdom", "university": null, "affiliation_string": "newcastle university newcastle upon tyne ne1 7ru", "city": "newcastle upon tyne", "Name": "anil wipat"}]}, "Article No.: 30": {"references": ["Islamshah Amlani, Alexei O. Orlov, Geza Toth, Gary H. Bernstein, Craig S. Lent, and Gregory L. Snider. 1999. Digital logic gate using quantum-dot cellular automata. Science 284, 5412, 289--291.\n", "C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "Reversible Fault-Tolerant Logic, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.444-453, June 28-July 01, 2005[doi>10.1109/DSN.2005.83]\n", "Amir Fijany and Benny N. Toomarian. 2001. New design for quantum dots cellular automata to obtain fault tolerant logic gates. Int. J. Nanoparticle Res. 3, 1, 27--37.\n", "E. Fredkin and T. Toffoli. 1982. Conservative logic. Int. J. Theoret. Phys. 21, 219--253.\n", "Swaroop Ghosh , Kaushik Roy, Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "Zhijin Guan, Wenjuan Li, Weiping Ding, Yueqin Hang, and Lihui Ni. 2011. An arithmetic logic unit design based on reversible logic gates. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PacRim'11). 925--931. DOI: http://dx.doi.org/10.1109/PACRIM.2011.6033020\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]\n", "ISCAS 2004. IEEE International Symposium on Circuit and Systems. (2004). \u201cQCA: A promising research area for CAS society\u201d.\n", "Pawel Kerntopf, Synthesis of Multipurpose Reversible Logic Gates, Proceedings of the Euromicro Symposium on Digital Systems Design, p.259, September 04-06, 2002\n", "Avinash G. Keskar , Vishal R. Satpute, Design of Eight Bit Novel Reversible Arithmetic and Logic Unit, Proceedings of the 2011 Fourth International Conference on Emerging Trends in Engineering & Technology, p.227-232, November 18-20, 2011[doi>10.1109/ICETET.2011.17]\n", "R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]\n", "C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein. 1993. Quantum cellular automata. Nanotechnology 4, 49--57.\n", "Xiaojun Ma , Jing Huang , Fabrizio Lombardi, A model for computing and energy dissipation of molecular QCA devices and circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-30, January 2008[doi>10.1145/1324177.1324180]\n", "M. Momenzadeh , Jing Huang , M. B. Tahoori , F. Lombardi, Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.12, p.1881-1893, November 2006[doi>10.1109/TCAD.2005.852667]\n", "Mariam Momenzadeh , Marco Ottavi , Fabrizio Lombardi, Modeling QCA Defects at Molecular-level in Combinational Circuits, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.208-216, October 03-05, 2005[doi>10.1109/DFTVS.2005.46]\n", "Matthew Arthur Morrison. 2012. Design of a reversible alu based on novel reversible logic structures. Master's thesis. Department of Computer Science and Engineering, University of South Florida.\n", "S. F. Murphy, M. Ottavi, M. Frank, and E. DeBenedictis. 2006. On the design of reversible QDCA systems. Techn. Rep. SAND2006-5990.\n", "Michael Nachtigal, Himanshu Thapliyal, and Nagarajan Ranganathan. 2010. Design of a reversible single precision floating point multiplier based on operand decomposition. In Proceedings of the IEEE Conference on Nanotechnology (IEEE-NANO'10). 233--237. DOI: http://dx.doi.org/10.1109/NANO.2010.5697746\n", "Mark Oskin , Frederic T. Chong , Isaac L. Chuang, A Practical Architecture for Reliable Quantum Computers, Computer, v.35 n.1, p.79-87, January 2002[doi>10.1109/2.976922]\n", "Marco Ottavi , Luca Schiano , Fabrizio Lombardi , Douglas Tougaw, HDLQ: A HDL environment for QCA design, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.243-261, October 2006[doi>10.1145/1216396.1216397]\n", "Zachary D. Patitz , Nohpill Park , Minsu Choi , Fred J. Meyer, QCA-Based Majority Gate Design under Radius of Effect-Induced Faults, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.217-228, October 03-05, 2005[doi>10.1109/DFTVS.2005.55]\n", "Asher Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 3266--3276. Issue 6. DOI: http://dx.doi.org/10.1103/PhysRevA.32.3266\n", "Marek Perkowski, Martin Lukac, Pawel Kerntopf, Mikhail Pivtoraiko, Dongsoo Lee, Hyungock Kim, Woong Hwangbo, Jung wook Kim, and Yong Woo Choi. 2002. A hierarchical approach to computer-aided design of quantum circuits. In Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technology. 201--209.\n", "Jie Ren and Vasili K. Semenov. 2011. Progress with physically and logically reversible superconducting digital circuits. IEEE Trans. Appl. Superconduct. 21, 3, 780--786. DOI: http://dx.doi.org/10.1109/TASC.2011.2104352\n", "Bibhash Sen, Mamata Dalui, and Biplab K Sikdar. 2010. Fault tolerant QCA logic design with coupled majority-minority gate. Int. J. Comput. Appl. 1, 29, 81--87. DOI: http://dx.doi.org/10.5120/596-645\n", "Bibhash Sen , Manojit Dutta , Debajyoty Banik , Dipak K. Singh , Biplab K. Sikdar, Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA, Proceedings of the 2012 International Symposium on Electronic System Design, p.241-245, December 19-22, 2012[doi>10.1109/ISED.2012.50]\n", "John A. Smolin and David P. Divincenzo. 1995. Five two-bit quantum gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A 53, 2855--2856.\n", "S. Srivastava , S. Sarkar , S. Bhanja, Estimation of Upper Bound of Power Dissipation in QCA Circuits, IEEE Transactions on Nanotechnology, v.8 n.1, p.116-127, January 2009[doi>10.1109/TNANO.2008.2005408]\n", "Y. Syamala and A. V. N. Tilak. 2011. Reversible arithmetic logic unit. In Proceedings of the 3rd International Conference on Electronics Computer Technology (ICECT'11), vol. 5, 207--211. DOI: http://dx.doi.org/10.1109/ICECTECH.2011.5941987\n", "M. B. Tahoori , Jing Huang , M. Momenzadeh , F. Lombardi, Testing of quantum cellular automata, IEEE Transactions on Nanotechnology, v.3 n.4, p.432-442, December 2004[doi>10.1109/TNANO.2004.834169]\n", "H. Thapliyal , N. Ranganathan, Reversible Logic-Based Concurrently Testable Latches for Molecular QCA, IEEE Transactions on Nanotechnology, v.9 n.1, p.62-69, January 2010[doi>10.1109/TNANO.2009.2025038]\n", "Himanshu Thapliyal , Nagarajan Ranganathan , Saurabh Kotiyal, Design of Testable Reversible Sequential Circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.7, p.1201-1209, July 2013[doi>10.1109/TVLSI.2012.2209688]\n", "Michael Kirkedal Thomsen, Robert Glck, and Holger Bock Axelsen. 2010. Reversible arithmetic logic unit for quantum arithmetic. J. Phys. A: Math. Theoret. 43, 38, 382002.\n", "John Timler and Craig S. Lent. 2002. Power gain and dissipation in quantum-dot cellular automata. J. Appl. Phys. 91, 2, 823--831.\n", "Tommaso Toffoli. 1980. Reversible computing. Tech. rep. MIT/LCS/TM-151. DOI: http://dx.doi.org/10.1007/3-540-10003-2104\n", "Yvan Van Rentergem and Alexis De Vos. 2005. Optimal design of a reversible full adder. Int J. Unconvent. Comput. 1, 339--355.\n", "K. Walus , T. J. Dysart , G. A. Jullien , R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, v.3 n.1, p.26-31, March 2004[doi>10.1109/TNANO.2003.820815]\n", "Xiaokuo Yang , Li Cai , Shuzhao Wang , Zhuo Wang , Chaowen Feng, Reliability and Performance Evaluation of QCA Devices With Rotation Cell Defect, IEEE Transactions on Nanotechnology, v.11 n.5, p.1009-1018, September 2012[doi>10.1109/TNANO.2012.2211613]\n"], "doi": "doi>10.1145/2629538", "ref_links": {"26": "http://dx.doi.org/10.5120/596-645", "6": "http://dx.doi.org/10.1109/PACRIM.2011.6033020", "36": "http://dx.doi.org/10.1007/3-540-10003-2104", "19": "http://dx.doi.org/10.1109/NANO.2010.5697746", "23": "http://dx.doi.org/10.1103/PhysRevA.32.3266", "25": "http://dx.doi.org/10.1109/TASC.2011.2104352", "30": "http://dx.doi.org/10.1109/ICECTECH.2011.5941987"}, "abstract": "Reversible logic is emerging as a prospective logic design style for implementing ultra-low-power VLSI circuits. It promises low-power consuming circuits by nullifying the energy dissipation in irreversible logic. On the other hand, as a potential alternative to CMOS technology, Quantum-dot Cellular Automata (QCA) promises energy efficient digital design with high device density and high computing speed. The integration of reversible logic in QCA circuit is expected to be effective in addressing the issue of energy dissipation at nano scale regime. This work targets the design of reversible ALU (arithmetic logic unit) in QCA framework and proposes a new \u201cReversible QCA\u201d (RQCA). The primary design focus is on optimizing the number of reversible gates, quantum cost and the garbage outputs that are the most important hindrances in realizing reversible logic. Besides optimization, the fault coverage capability of RQCA under missing/additional cell deposition defects is analysed. The scope of reversible logic is further outstretched by introducing a novel DFT (design for testability) architecture around the reversible ALU that reduces testing overhead. The performance of proposed ALU is evaluated, subjected to different faults, and is established to be more effective than the existing ALU.", "authors": [{"name": "bibhash sen", "link": "http://dl.acm.org/author_page.cfm?id=81458649221"}, {"name": "manojit dutta", "link": "http://dl.acm.org/author_page.cfm?id=81508686148"}, {"name": "samik some", "link": "http://dl.acm.org/author_page.cfm?id=88158660357"}, {"name": "biplab k sikdar", "link": "http://dl.acm.org/author_page.cfm?id=81100647477"}], "title": "Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU", "citations": [], "Metrics": {"Downloads (12 months)": "56\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "108\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "india", "university": "national institute of technology durgapur", "affiliation_string": "national institute of technology durgapur", "city": "durgapur", "Name": "bibhash sen"}, {"country": "india", "university": "national institute of technology durgapur", "affiliation_string": "national institute of technology durgapur", "city": "durgapur", "Name": "manojit dutta"}, {"country": "india", "university": "national institute of technology durgapur", "affiliation_string": "national institute of technology durgapur", "city": "durgapur", "Name": "samik some"}]}, "Article No.: 21": {"references": ["C. M. Ajo-Franklin, D. A. Drubin, J. A. Eskin, E. P. Gee, D. Landgraf, I. Phillips, and P. A. Silver. 2007. Rational design of memory in eukaryotic cells. Genes Dev 21, 2271--2276.\n", "B. Alberts. 2002. Molecular Biology of the Cell. Garland Science, New York.\n", "J. C. Anderson, E. J. Clarke, A. P. Arkin, and C. A. Voigt. 2006. Environmentally controlled invasion of cancer cells by engineered bacteria. J. Molec. Biol. 355, 619--627.\n", "E. Andrianantoandro, S. Basu, D. K. Karig, and R. Weiss. 2006. Synthetic biology: New engineering rules for an emerging discipline. Molec. Syst. Biol. 2, 2006 0028.\n", "N. Anesiadis, H. Kobayashi, W. R. Cluett, and R. Mahadevan. 2013. Analysis and design of a genetic circuit for dynamic metabolic engineering. ACS Synthet. Biol. 2, 442--452.\n", "M. S. Antunes, K. J. Morey, J. J. Smith, K. D. Albrecht, T. A. Bowen, J. K. Zdunek, J. F. Troupe, M. J. Cuneo, C. T. Webb, H. W. Hellinga, and J. I. Medford. 2011. Programmable ligand detection system in plants through a synthetic signal transduction pathway. PLoS One 6, e16292.\n", "J. A. Arpino, E. J. Hancock, J. Anderson, M. Barahona, G. B. Stan, A. Papachristodoulou, and K. Polizzi. 2013. Tuning the dials of Synthetic Biology. Microbiology 159, 1236--1253.\n", "S. Auslander, D. Auslander, M. Muller, M. Wieland, and M. Fussenegger. 2012. Programmable single-cell mammalian biocomputers. Nature 487, 123--127.\n", "S. Auslander and M. Fussenegger. 2013. From gene switches to mammalian designer cells: Present and future prospects. Trends Biotechnol 31, 155--168.\n", "S. Ayukawa, M. Takinoue, and D. Kiga. 2011. RTRACS: A modularized RNA-dependent RNA transcription system with high programmability. Acc. Chem. Res. 44, 1369--1379.\n", "G. Balazsi and J. J. Collins. 2007. Taking the inventory inside single cells. Nat. Chem. Biol. 3, 141--142.\n", "C. J. Bashor, N. C. Helman, S. Yan, and W. A. Lim. 2008. Using engineered scaffold interactions to reshape MAP kinase pathway signaling dynamics. Science 319, 1539--1543.\n", "S. Basu, Y. Gerchman, C. H. Collins, F. H. Arnold, and R. Weiss. 2005. A synthetic multicellular system for programmed pattern formation. Nature 434, 1130--1134.\n", "S. Basu, R. Mehreja, S. Thiberge, M. T. Chen, and R. Weiss. 2004. Spatiotemporal control of gene expression with pulse-generating networks. Proc. Natl. Acad. Sci. USA 101, 6355--6360.\n", "T. S. Bayer and C. D. Smolke. 2005. Programmable ligand-controlled riboregulators of eukaryotic gene expression. Nat. Biotechnol 23, 337--343.\n", "A. Becskei, B. Seraphin, and L. Serrano. 2001. Positive feedback in eukaryotic gene networks: Cell differentiation by graded to binary response conversion. EMBO J 20, 2528--2535.\n", "A. Becskei and L. Serrano. 2000. Engineering stability in gene networks by autoregulation. Nature 405, 590--593.\n", "M. A. Bedau. 2003. Artificial life: Organization, adaptation and complexity from the bottom up. Trends Cogn. Sci. 7, 505--512.\n", "Y. Benenson. 2012. Biomolecular computing systems: principles, progress and potential. Nat. Rev. Genet. 13, 455--468.\n", "F. A. B. G. Bio, D. Baker, G. Church, J. Collins, D. Endy, J. Jacobson, J. Keasling, P. Modrich, C. Smolke, and R. Weiss. 2006. Engineering life: Building a fab for biology. Sci. Am. 294, 44--51.\n", "J. Bonnet, P. Yin, M. E. Ortiz, P. Subsoontorn, and D. Endy. 2013. Amplifying genetic logic gates. Science 340, 599--603.\n", "C. G. Bowsher and P. S. Swain. 2014. Environmental sensing, information transfer, and cellular decision-making. Curr. Opin. Biotechnol. 28C, 149--155.\n", "H. Breithaupt. 2006. The engineer's approach to biology. EMBO Rep 7, 21--23.\n", "E. H. Bromley, K. Channon, E. Moutevelis, and D. N. Woolfson. 2008. Peptide and protein building blocks for synthetic biology: From programming biomolecules to self-organized biomolecular systems. ACS Chem. Biol. 3, 38--50.\n", "J. A. Brophy and C. A. Voigt. 2014. Principles of genetic circuit design. Nat Methods 11, 508--520.\n", "T. Bulter, S. G. Lee, W. W. Wong, E. Fung, M. R. Connor, and J. C. Liao. 2004. Design of artificial cell-cell communication using gene and metabolic networks. Proc. Nat. Acad. Sci. USA 101, 2299--2304.\n", "D. R. Burrill, M. C. Inniss, P. M. Boyle, and P. A. Silver. 2012. Synthetic memory circuits for tracking human cell fate. Genes Dev. 26, 1486--1497.\n", "J. M. Callura, C. R. Cantor, and J. J. Collins. 2012. Genetic switchboard for synthetic biology applications. Proc. Natl. Acad. Sci. USA 109, 5850--5855.\n", "J. M. Callura, D. J. Dwyer, F. J. Isaacs, C. R. Cantor, and J. J. Collins. 2010. Tracking, tuning, and terminating microbial physiology using synthetic riboregulators. Proc. Natl. Acad. Sci. USA 107, 15898--15903.\n", "D. E. Cameron, C. J. Bashor, and J. J. Collins. 2014. A brief history of synthetic biology. Nat. Rev. Microbiol. 12, 381--390.\n", "K. Channon, E. H. Bromley, and D. N. Woolfson. 2008. Synthetic biology through biomolecular design and engineering. Curr. Opin. Struct. Biol. 18, 491--498.\n", "A. Y. Chen, Z. Deng, A. N. Billings, U. O. Seker, M. Y. Lu, R. J. Citorik, B. Zakeri, and T. K. Lu. 2014. Synthesis and patterning of tunable multiscale materials with engineered cells. Nat. Mater. 13, 515--523.\n", "M. T. Chen and R. Weiss. 2005. Artificial cell-cell communication in yeast Saccharomyces cerevisiae using signaling elements from Arabidopsis thaliana. Nat. Biotechnol. 23, 1551--1555.\n", "Y. Y. Chen, M. C. Jensen, and C. D. Smolke. 2010. Genetic control of mammalian T-cell proliferation with synthetic RNA regulatory systems. Proc. Natl. Acad. Sci. USA 107, 8531--8536.\n", "A. A. Cheng and T. K. Lu. 2012. Synthetic biology: An emerging engineering discipline. Annu. Rev. Biomed. Eng. 14, 155--178.\n", "J. W. Chin. 2006a. Modular approaches to expanding the functions of living matter. Nat. Chem. Biol. 2, 304--311.\n", "J. W. Chin. 2006b. Programming and engineering biological networks. Curr. Opin. Struct. Biol. 16, 551--556.\n", "G. M. Church, M. B. Elowitz, C. D. Smolke, C. A. Voigt, and R. Weiss. 2014. Realizing the potential of synthetic biology. Nat. Rev. Mol. Cell. Biol. 15, 289--294.\n", "J. Collins. 2012. Synthetic Biology: Bits and pieces come to life. Nature 483, S8--10.\n", "J. J. Collins, M. Maxon, A. Ellington, M. Fussenegger, R. Weiss, and H. Sauro. 2014. Synthetic biology: How best to build a cell. Nature 509, 155--157.\n", "C. A. Cronin, W. Gluba. and H. Scrable. 2001. The lac operator-repressor system is functional in the mouse. Genes Dev. 15, 1506--1517.\n", "R. H. Dahl, F. Zhang, J. Alonso-Gutierrez, E. Baidoo, T. S. Batth, A. M. Redding-Johanson, C. J. Petzold, A. Mukhopadhyay, T. S. Lee, P. D. Adams, and J. D. Keasling. 2013. Engineering dynamic pathway regulation using stress-response promoters. Nat. Biotechnol. 31, 1039--1046.\n", "R. Daniel, J. R. Rubens, R. Sarpeshkar, and T. K. Lu. 2013. Synthetic analog computation in living cells. Nature 497, 619--623.\n", "T. Danino, O. Mondragon-Palomino, L. Tsimring, and J. Hasty. 2010. A synchronized quorum of genetic clocks. Nature 463, 326--330.\n", "T. L. Deans, C. R. Cantor, and J. J. Collins. 2007. A tunable genetic switch based on RNAi and repressor proteins for regulating gene expression in mammalian cells. Cell 130, 363--372.\n", "T. L. Deans and J. H. Elisseeff. 2010. The life of a cell: Probing the complex relationships with the world. Cell Stem Cell 6, 499--501.\n", "T. L. Deans, A. Singh, M. Gibson, and J. H. Elisseeff. 2012. Regulating synthetic gene networks in 3D materials. Proc. Natl. Acad. Sci. USA 109, 15217--15222.\n", "J. E. Dueber, B. J. Yeh, K. Chak, and W. A. Lim. 2003. Reprogramming control of an allosteric signaling switch through modular recombination. Science 301, 1904--1908.\n", "M. A. Dwyer, L. L. Looger, and H. W. Hellinga. 2003. Computational design of a Zn2&plus; receptor that controls bacterial gene expression. Proc. Natl. Acad. Sci. USA 100, 11255--11260.\n", "T. Ellis, X. Wang, and J. J. Collins. 2009. Diversity-based, model-guided construction of synthetic gene networks with predicted functions. Nat. Biotechnol. 27, 465--471.\n", "M. B. Elowitz and S. Leibler. 2000. A synthetic oscillatory network of transcriptional regulators. Nature 403, 335--338.\n", "K. Endo, K. Hayashi, T. Inoue, and H. Saito. 2013. A versatile cis-acting inverter module for synthetic translational switches. Nat. Commun 4, 2393.\n", "D. Endy. 2005. Foundations for engineering biology. Nature 438, 449--453.\n", "F. Farzadfard, S. D. Perli, and T. K. Lu. 2013. Tunable and multifunctional eukaryotic transcription factors based on CRISPR/Cas. ACS Synth. Biol. 2, 604--613.\n", "A. Fire, S. Xu, M. K. Montgomery, S. A. Kostas, S. E. Driver, and C. C. Mello. 1998. Potent and specific genetic interference by double-stranded RNA in Caenorhabditis elegans. Nature 391, 806--811.\n", "M. A. Fischbach, J. A. Bluestone, and W. A. Lim. 2013. Cell-based therapeutics: The next pillar of medicine. Sci. Trans. Med. 5, 179ps177.\n", "J. A. Fischer, E. Giniger, T. Maniatis, and M. Ptashne. 1988. GAL4 activates transcription in Drosophila. Nature 332, 853--856.\n", "A. E. Friedland, T. K. Lu, X. Wang, D. Shi, G. Church, and J. J. Collins. 2009. Synthetic gene networks that count. Science 324, 1199--1202.\n", "Y. Fu, J. D. Sander, D. Reyon, V. M. Cascio, and J. K. Joung. 2014. Improving CRISPR-Cas nuclease specificity using truncated guide RNAs. Nat. Biotechnol. 32, 279--284.\n", "T. R. Fuerst, M. P. Fernandez, and B. Moss. 1989. Transfer of the inducible lac repressor/operator system from Escherichia coli to a vaccinia virus expression vector. Proc. Natl. Acad. Sci. USA 86, 2549--2553.\n", "E. Fung, W. W. Wong, J. K. Suen, T. Bulter, S. G. Lee, and J. C. Liao. 2005. A synthetic gene-metabolic oscillator. Nature 435, 118--122.\n", "R. Gaber, T. Lebar, A. Majerle, B. Ster, A. Dobnikar, M. Bencina, and R. Jerala. 2014. Designable DNA-binding domains enable construction of logic circuits in mammalian cells. Nat. Chem. Biol. 10, 203--208.\n", "J. R. Garcia, H. J. Cha, G. Rao, M. R. Marten, and W. E. Bentley. 2009. Microbial nar-GFP cell sensors reveal oxygen limitations in highly agitated and aerated laboratory-scale fermentors. Microb. Cell Fact 8, 6.\n", "T. S. Gardner, C. R. Cantor, and J. J. Collins. 2000. Construction of a genetic toggle switch in Escherichia coli. Nature 403, 339--342.\n", "D. G. Gibson, G. A. Benders, C. Andrews-Pfannkoch, E. A. Denisova, H. Baden-Tillson, J. Zaveri, T. B. Stockwell, A. Brownley, D. W. Thomas, M. A. Algire, C. Merryman, L. Young, V. N. Noskov, J. I. Glass, J. C. Venter, C. A. 3rd Hutchison, and H. O. Smith. 2008. Complete chemical synthesis, assembly, and cloning of a Mycoplasma genitalium genome. Science 319, 1215--1220.\n", "X. Guan, L. Q. Gu, S. Cheley, O. Braha, and H. Bayley. 2005. Stochastic sensing of TNT with a genetically engineered pore. Chembiochem 6, 1875--1881.\n", "C. C. Guet, M. B. Elowitz, W. Hsing, and S. Leibler. 2002. Combinatorial synthesis of genetic networks. Science 296, 1466--1470.\n", "N. J. Guido, P. Lee, X. Wang, T. C. Elston, and J. J. Collins. 2007. A pathway and genetic factors contributing to elevated gene expression noise in stationary phase. Biophys J. 93, L55--57.\n", "N. J. Guido, X. Wang, D. Adalsteinsson, D. Mcmillen, J. Hasty, C. R. Cantor, T. C. Elston, and J. J. Collins. 2006. A bottom-up approach to gene regulation. Nature 439, 856--860.\n", "J. Hasty, D. Mcmillen, F. Isaacs, and J. J. Collins. 2001. Computational studies of gene regulatory networks: In numero molecular biology. Nat. Rev. Genet. 2, 268--279.\n", "J. Hemphill and A. Deiters. 2013. DNA computation in mammalian cells: microRNA logic operations. J Am. Chem. Soc. 135, 10512--10518.\n", "W. J. Holtz and J. D. Keasling. 2010. Engineering static and dynamic control of synthetic pathways. Cell 140, 19--23.\n", "C. Hsu, S. Scherrer, A. Buetti-Dinh, P. Ratna, J. Pizzolato, V. Jaquet, and A. Becskei. 2012. Stochastic signalling rewires the interaction map of a multiple feedback network during yeast evolution. Nat. Commun. 3, 682.\n", "P. D. Hsu, E. S. Lander, and F. Zhang. 2014. Development and applications of CRISPR-Cas9 for genome engineering. Cell 157, 1262--1278.\n", "M. C. Hu and N. Davidson. 1987. The inducible lac operator-repressor system is functional in mammalian cells. Cell 48, 555--566.\n", "I. Y. Hwang, M. H. Tan, E. Koh, C. L. Ho, C. L. Poh, and M. W. Chang. 2014. Reprogramming microbes to be pathogen-seeking killers. ACS Synthet. Biol. 3, 228--237.\n", "T. Ideker, V. Thorsson, J. A. Ranish, R. Christmas, J. Buhler, J. K. Eng, R. Bumgarner, D. R. Goodlett, R. Aebersold, and L. Hood. 2001. Integrated genomic and proteomic analyses of a systematically perturbed metabolic network. Science 292, 929--934.\n", "F. J. Isaacs, W. J. Blake, and J. J. Collins. 2005. Molecular biology. Signal processing in single cells. Science 307, 1886--1888.\n", "F. J. Isaacs, D. J. Dwyer, and J. J. Collins. 2006. RNA synthetic biology. Nat. Biotechnol. 24, 545--554.\n", "F. J. Isaacs, D. J. Dwyer, C. Ding, D. D. Pervouchine, C. R. Cantor, and J. J. Collins. 2004. Engineered riboregulators enable post-transcriptional control of gene expression. Nat. Biotechnol. 22, 841--847.\n", "H. Jeong, B. Tombor, R. Albert, Z. N. Oltvai, and A. L. Barabasi. 2000. The large-scale organization of metabolic networks. Nature 407, 651--654.\n", "E. M. Judd, M. T. Laub, and H. H. Mcadams. 2000. Toggles and oscillators: New genetic circuit designs. Bioessays 22, 507--509.\n", "M. Kaern, W. J. Blake, and J. J. Collins. 2003. The engineering of gene regulatory networks. Ann. Rev. Biomed. Eng. 5, 179--206.\n", "M. Kaern, T. C. Elston, W. J. Blake, and J. J. Collins. 2005. Stochasticity in gene expression: From theories to phenotypes. Nat. Rev. Genet. 6, 451--464.\n", "T. Kalmar, C. Lim, C. Hayward, S. Munoz-Descalzo, J. Nichols, J. Garcia-Ojalvo, and A. Martinez Arias. 2009. Regulated fluctuations in nanog expression mediate cell fate decisions in embryonic stem cells. PLoS Biol 7, e1000149.\n", "M. Karlsson and W. Weber. 2012. Therapeutic synthetic gene networks. Curr. Opin. Biotechnol. 23, 703--711.\n", "A. J. Keung, C. J. Bashor, S. Kiriakov, J. J. Collins, and A. S. Khalil. 2014. Using targeted chromatin regulators to engineer combinatorial and spatial transcriptional regulation. Cell 158, 110--120.\n", "A. S. Khalil and J. J. Collins. 2010. Synthetic biology: Applications come of age. Nat. Rev. Genet. 11, 367--379.\n", "A. S. Khalil, T. K. Lu, C. J. Bashor, C. L. Ramirez, N. C. Pyenson, J. K. Joung, and J. J. Collins. 2012. A synthetic biology framework for programming eukaryotic transcription functions. Cell 150, 647--658.\n", "D. H. Kim and J. J. Rossi. 2007. Strategies for silencing human disease using RNA interference. Nat. Rev. Genet. 8, 173--184.\n", "H. Kitano. 2002. Computational systems biology. Nature 420, 206--210.\n", "J. Klein, J. R. Heal, W. D. Hamilton, T. Boussemghoune, T. O. Tange, F. Delegrange, G. Jaeschke, A. Hatsch, and J. Heim. 2014. Yeast synthetic biology platform generates novel chemical structures as scaffolds for drug discovery. ACS Synth. Biol. 3, 314--323.\n", "H. Kobayashi, M. Kaern, M. Araki, K. Chung, T. S. Gardner, C. R. Cantor, and J. J. Collins. 2004. Programmable cells: interfacing natural and engineered gene networks. Proc. Natl. Acad. Sci. USA 101, 8414--8419.\n", "M. A. Kohanski and J. J. Collins. 2008. Rewiring bacteria, two components at a time. Cell 133, 947--948.\n", "S. Kok, L. H. Stanton, T. Slaby, M. Durot, V. F. Holmes, K. G. Patel, D. Platt, E. B. Shapland, Z. Serber, J. Dean, J. D. Newman, and S. S. Chandran. 2014. Rapid and Reliable DNA Assembly via Ligase Cycling Reaction. ACS Synthet. Biol. 3, 97--106.\n", "J. W. Kotula, S. J. Kerns, L. A. Shaket, L. Siraj, J. J. Collins, J. C. Way, and P. A. Silver. 2014. Programmable bacteria detect and record an environmental signal in the mammalian gut. Proc. Natl. Acad. Sci. USA 111, 4838--4843.\n", "B. P. Kramer, A. U. Viretta, M. Daoud-El-Baba, D. Aubel, W. Weber, and M. Fussenegger. 2004. An engineered epigenetic transgene switch in mammalian cells. Nat. Biotechnol. 22, 867--870.\n", "A. M. Lanza, N. C. Crook, and H. S. Alper. 2012. Innovation at the intersection of synthetic and systems biology. Curr. Opin. Biotechnol. 23, 712--717.\n", "M. H. Larson, L. A. Gilbert, X. Wang, W. A. Lim, J. S. Weissman, and L. S. Qi. 2013. CRISPR interference (CRISPRi) for sequence-specific control of gene expression. Nat. Protoc. 8, 2180--2196.\n", "J. Layton. 2005. How robotic vacuums work. In HowStuffWorks.com.\n", "I. Lee and E. M. Marcotte. 2009. Effects of functional bias on supervised learning of a gene network model. Meth. Mol. Biol. 541, 463--475.\n", "S. K. Lee, H. Chou, T. S. Ham, T. S. Lee, and J. D. Keasling. 2008. Metabolic engineering of microorganisms for biofuels production: from bugs to synthetic biology to fuels. Curr. Opin. Biotechnol. 19, 556--563.\n", "S. Y. Lee, H. U. Kim, J. H. Park, J. M. Park, and T. Y. Kim. 2009. Metabolic engineering of microorganisms: general strategies and drug production. Drug Discov. Today 14, 78--88.\n", "A. Levskaya, O. D. Weiner, W. A. Lim, and C. A. Voigt. 2009. Spatiotemporal control of cell signalling using a light-switchable protein interaction. Nature 461, 997--1001.\n", "M. Lewandoski. 2001. Conditional control of gene expression in the mouse. Nat. Rev. Genet. 2, 743--755.\n", "F. Lienert, J. J. Lohmueller, A. Garg, and P. A. Silver. 2014. Synthetic biology in mammalian cells: Next generation research tools and therapeutics. Nat. Rev. Mol. Cell Biol. 15, 95--107.\n", "W. A. Lim. 2010. Designing customized cell signalling circuits. Nat. Rev. Mol. Cell Biol. 11, 393--403.\n", "K. D. Litcofsky, R. B. Afeyan, R. J. Krom, A. S. Khalil, and J. J. Collins. 2012. Iterative plug-and-play methodology for constructing and modifying synthetic gene networks. Nat. Meth. 9, 1077--1080.\n", "H. S. Liu, C. H. Lee, C. F. Lee, I. J. Su, and T. Y. Chang. 1998. Lac/Tet dual-inducible system functions in mammalian cell lines. Biotechniques 24, 624--628, 630--622.\n", "L. L. Looger, M. A. Dwyer, J. J. Smith, and H. W. Hellinga. 2003. Computational design of receptor and sensor proteins with novel functions. Nature 423, 185--190.\n", "T. K. Lu and J. J. Collins. 2007. Dispersing biofilms with engineered enzymatic bacteriophage. Proc. Natl. Acad. Sci. USA 104, 11197--11202.\n", "T. K. Lu, A. S. Khalil, and J. J. Collins. 2009. Next-generation synthetic gene networks. Nat. Biotechnol 27, 1139--1150.\n", "R. Lutz and H. Bujard. 1997. Independent and tight regulation of transcriptional units in Escherichia coli via the LacR/O, the TetR/O and AraC/I1-I2 regulatory elements. Nucl. Acids Res. 25, 1203--1210.\n", "M. S. Magaraci, A. Veerakumar, P. Qiao, A. Amurthur, J. Y. Lee, J. S. Miller, M. Goulian, and C. A. Sarkar. 2014. Engineering Escherichia coli for light-activated cytolysis of mammalian cells. ACS Synthet. Biol.\n", "V. J. Martin, D. J. Pitera, S. T. Withers, J. D. Newman, and J. D. Keasling. 2003. Engineering a mevalonate pathway in Escherichia coli for production of terpenoids. Nat. Biotechnol. 21, 796--802.\n", "N. J. Mckenna and B. W. O'Malley. 2002. Combinatorial control of gene expression by nuclear receptors and coregulators. Cell 108, 465--474.\n", "M. T. Mee, J. J. Collins, G. M. Church, and H. H. Wang. 2014. Syntrophic exchange in synthetic microbial communities. Proc. Natl. Acad. Sci. USA 111, E2149--2156.\n", "J. T. Mettetal, D. Muzzey, C. Gomez-Uribe, and A. Van Oudenaarden. 2008. The frequency dependence of osmo-adaptation in Saccharomyces cerevisiae. Science 319, 482--484.\n", "Jack Minker, Logic-based artificial intelligence, Kluwer Academic Publishers, Norwell, MA, 2000\n", "T. Miyamoto, S. Razavi, R. Derose, and T. Inoue. 2013. Synthesizing biomolecule-based Boolean logic gates. ACS Synthet. Biol. 2, 72--82.\n", "T. S. Moon, C. Lou, A. Tamsir, B. C. Stanton, and C. A. Voigt. 2012. Genetic programs constructed from layered logic gates in single cells. Nature 491, 249--253.\n", "F. Moser, N. J. Broers, S. Hartmans, A. Amsir, R. Erkman, J. A. Roubos, R. Bovenberg, and C. A. Voigt. 2012. Genetic circuit performance under conditions relevant for industrial bioreactors. ACS Synthet. Biol. 1, 555--564.\n", "S. Mukherji and A. Van Oudenaarden. 2009. Synthetic biology: Understanding biological design from synthetic circuits. Nat. Rev. Genet. 10, 859--871.\n", "C. J. Myers. 2010. Engineering Genetic Circuits. CRC Press, Boca Raton, FL.\n", "N. Nandagopal and M. B. Elowitz. 2011. Synthetic biology: Integrated gene circuits. Science 333, 1244--1248.\n", "D. Nevozhay, R. M. Adams, E. Van Itallie, M. R. Bennett, and G. Balazsi. 2012. Mapping the environmental fitness landscape of a synthetic gene circuit. PLoS Comput. Biol. 8, e1002480.\n", "L. Nissim, S. D. Perli, A. Fridkin, P. Perez-Pinera, and T. K. Lu. 2014. Multiplexed and programmable regulation of gene networks with an integrated RNA and CRISPR/Cas toolkit in human cells. Molec. Cell 54, 698--710.\n", "V. Noireaux, Y. T. Maeda, and A. Libchaber. 2011. Development of an artificial cell, from self-organization to computation and self-reproduction. Proc. Natl. Acad. Sci. USA 108, 3473--3480.\n", "S. O'Gorman, D. T. Fox, and G. M. Wahl. 1991. Recombinase-mediated gene activation and site-specific integration in mammalian cells. Science 251, 1351--1355.\n", "E. J. Olson, L. A. Hartsough, B. P. Landry, R. Shroff, and J. J. Tabor. 2014. Characterizing bacterial gene circuit dynamics with optically programmed gene expression signals. Nat. Meth. 11, 449--455.\n", "J. H. Park and S. Y. Lee. 2008. Towards systems metabolic engineering of microorganisms for amino acid production. Curr. Opin. Biotechnol. 19, 454--460.\n", "S. Payne and L. You. 2013. Engineered cell-cell communication and its applications. Adv. Biochem. Eng. Biotechnol.\n", "R. Pfeifer, M. Lungarella, and F. Iida. 2007. Self-organization, embodiment, and biologically inspired robotics. Science 318, 1088--1093.\n", "M. Ptashne. 1992. A Genetic Switch: Phage {Lambda} and Higher Organisms 2nd Ed. Cell Press, Blackwell Scientific Publications, Cambridge, MA.\n", "O. Purcell and T. K. Lu. 2014. Synthetic analog and digital circuits for cellular computation and memory. Curr. Opin. Biotechnol. 29C, 146--155.\n", "P. E. Purnick and R. Weiss. 2009. The second wave of synthetic biology: from modules to systems. Nat. Rev. Mol. Cell Biol. 10, 410--422.\n", "O. Rackham and J. W. Chin. 2005. A network of orthogonal ribosome x mRNA pairs. Nat. Chem. Biol. 1, 159--166.\n", "Steen Rasmussen , Michael J. Raven , Gordon N. Keating , Mark A. Bedau, Collective intelligence of the artificial life community on its own successes, failures, and future, Artificial Life, v.9 n.2, p.207-235, Spring 2003[doi>10.1162/106454603322221531]\n", "Raj Reddy, Robotics and Intelligent Systems in Support of Society, IEEE Intelligent Systems, v.21 n.3, p.24-31, May 2006[doi>10.1109/MIS.2006.57]\n", "D. K. Ro, E. M. Paradise, M. Ouellet, K. J. Fisher, K. L. Newman, J. M. Ndungu, K. A. Ho, R. A. Eachus, T. S. Ham, J. Kirby, M. C. Chang, S. T. Withers, Y. Shiba, R. Sarpong, and J. D. Keasling. 2006. Production of the antimalarial drug precursor artemisinic acid in engineered yeast. Nature 440, 940--943.\n", "N. Roehner and C. J. Myers. 2014a. Directed acyclic graph-based technology mapping of genetic circuit models. ACS Synthet. Biol. 3, 543--555.\n", "N. Roehner and C. J. Myers. 2014b. A methodology to annotate systems biology markup language models with the synthetic biology open language. ACS Synthet. Biol. 3, 57--66.\n", "N. Roehner, E. Oberortner, M. Pocock, J. Beal, K. Clancy, C. Madsen, G. Misirli, A. Wipat, H. Sauro, and C. J. Myers. 2014. Proposed data model for the next version of the synthetic biology open language. ACS Synthet. Biol.\n", "N. Roquet and T. K. Lu. 2014. Digital and analog gene circuits for biotechnology. Biotechnol. J. 9, 597--608.\n", "N. Rosenfeld, M. B. Elowitz, and U. Alon. 2002. Negative autoregulation speeds the response times of transcription networks. J. Mol. Biol. 323, 785--793.\n", "W. C. Ruder, T. Lu, and J. J. Collins. 2011. Synthetic biology moving into the clinic. Science 333, 1248--1252.\n", "M. Ruzzi, K. D. Breunig, A. G. Ficca, and C. P. Hollenberg. 1987. Positive regulation of the beta-galactosidase gene from Kluyveromyces lactis is mediated by an upstream activation site that shows homology to the GAL upstream activation site of Saccharomyces cerevisiae. Molec. Cell. Biol. 7, 991--997.\n", "J. D. Sander and J. K. Joung. 2014. CRISPR-Cas systems for editing, regulating and targeting genomes. Nat. Biotechnol. 32, 347--355.\n", "B. Sauer and N. Henderson. 1989. Cre-stimulated recombination at loxP-containing DNA sequences placed into the mammalian genome. Nucl. Acids Res. 17, 147--161.\n", "P. A. Sharp. 2001. RNA interference--2001. Genes Dev. 15, 485--490.\n", "A. Singh, T. L. Deans, and J. H. Elisseeff. 2013. Photomodulation of cellular gene expression in hydrogels. Acs Macro. Letter 2, 269--272.\n", "P. Siuti, J. Yazbek, and T. K. Lu. 2013. Synthetic circuits integrating logic and memory in living cells. Nat. Biotechnol. 31, 448--452.\n", "P. Siuti, J. Yazbek, and T. K. Lu. 2014. Engineering genetic circuits that compute and remember. Nat. Protoc. 9, 1292--1300.\n", "R. V. Sole, A. Munteanu, C. Rodriguez-Caso, and J. Macia. 2007. Synthetic protocell biology: From reproduction to computation. Philos Trans. Roy. Soc Lond B Biol. Sci. 362, 1727--1739.\n", "D. Sprinzak and M. B. Elowitz. 2005. Reconstruction of genetic circuits. Nature 438, 443--448.\n", "N. Sternberg and D. Hamilton. 1981. Bacteriophage P1 site-specific recombination. I. Recombination between loxP sites. J. Mol. Biol. 150, 467--486.\n", "J. T. Stevens and C. J. Myers. 2013. Dynamic modeling of cellular populations within iBioSim. ACS Synthet. Biol. 2, 223--229.\n", "J. Szulc, M. Wiznerowicz, M. O. Sauvain, D. Trono, and P. Aebischer. 2006. A versatile tool for conditional gene expression and knockdown. Nat. Meth. 3, 109--116.\n", "A. Tamsir, J. J. Tabor, and C. A. Voigt. 2011. Robust multicellular computing using genetically encoded NOR gates and chemical \u2018wires\u2019. Nature 469, 212--215.\n", "F. J. Vizeacoumar, Y. Chong, C. Boone, and B. J. Andrews. 2009. A picture is worth a thousand words: genomics to phenomics in the yeast Saccharomyces cerevisiae. FEBS Lett 583, 1656--1661.\n", "C. A. Voigt. 2006. Genetic parts to program bacteria. Curr. Opin. Biotechnol. 17, 548--557.\n", "M. Wakiyama, R. Muramatsu, Y. Kaitsu, M. Ikeda, and S. Yokoyama. 2011. Inducible protein expression in Drosophila Schneider 2 cells using the lac operator-repressor system. Biotechnol. Lett. 33, 2361--2366.\n", "Y. Wang, Y. Y. Yau, D. Perkins-Balding, and J. G. Thomson. 2011. Recombinase technology: Applications and possibilities. Plant. Cell. Rep. 30, 267--285.\n", "J. C. Way, J. J. Collins, J. D. Keasling, and P. A. Silver. 2014. Integrating biological redesign: Where synthetic biology came from and where it needs to go. Cell. 157, 151--161.\n", "W. Weber, R. Schoenmakers, B. Keller, M. Gitzinger, T. Grau, M. Daoud-El Baba, P. Sander, and M. Fussenegger. 2008. A synthetic mammalian gene circuit reveals antituberculosis compounds. Proc. Natl. Acad. Sci. USA 105, 9994--9998.\n", "W. Weber, J. Stelling, M. Rimann, B. Keller, M. Daoud-El Baba, C. C. Weber, D. Aubel, and M. Fussenegger. 2007. A synthetic time-delay circuit in mammalian cells and mice. Proc. Natl. Acad. Sci. USA 104, 2643--2648.\n", "N. Webster, J. R. Jin, S. Green, M. Hollis, and P. Chambon. 1988. The yeast UASG is a transcriptional enhancer in human HeLa cells in the presence of the GAL4 trans-activator. Cell 52, 169--178.\n", "H. V. Westerhoff and B. O. Palsson. 2004. The evolution of molecular biology into systems biology. Nat. Biotechnol. 22, 1249--1252.\n", "N. Wiener. 1948. Cybernetics. Wiley, New York.\n", "M. N. Win and C. D. Smolke. 2007. A modular and extensible RNA-based gene-regulatory platform for engineering cellular function. Proc. Natl. Acad. Sci. USA 104, 14283--14288.\n", "M. N. Win and C. D. Smolke. 2008. Higher-order cellular information processing with synthetic RNA devices. Science 322, 456--460.\n", "P. J. Wittkopp, B. K. Haerum, and A. G. Clark. 2004. Evolutionary changes in cis and trans gene regulation. Nature 430, 85--88.\n", "J. B. Xavier. 2011. Social interaction in synthetic and natural microbial communities. Mol. Syst. Biol. 7, 483.\n", "Z. Xie, L. Wroblewska, L. Prochazka, R. Weiss, and Y. Benenson. 2011. Multi-input RNAi-based logic circuit for identification of specific cancer cells. Science 333, 1307--1311.\n", "B. J. Yeh, R. J. Rutigliano, A. Deb, D. Bar-Sagi, and W. A. Lim. 2007. Rewiring cellular morphology pathways with synthetic guanine nucleotide exchange factors. Nature 447, 596--600.\n", "C. Yoo, L. Ramirez, and J. Liuzzi. 2014. Big data analysis using modern statistical and machine learning methods in medicine. Int. Neurourol. J. 18, 50--57.\n", "L. You, R. S. 3rd Cox, R. Weiss, and F. H. Arnold. 2004. Programmed population control by cell-cell communication and regulated killing. Nature 428, 868--871.\n", "H. Youk and W. A. Lim. 2014. Secreting and sensing the same molecule allows cells to achieve versatile social behaviors. Science 343, 1242782.\n"], "doi": "doi>10.1145/2667229", "ref_links": {}, "abstract": "Synthetic biology has emerged as an important technology for engineering cells to behave in controllable and predictable ways. The promise of this modern technology is dependent on our understanding of cellular complexity to allow us to engineer cells with novel function. In this regard, the fields of computer science and synthetic biology are critical for accelerating both our understanding of biological systems, and our ability to quantitatively engineer cells. Thus, advances in biology and biotechnology are arising at the intersection of computer science and synthetic biology approaches. This review seeks to introduce the field of synthetic biology to the computer science community, and to ignite a curiosity and interest in fostering a unique synergy for possible collaborations between synthetic biologists and computer scientists.", "authors": [{"name": "tara l deans", "link": "http://dl.acm.org/author_page.cfm?id=99658665768"}], "title": "Parallel Networks: Synthetic Biology and Artificial Intelligence", "citations": [], "Metrics": {"Downloads (12 months)": "177\n", "Downloads (6 weeks) ": "15\n", "Downloads (cumulative)": "388\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Jordan", "university": null, "affiliation_string": "university of utah salt lake city ut", "city": "salt", "Name": "tara l deans"}]}}, "date": {"month": "December", "year": "2014"}}, "Issue2": {"articles": {"Article No.: 15": {"references": ["A. Barenco, H. H. Bennett, R. Cleve, D. P. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. 1995. Elementary gates for quantum computation. Phys. Rev. A: Atom. Molecular Optic. Phys. 52, 5 (1995), 3457--3467.\n", "C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "A. B\u00e8rut, A. Arakelyan, A. Petrosyan, S. Ciliberto, R. Dillenschneider, and E. Lutz. 2012. Experimental verification of Landauer's principle linking information and thermodynamics. Nature 483, 3 (2012), 187--189.\n", "Kamalika Datta , Gaurav Rathi , Indranil Sengupta , Hafizur Rahaman, Synthesis of Reversible Circuits Using Heuristic Search Method, Proceedings of the 2012 25th International Conference on VLSI Design, p.328-333, January 07-11, 2012[doi>10.1109/VLSID.2012.92]\n", "K. Datta, I. Sengupta, and H. Rahaman. 2013. Particle swarm optimization based reversible circuit synthesis using mixed control Toffoli gates. J. Low Power Electron. 9, 3 (2013), 363--372.\n", "Rolf Drechsler , Alexander Finder , Robert Wille, Improving ESOP-based synthesis of reversible logic using evolutionary algorithms, Proceedings of the 2011 international conference on Applications of evolutionary computation, April 27-29, 2011, Torino, Italy\n", "K. Fazel, M. A. Thornton, and J. E. Rice. 2007. ESOP-based Toffoli gate cascade generation. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. 206--209.\n", "R. Feynman. 1985. Quantum mechanical computers. Optic News 11 (1985), 11--20.\n", "E. Fredkin and T. Toffoli. 1982. Conservative logic. Int. J. Theor. Phys. 21 (1982), 219--253.\n", "Daniel Gro\u00dfe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]\n", "R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]\n", "D. Maslov and G. W. Dueck. 2006. Level compaction in quantum circuits. In Proceedings of the IEEE Congress on Evolutionary Computation. 2405--2409.\n", "D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]\n", "D. Michael Miller , Zahra Sasanian, Recent Developments on Mapping Reversible Circuits to Quantum Gate Libraries, Proceedings of the 2012 International Symposium on Electronic System Design, p.17-22, December 19-22, 2012[doi>10.1109/ISED.2012.81]\n", "D. Michael Miller , Robert Wille , Rolf Drechsler, Reducing Reversible Circuit Cost by Adding Lines, Proceedings of the 2010 40th IEEE International Symposium on Multiple-Valued Logic, p.217-222, May 26-28, 2010[doi>10.1109/ISMVL.2010.48]\n", "A. Mishchenko and M. Perkowski. 2001. Fast heuristic minimization of exclusive-sums-of-products. In Proceedings of the 6th Reed-Muller Workshop. 242--250.\n", "G. E. Moore. 1965. Cramming more components onto integrated circuits. J. Electron. 38, 8 (1965), 183--191.\n", "N. Nayeem and J. E. Rice. 2011. A shared-cube approach to ESOP-based synthesis of reversible logic. Facta Universitatis of Ni\u00ca, Elec. Energ. 24, 3 (2011), 385--402.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Jan Rabaey, Low Power Design Essentials, Springer Publishing Company, Incorporated, 2009\n", "J. E. Rice, K. B. Fazel, M. A. Thornton, and K. B. Kent. 2009. Toffoli gate cascade generation using ESOP minimization and QMDD-based swapping. In Proceedings of the 14th Reed-Muller Workshop. 63--72.\n", "J. E. Rice and N. Nayeem. 2011. Ordering techniques for ESOP-based Toffoli cascade generation. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM). 274--279.\n", "J. E. Rice and V. Suen. 2010. Using autocorrelation coefficient-based cost functions in ESOP-based Toffoli gate cascade generation. In Proceedings of the 23rd Canadian Conference on Electrical and Computer Engineering (CCECE). 1--6.\n", "K. Roy and S. C. Prasad. 2000. Low-Power CMOS VLSI Design. Wiley Interscience.\n", "Y. Sanaee and G. W. Dueck. 2009. Generating Toffoli networks from ESOP expressions. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM). 715--719.\n", "Yasaman Sanaee , Gerhard W. Dueck, ESOP-Based Toffoli Network Generation with Transformations, Proceedings of the 2010 40th IEEE International Symposium on Multiple-Valued Logic, p.276-281, May 26-28, 2010[doi>10.1109/ISMVL.2010.58]\n", "Mathias Soeken , Stefan Frehse , Robert Wille , Rolf Drechsler, RevKit: an open source toolkit for the design of reversible circuits, Proceedings of the Third international conference on Reversible Computation, p.64-76, July 04-05, 2011, Gent, Belgium[doi>10.1007/978-3-642-29517-1_6]\n", "Michael Kirkedal Thomsen , Robert Gl\u00fcck, Optimized reversible binary-coded decimal adders, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.7, p.697-706, July, 2008[doi>10.1016/j.sysarc.2007.12.006]\n", "Tommaso Toffoli, Reversible Computing, Proceedings of the 7th Colloquium on Automata, Languages and Programming, p.632-644, July 14-18, 1980\n", "Robert Wille , Rolf Drechsler, BDD-based synthesis of reversible logic for large functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629984]\n", "Robert Wille , Daniel Gro\u03b2e , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]\n", "Robert Wille , Mathias Soeken , Nils Przigoda , Rolf Drechsler, Exact Synthesis of Toffoli Gate Circuits with Negative Control Lines, Proceedings of the 2012 IEEE 42nd International Symposium on Multiple-Valued Logic, p.69-74, May 14-16, 2012[doi>10.1109/ISMVL.2012.71]\n"], "doi": "doi>10.1145/2629543", "ref_links": {}, "abstract": "The problem of reversible logic synthesis has drawn the attention of many researchers over the last two decades with growing emphasis on low-power design. Among the various synthesis approaches that have been reported, the ones based on compact circuit representations like Binary Decision Diagrams (BDD) and Exclusive-or Sum-Of-Products (ESOP) are interesting in the sense that they can handle large circuits with more than 100 inputs. The drawback of these approaches, however, is that the generated netlists are sub-optimal, and there is lot of scope for optimizing them. One of the best methods in this regard is an approach, where the ESOP cubes are grouped into sublists based on sharing among more than one outputs. In the work reported in this article, in contrast, an approach based on clustering the ESOP cubes based on their similarity with respect to input variables is presented, along with a technique to map each of the clusters into reversible gate netlists. This approach results in a significant reduction in quantum cost of the final netlist, but requires one additional garbage line. Experimental results on a number of reversible circuit benchmarks have been presented in support of the claim and also demonstrate that the method is very fast.", "authors": [{"name": "kamalika datta", "link": "http://dl.acm.org/author_page.cfm?id=81461653349"}, {"name": "gaurav rathi", "link": "http://dl.acm.org/author_page.cfm?id=81501679896"}, {"name": "indranil sengupta", "link": "http://dl.acm.org/author_page.cfm?id=81100183111"}, {"name": "hafizur rahaman", "link": "http://dl.acm.org/author_page.cfm?id=81100454187"}], "title": "An Improved Reversible Circuit Synthesis Approach using Clustering of ESOP Cubes", "citations": [], "Metrics": {"Downloads (12 months)": "61\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "118\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "kamalika datta"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "gaurav rathiindian institute of technology kharagpur india"}, {"country": null, "university": null, "affiliation_string": "indranil sengupta", "city": null, "Name": "indranil senguptaindian institute of technology kharagpur india"}]}, "Article No.: 10": {"references": ["C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "Graham P. Boechler, Jean M. Whitney, Craig S. Lent, Alexei O. Orlov, and Gregory L. Snider. 2010. Fundamental limits of energy dissipation in charge-based computing. Appl. Phys. Lett. 97, 10 (2010). DOI: http://dx.doi.org/10.1063/1.3484959\n", "Ismo H\u00e4nninen and Jarmo Takala. 2010a. Irreversible bit erasures in binary adders. In Proceedings of the IEEE Conference on Nanotechnology. 223--226. DOI: http://dx.doi.org/10.1109/NANO.2010.5697744\n", "Ismo H\u00e4nninen , Jarmo Takala, Binary Adders on Quantum-Dot Cellular Automata, Journal of Signal Processing Systems, v.58 n.1, p.87-103, January   2010[doi>10.1007/s11265-008-0284-5]\n", "ITRS. International technology roadmap for semiconductors. (2012). http://www.itrs.net/Links/2012ITRS/Home2012.htm. (Last accessed September 2012.)\n", "R. W. Keyes , R. Landauer, Minimal energy dissipation in logic, IBM Journal of Research and Development, v.14 n.2, p.152-157, March 1970[doi>10.1147/rd.142.0152]\n", "Israel Koren. 2002. Computer Arithmetic Algorithms (2nd. ed.). A. K. Peters, Ltd., Natick, MA.\n", "Craig S. Lent and P. Douglas Tougaw. 1997. A device architecture for computing with quantum dots. Proc. IEEE 85, 4 (1997), 541--557. DOI: http://dx.doi.org/10.1109/5.573740\n", "Craig S. Lent, Mo Liu, and Yuhui Lu. 2006. Bennett clocking of quantum-dot cellular automata and the limits to binary logic scaling. Nanotechnol. 17, 16 (2006), 4240--4251. DOI: http://dx.doi.org/10.1088/0957-4484/17/16/040\n", "Alexei O. Orlov, Craig S. Lent, Cameron C. Thorpe, Graham P. Boechler, and Gregory L. Snider. 2012. Experimental test of Landauer's Principle at the sub-kBT level. Jap. J. of Appl. Phys. 51, 06FE10 (2012). DOI: http://dx.doi.org/10.1143/JJAP.51.06FE10\n", "Asher Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 6 (1985), 3266--3276.\n", "Victor I. Starosel'skii. 2001. Adiabatic logic circuits: A review. Russian Microelectron. 31, 1 (2001), 37--58. DOI: http://dx.doi.org/10.1023/A:1013857006906\n", "John Timler and Craig S. Lent. 2003. Maxwell's demon and quantum-dot cellular automata. J. Appl. Phys. 94, 2 (2003), 1050--1060. DOI: http://dx.doi.org/10.1063/1.1581350\n", "Saed G. Younis , Thomas F. Knight, Jr., Practical implementation of charge recovering asymptotically zero power CMOS, Proceedings of the 1993 symposium on Research on integrated systems, p.234-250, February 1993, Seattle, Washington, USA\n"], "doi": "doi>10.1145/2629523", "ref_links": {"4": "http://www.itrs.net/Links/2012ITRS/Home2012.htm.", "7": "http://dx.doi.org/10.1109/5.573740", "12": "http://dx.doi.org/10.1063/1.1581350", "11": "http://dx.doi.org/10.1023/A:1013857006906", "1": "http://dx.doi.org/10.1063/1.3484959", "9": "http://dx.doi.org/10.1143/JJAP.51.06FE10", "8": "http://dx.doi.org/10.1088/0957-4484/17/16/040", "2": "http://dx.doi.org/10.1109/NANO.2010.5697744"}, "abstract": "Heat generation limits the performance of state-of-the-art integrated circuits, originating from the wasteful static CMOS operating principle. Near-term solutions like adiabatic charging for energy recovery and limiting friction-type heat sources provide considerable improvement. However, these methods do not address the ultimate thermodynamic necessity to expel energy related to information loss in the computing process. In emerging beyond-CMOS technologies, this bit erasure heat alone can overwhelm the cooling capacity and set the limits of the computing performance. Therefore, logical information loss is becoming an important factor for digital circuit design, and tools have to be developed for analysis and optimization. This article presents a framework for estimating the amount of information loss in complex logic circuits, demonstrating the method by modeling the irreversible bit erasures in a standard binary adder structure. Binary addition is one of the most often used and highly optimized digital designs, and we estimate the erasure bounds for components on various levels of design abstraction, showing that the actual logic gate implementations have orders of magnitude higher loss than the addition operation itself would require. The method and the results can be used to optimize circuits for a higher degree of logical reversibility and energy conservation.", "authors": [{"name": "ismo k hanninen", "link": "http://dl.acm.org/author_page.cfm?id=81375620520"}, {"name": "craig s lent", "link": "http://dl.acm.org/author_page.cfm?id=81100458078"}, {"name": "gregory l snider", "link": "http://dl.acm.org/author_page.cfm?id=81100055052"}], "title": "Quantifying Irreversible Information Loss in Digital Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "57\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "144\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "ismo k hanninen"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "craig s lent"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "gregory l snider"}]}, "Article No.: 16": {"references": ["X. Bian, H. Guo, L. Zhang, K. H. Tan, and C. M. Lai. 2012. Simulation and modeling of wafer level silicon-base spiral inductor. In Proceedings of the 13th International Conference on Electronic Packaging Technology and High Density Packaging (ICEPT-HDP). 29--31.\n", "Y. I. Bontzios, M. G. Dimopoulos, and A. A. Hatzopoulos. 2011. Prospects of 3D inductors on through silicon vias processes for 3D ICs. In Proceedings of the IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC). 90--93.\n", "Yongseok Choi , Naehyuck Chang , Taewhan Kim, DC\u2013DC Converter-Aware Power Management for Low-Power Embedded Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.8, p.1367-1381, August 2007[doi>10.1109/TCAD.2007.890837]\n", "Z. Feng, M. R. Lueck, D. S. Temple, and M. B. Steer. 2012. High-performance solenoidal RF transformers on high-resistivity silicon substrates for 3D integrated circuits. IEEE Trans. Microwave Theory Techn. 60, 7, 2066--2072.\n", "Paul D. Franzon , W. Rhett Davis , Thor Thorolffson, Creating 3D specific systems: architecture, design and CAD, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n", "D. Huang and M.-C. F. Chang. 2007. Interleaved three-dimensional on-chip differential inductors and transformers. U.S. Patent WO2007019280. Filed August 2, 2006, Issued February 15, 2007.\n", "K. Salah, A. El Rouby, H. Ragai, and Y. Ismail. 2012. A closed form expression for TSV-based on-chip spiral inductor. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 2325--2328.\n", "U. Tida, C. Zhuo, and Y. Shi. 2013. Through-silicon-via Inductor: Is it real or just a fantasy&quest; In Proceedings of the Asia and South Pacfic Design Automation Conference. 837--842.\n", "G. VanAckern. 2011. Design guide for CMOS process on-chip 3D inductor using thru-wafer vias. Master's Thesis. Boise State University.\n", "M. Wang. 2010. Integrated power inductors in silicon for compact DC-DC converters in portable electronics. Ph.D. Dissertation, University of Florida.\n", "J. Wibben and R. Harjani. 2008. A high-efficiency DC-DC converter using 2 nH integrated inductors. IEEE J. Solid-State Circuits 43, 4, 844--854.\n", "C. P. Yue and S. S. Wong. 1998. On-chip spiral inductors with patterned ground shields for Si-based RF ICs. IEEE J. Solid-State Circuits 33, 5, 743--752.\n", "J. Zhang. 2009. Inductor with patterned ground plane. U.S. Patent US20090250262 A1. Filed April 3, 2008, Issued October 8, 2009.\n", "B. Zhang, Y.-Z. Xiong, L. Wang, S. Hu, J. Shi, Y.-Q. Zhuang, L.-W. Li, and X. Yuan. 2010. 3D TSV transformer design for DC-DC/AC-DC converter. In Proceedings of the 60th Electronic Components and Technology Conference (ECTC). 1653--1656.\n", "Xin Zhao , Michael Scheuermann , Sung Kyu Lim, Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228391]\n"], "doi": "doi>10.1145/2637481", "ref_links": {}, "abstract": "There has been a tremendous research effort in recent years to move DC-DC converters on chip for enhanced performance. However, a major limiting factor to implementing on-chip inductive DC-DC converters is the large area overhead induced by spiral inductors. Thus, we propose using through-silicon-vias (TSVs), a critical enabling technique in three-dimensional (3D) integrated systems, to implement on-chip inductors for DC-DC converters. While existing literature show that TSV inductors are inferior compared with conventional spiral inductors due to substrate loss for RF applications, in this article, we demonstrate that it is not the case for DC-DC converters, which operate at relatively low frequencies. Experimental results show that by replacing conventional spiral inductors with TSV inductors, with almost the same efficiency and output voltage, up to 4.3\u00d7 and 3.2\u00d7 inductor area reduction can be achieved for the single-phase buck converter and the interleaved buck converter with magnetic coupling, respectively.", "authors": [{"name": "umamaheswara rao tida", "link": "http://dl.acm.org/author_page.cfm?id=99658639127"}, {"name": "cheng zhuo", "link": "http://dl.acm.org/author_page.cfm?id=81452600992"}, {"name": "yiyu shi", "link": "http://dl.acm.org/author_page.cfm?id=81311484828"}], "title": "Novel Through-Silicon-Via Inductor-Based On-Chip DC-DC Converter Designs in 3D ICs", "citations": [{"Name": "Umamaheswara Rao Tida ", "Country": null, "Affiliation": null}, {"Name": "Varun Mittapalli ", "Country": null, "Affiliation": null}, {"Name": "Cheng Zhuo ", "Country": null, "Affiliation": null}, {"Name": "Yiyu Shi", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "101\n", "Downloads (6 weeks) ": "12\n", "Downloads (cumulative)": "174\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "sudan", "university": "university of science and technology", "affiliation_string": "missouri university of science and technology", "city": "umm durman", "Name": "umamaheswara rao tida"}, {"country": null, "university": null, "affiliation_string": "intel corporation hillsboro", "city": null, "Name": "cheng zhuo"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "missouri university of science and technology", "city": "umm durman", "Name": "yiyu shi"}]}, "Article No.: 14": {"references": ["Dave Bacon , Wim van Dam, Recent progress in quantum algorithms, Communications of the ACM, v.53 n.2, February 2010[doi>10.1145/1646353.1646375]\n", "Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984\n", "Chen-Fu Chiang , Daniel Nagaj , Pawel Wocjan, Efficient circuits for quantum walks, Quantum Information & Computation, v.10 n.5, p.420-434, May 2010\n", "Andrew M. Childs , Richard Cleve , Enrico Deotto , Edward Farhi , Sam Gutmann , Daniel A. Spielman, Exponential algorithmic speedup by a quantum walk, Proceedings of the thirty-fifth annual ACM symposium on Theory of computing, June 09-11, 2003, San Diego, CA, USA[doi>10.1145/780542.780552]\n", "Olivier Coudert, Two-level logic minimization: an overview, Integration, the VLSI Journal, v.17 n.2, p.97-140, Oct. 1994[doi>10.1016/0167-9260(94)00007-7]\n", "K. Fazel, M. A. Thornto, and J. E. Rice. 2007. ESOP-based Toffoli gate cascade generation. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing. 206--209.\n", "M. Lukac, M. Kameyama, M. Perkowski, and P. Kerntopf. 2011. Decomposition of reversible logic function based on cube-reordering. Facta Universitatis: Electron. Energetics 24, 403--422.\n", "Igor L. Markov , Mehdi Saeedi, Constant-optimized quantum circuits for modular multiplication and exponentiation, Quantum Information & Computation, v.12 n.5-6, p.361-394, May 2012\n", "D. Maslov , M. Saeedi, Reversible Circuit Optimization Via Leaving the Boolean Domain, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.6, p.806-816, June 2011[doi>10.1109/TCAD.2011.2105555]\n", "A. Mishchenko and M. Perkowski. 2001. Fast heuristic minimization of exclusive sum-of-products. In Proceedings of the Reed-Muller Workshop.\n", "N. M. Nayeem and J. E. Rice. 2011. A shared-cube approach to ESOP-based synthesis of reversible logic. In Facta Universitatis, Electron. Energetics Series 24, 385--402.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "M. Plesch and C. Brukner. 2011. Quantum-state preparation with universal gate decompositions. Phys. Rev. A 83, 3 (2011).\n", "Mehdi Saeedi , Igor L. Markov, Synthesis and optimization of reversible circuits\u2014a survey, ACM Computing Surveys (CSUR), v.45 n.2, p.1-34, February 2013[doi>10.1145/2431211.2431220]\n", "Mehdi Saeedi , Morteza Saheb Zamani , Mehdi Sedighi , Zahra Sasanian, Reversible circuit synthesis using a cycle-based approach, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-26, December 2010[doi>10.1145/1877745.1877747]\n", "Gernot Schaller , Ralf Sch\u00fctzhold, The role of symmetries in adiabatic quantum algorithms, Quantum Information & Computation, v.10 n.1, p.109-140, January 2010\n", "Alireza Shafaei , Mehdi Saeedi , Massoud Pedram, Reversible logic synthesis ofk-input,m-output lookup tables, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France\n", "M. Soeken, S. Frehse, R. Wille, and R. Drechsler. 2010. RevKit: A toolkit for reversible circuit design. In Proceedings of the Workshop on Reversible Computation (2010).\n", "L. M. K. Vandersypen, M. Steffen, G. Breyta, C. S. Yannoni, R. Cleve, and I. L. Chuang. 2000. Experimental realization of an order-finding algorithm with an NMR quantum computer. Phys. Rev. Lett. 85, 25 (2000), 5452--5455.\n", "Robert Wille , Rolf Drechsler, BDD-based synthesis of reversible logic for large functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629984]\n", "Robert Wille , Daniel Gro\u03b2e , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]\n", "N. Xu, J. Zhu, D. Lu, X. Zhou, X. Peng, and J. Du. 2012. Quantum factorization of 143 on a dipolar-coupling nuclear magnetic resonance system. Phys. Rev. Lett. 108, 13 (2012).\n"], "doi": "doi>10.1145/2629524", "ref_links": {}, "abstract": "Improving circuit realization of known quantum algorithms by CAD techniques has benefits for quantum experimentalists. In this article, the problem of synthesizing a given function on a set of ancillea is addressed. The proposed approach benefits from extensive sharing of cofactors among cubes that appear on function outputs. Accordingly, it can be considered a multilevel logic optimization technique for reversible circuits. In particular, the suggested approach can efficiently implement anyn-input,m-output lookup table (LUT) by a reversible circuit. This problem has interesting applications in the Shor's number-factoring algorithm and in quantum walk on sparse graphs. Simulation results reveal that the proposed cofactor-sharing synthesis algorithm has a significant impact on reducing the size of modular exponentiation circuits for Shor's quantum factoring algorithm, oracle circuits in quantum walk on sparse graphs, and the well-known MCNC benchmarks.", "authors": [{"name": "alireza shafaei", "link": "http://dl.acm.org/author_page.cfm?id=81474700722"}, {"name": "mehdi saeedi", "link": "http://dl.acm.org/author_page.cfm?id=81311484030"}, {"name": "massoud pedram", "link": "http://dl.acm.org/author_page.cfm?id=81100303987"}], "title": "Cofactor Sharing for Reversible Logic Synthesis", "citations": [{"Name": "Mathias Soeken ", "Country": null, "Affiliation": null}, {"Name": "Laura Tague ", "Country": null, "Affiliation": null}, {"Name": "Gerhard W. Dueck ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "22\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "69\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Hong Kong", "university": null, "affiliation_string": "university of southern california los angeles ca", "city": "southern", "Name": "alireza shafaei"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of southern california los angeles ca", "city": "southern", "Name": "mehdi saeedi"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of southern california los angeles ca", "city": "southern", "Name": "massoud pedram"}]}, "Article No.: 19": {"references": ["Hari Ananthan , Kaushik Roy, A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147020]\n", "N. Aslan. 2008. Application of response surface methodology and central composite rotatable design for modeling and optimization of a multi-gravity separator for chromite concentration. Powder Technol. 185, 1 (2008), 80--86.\n", "B. P. Harish , Navakanta Bhat , Mahesh B. Patil, On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.3, p.606-614, March 2007[doi>10.1109/TCAD.2006.883910]\n", "A. N. Bhoj and N. K. Jha. 2013. Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Trans. VLSI Syst. 21, 11 (2013), 1975--1988.\n", "Sourindra M. Chaudhuri , Niraj K. Jha, 3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.3, p.1-19, April 2014[doi>10.1145/2567670]\n", "M. H. Chiang, K. Kim, C. Tretz, and C. T. Chuang. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electron. Device Lett. 52, 10 (2005), 2339--2342.\n", "Jung Hwan Choi , Jayathi Murthy , Kaushik Roy, The effect of process variation on device temperature in FinFET circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "W. G. Hunter, G. E. P. Box, and J. S. Hunter. 1978. Statistics for Experimenters: An Introduction to Design, Data Analysis and Model Building. John Wiley and Sons, New York, NY.\n", "Jie Gu , John Keane , Sachin Sapatnekar , Chris H. Kim, Statistical leakage estimation of double gate FinFET devices considering the width quantization property, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.206-209, February 2008[doi>10.1109/TVLSI.2007.909809]\n", "M. Guillorn. 2008. FinFET performance advantage at 22nm: An AC perspective. In Proceedings of the Symposium on VLSI Technology.\n", "H. R. Khan, D. Mamaluy, and D. Vasileska. 2008. 3D NEGF quantum transport simulator for modeling ballistic transport in nano FinFETs. Physics: Conf. Series 107, 1 (2008).\n", "A. Kumar, B. A. Minch, and S. Tiwari. 2004. Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs. In Proceedings of the International SOI Conference.\n", "P. Mishra, A. N. Bhoj, and N. K. Jha. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the IEEE International Symposium on Quality Electronic Design.\n", "Prateek Mishra , Anish Muttreja , Niraj K. Jha, Low-power FinFET circuit synthesis using multiple supply and threshold voltages, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-23, July 2009[doi>10.1145/1543438.1543440]\n", "A. Mutlu and M. Rahman. 2005. Statistical methods for the estimation of process variation effects on circuit operation. IEEE Trans. Electron. Packag. Manufact. 28, 4 (2005), 364--375.\n", "A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the IEEE International Conference on Computer Design. 560--567.\n", "NIST. 2011. Engineering Statistics Handbook. http://www.itl.nist.gov/div898/handbook.\n", "E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C. T. Chuang, K. Bernstein, and R. Puri. 2004. Turning silicon on its edge. IEEE Circuits Devices Mag. 20, 1 (2004), 20--31.\n", "J. Ouyang and Y. Xie. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211--214.\n", "X. Shao and Z. Yu. 2005. Nanoscale FinFET simulation: A quasi-3D quantum mechanical model using NEGF. Solid-State Electron. 49, 8 (2005), 1435--1445.\n", "Amith Singhee , Rob A. Rutenbar, From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.685-692, March 26-28, 2007[doi>10.1109/ISQED.2007.79]\n", "Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]\n", "Synopsys. 2011. Sentaurus TCAD Manual. (2011). http://www.synopsys.com.\n", "S. A. Tawfik and V. Kursun. 2007. High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175--178.\n", "C. C. Wu, D. W. Lin, and A. Keshavarzi et al. 2010. High performance 22/20nm FinFET CMOS devices with advanced high-k/metal gate scheme. In Proceedings of the IEEE International Electron Devices Meeting. 27.1.1--27.1.4.\n", "S. Xiong and J. Bokor. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Trans. Electron Devices 50 (2003), 2255--2261.\n", "T. Yamashita, V. S. Basker, and T. Standaert et al. 2011. Sub-25nm FinFET with advanced fin formation and short channel effect engineering. In Proceedings of the IEEE Symposium on VLSI Technology. 14--15.\n"], "doi": "doi>10.1145/2665066", "ref_links": {"16": "http://www.itl.nist.gov/div898/handbook.", "22": "http://www.synopsys.com."}, "abstract": "Among different multi-gate transistors, FinFETs and Trigate FETs have set themselves apart as the most promising candidates for the upcoming 22nm technology node and beyond owing to their superior device performance, lower leakage power consumption, and cost-effective fabrication process. Innovative circuit design and optimization techniques will be required to harness the power of multi-gate transistors, which in turn will depend on accurate leakage and timing characterization of these devices under spatial and environmental variations. Hence, in order to aid circuit designers, we present accurate analytical models using central composite rotatable design (CCRD) based on response surface methodology (RSM) to estimate the leakage current and delay of FinFET standard cells under the effect of variations in gate length (LG), fin thickness (TSI), gate-oxide thickness (TOX), gate-workfunction (\u03a6G), supply voltage (VDD), and temperature (T). To the best of our knowledge, this is the first such attempt to develop analytical models for leakage/delay estimation of FinFET logic gates. To derive these models, we employ TCAD device simulations of adjusted 2D device cross sections that have been shown to track TCAD device simulations of 3D device behavior within a 1--3&percnt; error range. This drastically reduces the CPU time of our modeling technique (by several orders of magnitude) without much loss in accuracy. We present analytical leakage and delay models for different sizes and logic styles (e.g., shorted-gate (SG) and independent-gate (IG) FinFETs at the 22nm technology node). Both leakage and delay estimates derived from the analytical models are in close agreement with quasi-Monte Carlo (QMC) simulation results (QMC simulations track the accuracy of Monte Carlo simulations, but are several orders of magnitude faster) obtained for different adjusted-2D logic gates with a root mean square error (RMSE) in the 0.23&percnt;--5.87&percnt; range.", "authors": [{"name": "sourindra m chaudhuri", "link": "http://dl.acm.org/author_page.cfm?id=81496667530"}, {"name": "prateek mishra", "link": "http://dl.acm.org/author_page.cfm?id=81365594671"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Accurate Leakage/Delay Estimation for FinFET Standard Cells under PVT Variations using the Response Surface Methodology", "citations": [], "Metrics": {"Downloads (12 months)": "59\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "119\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "sourindra m chaudhuri"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "prateek mishra"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 18": {"references": ["Rajsekhar Adapa , Spyros Tragoudas , Maria K. Michael, Improved diagnosis using enhanced fault dominance, Integration, the VLSI Journal, v.44 n.3, p.217-228, June, 2011[doi>10.1016/j.vlsi.2011.01.002]\n", "S. B. Akers, Binary Decision Diagrams, IEEE Transactions on Computers, v.27 n.6, p.509-516, June 1978[doi>10.1109/TC.1978.1675141]\n", "Phaninder Alladi, Pragyan P. Mohanty, and Spyros Tragoudas. 2012. A scalable method for arbitrary string matches using functions. In Proceedings of the International Conference on Bioinformatics and Computational Biology. 125--130.\n", "Stephen F. Altschul, Bruce W. Erickson, and Henry Leung. 2008. Local alignment (with affine gap weights). In Encyclopedia of Algorithms. Springer, 1--99.\n", "BLAST. 2007. BLAST (Basic Local Alignment Search Tool). http://blast.ncbi.nlm.nih.gov/Blast.cgi/.\n", "Randal E. Bryant, Symbolic Boolean manipulation with ordered binary-decision diagrams, ACM Computing Surveys (CSUR), v.24 n.3, p.293-318, Sept. 1992[doi>10.1145/136035.136043]\n", "FASTA. 2007. FASTA. http://www.ebi.ac.uk/Tools/fasta/.\n", "Abhishek Garg , Alessandro Di Cara , Ioannis Xenarios , Luis Mendoza , Giovanni De Micheli, Synchronous versus asynchronous modeling of gene regulatory networks, Bioinformatics, v.24 n.17, p.1917-1925, September 2008[doi>10.1093/bioinformatics/btn336]\n", "Dan Gusfield, Algorithms on strings, trees, and sequences: computer science and computational biology, Cambridge University Press, New York, NY, 1997\n", "Zia Khan , Joshua S. Bloom , Leonid Kruglyak , Mona Singh, A practical algorithm for finding maximal exact matches in large sequence datasets using sparse suffix arrays, Bioinformatics, v.25 n.13, p.1609-1616, July 2009[doi>10.1093/bioinformatics/btp275]\n", "Woo-Cheol Kim , Sanghyun Park , Jung-Im Won , Sang-Wook Kim , Jee-Hee Yoon, An efficient DNA sequence searching method using position specific weighting scheme, Journal of Information Science, v.32 n.2, p.176-190, April     2006[doi>10.1177/0165551506062329]\n", "Veli M\u00e4kinen and Gonzalo Navarro. 2004. Compressed compact suffix arrays. In Proceedings of the 15th Annual Symposium on Combinatorial Pattern Matching. Lecture Notes in Computer Science, vol. 3109, Springer, 420--433.\n", "Tobias Marschall , Sven Rahmann, Efficient exact motif discovery, Bioinformatics, v.25 n.12, p.i356-i364, June 2009[doi>10.1093/bioinformatics/btp188]\n", "Maria K. Michael , Spyros Tragoudas, Function-based compact test pattern generation for path delay faults, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.8, p.996-1001, August 2005[doi>10.1109/TVLSI.2005.853607]\n", "S. Minato and Kimihito Ito. 2007. Symmetric item set mining method using zero-suppressed BDDs and application to biological data. Trans. Japan. Soc. Artif. Intell. 22, 2 (2007), 156--164.\n", "Pragyan P. Mohanty and Spyros Tragoudas. 2011. A scalable method for identifying DNA substrings using functions. In Proceedings of the International Conference on Bioinformatics and Computational Biology. 178--183.\n", "Eugene W. Myers. 1994. A sublinear algorithm for approximate keyword searching. Algorithmica 12, 4/5 (1994), 345--374.\n", "Gonzalo Navarro, A guided tour to approximate string matching, ACM Computing Surveys (CSUR), v.33 n.1, p.31-88, March 2001[doi>10.1145/375360.375365]\n", "Gonzalo Navarro, Indexing text using the Ziv-Lempel trie, Journal of Discrete Algorithms, v.2 n.1, p.87-114, March 2004[doi>10.1016/S1570-8667(03)00066-2]\n", "Gonzalo Navarro , Ricardo A. Baeza-Yates, A New Indexing Method for Approximate String Matching, Proceedings of the 10th Annual Symposium on Combinatorial Pattern Matching, p.163-185, July 22-24, 1999\n", "Gonzalo Navarro, Ricardo A. Baeza-Yates, Erkki Sutinen, and Jorma Tarhio. 2001. Indexing methods for approximate string matching. IEEE Data Eng. Bull. 24, 4 (2001), 19--27.\n", "NCBI. 2013. National Center for Biotechnology Information. http://www.ncbi.nlm.nih.gov/genbank.\n", "Dvln Somayajulu and Raju Bhukya. 2011. Multiple pattern matching algorithm using pair-count. Int. J. Comput. Sci. 8, 4 (2011).\n", "Kunihiko Sadakane, New text indexing functionalities of the compressed suffix arrays, Journal of Algorithms, v.48 n.2, p.294-313, September 2003[doi>10.1016/S0196-6774(03)00087-7]\n", "Temple F. Smith and Michael S. Waterman. 1981. Identification of common molecular subsequences. J. Mol. Bio. 147, 1 (1981), 195--197.\n", "Fabio Somenzi. 2001. Colorado University decision diagram package. http://vlsi.colorodo.edu/\u223cfabio/CUDD/.\n", "Erkki Sutinen , Jorma Tarhio, Filtration with q-Samples in Approximate String Matching, Proceedings of the 7th Annual Symposium on Combinatorial Pattern Matching, p.50-63, June 10-12, 1996\n", "Jorma Tarhio , Esko Ukkonen, Approximate Boyer-Moore string matching, SIAM Journal on Computing, v.22 n.2, p.243-260, April 1993[doi>10.1137/0222018]\n", "Navin Vemuri , Priyank Kalla , Russell Tessier, BDD-based logic synthesis for LUT-based FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.501-525, October 2002[doi>10.1145/605440.605442]\n", "S. Wu and U. Manber. 1992. Agrep\u2014A fast approximate pattern-matching tool. In Proceedings of the Usenix Winter Technical Conference. 153--162.\n"], "doi": "doi>10.1145/2660774", "ref_links": {"4": "http://blast.ncbi.nlm.nih.gov/Blast.cgi/.", "6": "http://www.ebi.ac.uk/Tools/fasta/.", "25": "http://vlsi.colorodo.edu/\u223cfabio/CUDD/.", "21": "http://www.ncbi.nlm.nih.gov/genbank."}, "abstract": "Searching for a particular pattern in a very large DNA database is a fundamental and essential component in computational biology. In the biological world, pattern matching is required for finding repeats in a particular DNA sequence, finding motif, aligning sequences, and other similar tasks. Due to an immense amount and continuous increase of biological data, the searching process requires very fast algorithms. A function-based tool set for fast offline pattern searches in large DNA sequences is proposed. The method benefits from the use of Boolean functions, their compact storage using canonical data structure, and the existence of built-in operators for these data structures. Experiments on DNA sequences from the NCBI database show that the proposed approach is scalable. The time complexity depends on the size of the data structure used for storing the function that represents the DNA sequence. It is shown that the presented approach exhibits sublinear time complexity to the DNA sequence size.", "authors": [{"name": "pragyan sheela mohanty", "link": "http://dl.acm.org/author_page.cfm?id=99658656605"}, {"name": "spyros tragoudas", "link": "http://dl.acm.org/author_page.cfm?id=81100427660"}], "title": "Scalable Offline Searches in DNA Sequences", "citations": [], "Metrics": {"Downloads (12 months)": "40\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "85\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "southern illinois university carbondale il", "city": null, "Name": "pragyan sheela mohanty"}, {"country": null, "university": null, "affiliation_string": "southern illinois university carbondale il", "city": null, "Name": "spyros tragoudas"}]}, "Article No.: 12": {"references": ["Holger Bock Axelsen and Michael Kirkedal Thomsen. 2013. Garbage-free reversible integer multiplication with constants of the form 2<sup>k</sup> \u00b1 2<sup>l</sup> \u00b1 1. In Reversible Computation, Robert Gl\u00fcck and Tetsuo Yokoyama (Eds.), Lecture Notes in Computer Science, vol. 7581, Springer, Berlin Heidelberg, 171--182. DOI:http://dx.doi.org/10.1007/978-3-642-36315-3_14\n", "Anindita Banerjee , Anirban Pathak, Reversible Multiplier Circuit, Proceedings of the 2010 3rd International Conference on Emerging Trends in Engineering and Technology, p.781-786, November 19-21, 2010[doi>10.1109/ICETET.2010.70]\n", "Charles H. Bennett and Rolf Landauer. 1985. The fundamental physical limits of computation. Sci. Amer. 253 (1985), 48--56.\n", "St\u00e9phane Burignat and Alexis De Vos. 2012. A review on performances of reversible ripple-carry adders. Int. J. Electron. Telecommun. (2012).\n", "St\u00e9phane Burignat, Kenneth Vermeirsch, Alexis De Vos, and Michael Kirkedal Thomsen. 2013. Garbageless reversible implementation of integer linear transformations. In Reversible Computation, Robert Gl\u00fcck and Tetsuo Yokoyama (Eds.), Lecture Notes in Computer Science, vol. 7581, Springer, Berlin Heidelberg, 160--170. DOI:http://dx.doi.org/10.1007/978-3-642-36315-3_13\n", "Alexis De Vos. 2010. Reversible Computing. Wiley-VCH.\n", "M. Ehsanpour, P. Moallem, and A. Vafaei. 2010. Design of a novel reversible multiplier circuit using modified full adder. In Proceedings of the International Conference on Computer Design and Applications (ICCDA), vol. 3, V3--230--V3--234. DOI:http://dx.doi.org/10.1109/ICCDA.2010.5540792\n", "David A. Huffman. 1959. Canonical forms for information-lossless finite-state logical machines. IRE Trans. Inf. Theory 5, 5 (1959), 41--59.\n", "I. L. Markov and M. Saeedi. 2012. Constant-optimized quantum circuits for modular multiplication and exponentiation. ArXiv e-prints (Feb. 2012).\n", "George H. Mealy. 1955. A method for synthesizing sequential circuits. Bell Syst. Tech. J. 34, 5 (1955), 1045--1079.\n", "Torben \u00c6gidius Mogensen, Garbage-Free reversible constant multipliers for arbitrary integers, Proceedings of the 5th international conference on Reversible Computation, July 04-05, 2013, Victoria, BC, Canada[doi>10.1007/978-3-642-38986-3_7]\n", "Asher Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 6 (1985), 3266--3276. DOI:http://dx.doi.org/10.1103/PhysRevA.32.3266\n", "H. G. Rangaraju, Aakash Babu Suresh, and K. N. Muralidhara. 2012. Article: Design and optimization of reversible multiplier circuit. Int. J. Comput. Appl. 52, 10 (2012), 44--50. Foundation of Computer Science, New York.\n", "Eva Rotenberg , James Cranch , Michael Kirkedal Thomsen , Holger Bock Axelsen, Strength of the reversible, garbage-free 2k\u00b1 1 multiplier, Proceedings of the 5th international conference on Reversible Computation, July 04-05, 2013, Victoria, BC, Canada[doi>10.1007/978-3-642-38986-3_5]\n", "Michael Kirkedal Thomsen and Holger Bock Axelsen. 2009. Parallelization of reversible ripple-carry adders. Parallel Process. Lett. 19, 02 (2009), 205--222. DOI:http://dx.doi.org/10.1142/S0129626409000171\n", "Michael Kirkedal Thomsen, Robert Gl\u00fcck, and Holger Bock Axelsen. 2010. Reversible arithmetic logic unit for quantum arithmetic. J. Phys. A: Math. Theor. 43, 38 (2010). http://stacks.iop.org/1751-8121/43/i=38/a=382002\n", "Vlatko Vedral, Adriano Barenco, and Artur Ekert. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 1 (1996), 147--153. DOI:http://dx.doi.org/10.1103/PhysRevA.54.147\n", "Mariam Zomorodi Moghadam , Keivan Navi, Ultra-area-efficient reversible multiplier, Microelectronics Journal, v.43 n.6, p.377-385, June, 2012[doi>10.1016/j.mejo.2012.02.004]\n"], "doi": "doi>10.1145/2629515", "ref_links": {"15": "http://stacks.iop.org/1751-8121/43/i=38/a=382002"}, "abstract": "We present a method based on Mealy machines for constructing reversible circuitry for multiplying integers by arbitrary integer constants. The circuits generate no garbage and use no ancillae. The circuits are quite compact for small constants and are, in the worst case, bounded by O(n2) multi-control Toffoli gates per bit-slice, wherenis the number of bits in the constant. These gates will have O(n) inputs, so the total number of pass-transistors needed to implement the circuit is O(n3) transistors per bit slice, and the quantum cost (which is exponential in the number of inputs to a Toffoli gate) is O(2n).For some interesting cases, the cost can be reduced to O(n) gates per bit-slice, reducing the cost to O(n2) transistors per bit slice. The quantum cost is still O(2n), as the remaining gates have O(n) inputs.We also look at an alternative construction that, at the cost of adding O(n) ancillae, reduces the cost for arbitrary constants to O(n) gates, O(n2) transistors, though still with O(2n) quantum cost.", "authors": [{"name": "torben gidius mogensen", "link": "http://dl.acm.org/author_page.cfm?id=81418594121"}], "title": "Garbage-Free Reversible Multipliers for Arbitrary Constants", "citations": [], "Metrics": {"Downloads (12 months)": "24\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "60\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Denmark", "university": null, "affiliation_string": "university of copenhagen denmark", "city": "copenhagen", "Name": "torben gidius mogensen"}]}, "Article No.: 13": {"references": ["M. Amy, D. Maslov, M. Mosca, and M. Roetteler. 2013. A meet-in-the-middle algorithm for fast synthesis of depth-optimal quantum circuits. arXiv:quant-ph/1206.0758v3 (Jan. 2013).\n", "A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. 1995. Elementary gates for quantum computation. Phys. Rev. A 52, 5 (1995), 3457.\n", "David Beckman, Amalavoyal N. Chari, Srikrishna Devabhaktuni, and John Preskill. 1996. Efficient networks for quantum factoring. Phys. Rev. A 54 (1996), 1034--1063. http://arXiv.org/quant-ph/9602016.\n", "Katherine L. Brown, William J. Munro, and Vivien M. Kendon. 2010. Using quantum computers for quantum simulation. Entropy 12, 11 (2010), 2268--2307. DOI:http://dx.doi.org/10.3390/e12112268\n", "Byung-Soo Choi , Rodney Van Meter, A \u0398( \u221a n)-depth quantum adder on the 2D NTC quantum computer architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-22, August 2012[doi>10.1145/2287696.2287707]\n", "B. D. Clader, B. C. Jacobs, and C. R. Sprouse. 2013. Quantum algorithm to calculate electromagnetic scattering cross sections. arXiv preprint arXiv:1301.2340 (2013).\n", "Steve A. Cuccaro, Thomas G. Draper, Samuel A. Kutin, and David Petrie Moulton. 2004. A new quantum ripple-carry addition circuit. http://arxiv.org/abs/quant-ph/0410184. (Oct. 2004).\n", "Simon J. Devitt, William J. Munro, and Kae Nemoto. 2013. Quantum error correction for beginners. Rep. Progress Phys. 76, 7 (2013). http://stacks.iop.org/0034-4885/76/i=7/a=076001.\n", "Thomas G. Draper , Samuel A. Kutin , Eric M. Rains , Krysta M. Svore, A logarithmic-depth quantum carry-lookahead adder, Quantum Information & Computation, v.6 n.4, p.351-369, July 2006\n", "E. Fredkin and T. Toffoli. 1982. Conservative logic. Int. J. Theor. Phys. 21 (1982), 219--253.\n", "Vittorio Giovannetti, Seth Lloyd, and Lorenzo Maccone. 2008a. Architectures for a quantum random access memory. Phys. Rev. A 78, 5 (2008). DOI:http://dx.doi.org/10.1103/PhysRevA.78.052310\n", "Vittorio Giovannetti, Seth Lloyd, and Lorenzo Maccone. 2008b. Quantum random access memory. Phys. Rev. Lett. 100, 16, (2008). DOI:http://dx.doi.org/10.1103/PhysRevLett.100.160501\n", "S. Gorgin and A. Kaivani. 2007. Reversible barrel shifters. In Proceedings of the IEEE/ACS International Conference on Computer Systems and Applications (AICCSA'07). 479--483.\n", "M. Haghparast, S. Jassbi, K. Navi, and O. Hashemipour. 2008. Design of a novel reversible multiplier circuit using HNG gate in nanotechnology. World Appl. Sci. J. 3, 6 (2008), 974--978.\n", "Aram W. Harrow, Avinatan Hassidim, and Seth Lloyd. 2009. Quantum algorithm for linear systems of equations. Phys. Rev. Lett. 103, 15, (2009). DOI:http://dx.doi.org/10.1103/PhysRevLett.103.150502\n", "Irina Hashmi , Hafiz Md.  Hasan Babu, An Efficient Design of a Reversible Barrel Shifter, Proceedings of the 2010 23rd International Conference on VLSI Design, p.93-98, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.35]\n", "IEEE P754. 2008. IEEE 754-2008, Standard for Floating-point arithmetic. IEEE. DOI:http://dx.doi.org/10.1109/IEEESTD.2008.4610935\n", "Stephen P. Jordan, Keith S. M. Lee, and John Preskill. 2012. Quantum algorithms for quantum field theories. Science 336 (2012), 1130.\n", "Richard Jozsa. 2003. Notes on Hallgren's efficient quantum algorithm for solving Pell's equation. arXiv preprint quant-ph/0302134 (2003).\n", "Ivan Kassal, James D. Whitfield, Alejandro Perdomo-Ortiz, Man-Hong Yung, and Ala\u0144 Aspuru-Guzik. 2011. Simulating chemistry using quantum computers. Ann. Rev. Phys. Chem. 62, 1 (2011), 185--207.\n", "Seth Lloyd, Masoud Mohseni, and Patrick Rebentrost. 2013. Quantum algorithms for supervised and unsupervised machine learning. arXiv preprint arXiv:1307.0411 (2013).\n", "K. Matsumoto and K. Amano. 2008. Representation of quantum circuits with clifford and \u03c0/8 gates. arXiv:quant-ph/0806.3834 (Jun. 2008).\n", "M. Nachtigal, H. Thapliyal, and N. Ranganathan. 2011. Design of a reversible floating-point adder architecture. In Proceedings of the 11th IEEE International Conference on Nanotechnology.\n", "A. Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A, Gen. Phys 32, 6 (1985), 3266--3276.\n", "John Preskill. 1997a. Fault-tolerant quantum computation. arXiv:quant-ph/9712048v1 (Dec. 1997).\n", "John Preskill. 1997b. Reliable quantum computers. arXiv:quant-ph/9705031v3 (1997).\n", "R. Raussendorf. 2012. Key ideas in quantum error correction. Philosoph. Trans. Royal Soci. A: Math. Phys. Eng. Sci. 370, 1975 (2012), 4541--4565.\n", "Andrew M. Steane. 2003. Overhead and noise threshold of fault-tolerant quantum error correction. Phys. Rev. A 68, 4 (2003).\n", "Y. Takahashi. 2009. Quantum arithmetic circuits: A survey. IEICE Trans. Fund. Electron. Comm. Comput. Sci. E92. A 5 (2009), 1276--1283.\n", "Yasuhiro Takahashi , Noboru Kunihiro, A linear-size quantum circuit for addition with no ancillary qubits, Quantum Information & Computation, v.5 n.6, p.440-448, September 2005\n", "B. M. Terhal. 2013. Quantum error correction for quantum memories. arXiv:1302.3428 {quant-ph} (2013).\n", "Himanshu Thapliyal , Nagarajan Ranganathan, Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate, Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, p.229-234, May 13-15, 2009[doi>10.1109/ISVLSI.2009.49]\n", "Himanshu Thapliyal and Nagarajan Ranganathan. 2011. A new design of the reversible subtractor circuit. In Proceedings of the 11th IEEE International Conference on Nanotechnology.\n", "Rodney Van Meter and Kohei M. Itoh. 2005. Fast quantum modular exponentiation. Phys. Rev. A 71, 5 (2005).\n", "Vlatko Vedral, Adriano Barenco, and Artur Ekert. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54 (1996), 147--153. http://arXiv.org/quant-ph/9511018.\n"], "doi": "doi>10.1145/2629525", "ref_links": {"34": "http://arXiv.org/quant-ph/9511018.", "7": "http://stacks.iop.org/0034-4885/76/i=7/a=076001.", "6": "http://arxiv.org/abs/quant-ph/0410184.", "2": "http://arXiv.org/quant-ph/9602016."}, "abstract": "Reversible logic has applications in low-power computing and quantum computing. However, there are few existing designs for reversible floating-point adders and none suitable for quantum computation. In this article, we propose a resource-efficient reversible floating-point adder, suitable for binary quantum computation, improving the design of Nachtigal et al. [2011]. Our work focuses on improving the reversible designs of the alignment unit and the normalization unit, which are the most expensive parts. By changing a few elements of the existing algorithm, including the circuit designs of the RLZC (reversible leading zero counter) and converter, we have reduced the cost by about 68&percnt;. We also propose quantum designs adapted to use gates from fault-tolerant libraries. TheKQfor our fault-tolerant design is almost 60 times as expensive as for a 32-bit fixed-point addition. We note that the floating-point representation makes in-place, truly reversible arithmetic impossible, requiring us to retain both inputs, which limits the sustainability of its use for quantum computation.", "authors": [{"name": "trung duc nguyen", "link": "http://dl.acm.org/author_page.cfm?id=83358702757"}, {"name": "rodney van meter", "link": "http://dl.acm.org/author_page.cfm?id=81332533184"}], "title": "A Resource-Efficient Design for a Reversible Floating Point Adder in Quantum Computing", "citations": [], "Metrics": {"Downloads (12 months)": "48\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "112\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "japan", "university": "keio university", "affiliation_string": "keio university kanagawa japan", "city": "tokyo", "Name": "trung duc nguyen"}, {"country": "japan", "university": "keio university", "affiliation_string": "keio university kanagawa japan", "city": "tokyo", "Name": "rodney van meter"}]}, "Article No.: 11": {"references": ["Holger Bock Axelsen , Robert Gl\u00fcck , Tetsuo Yokoyama, Reversible machine code and its abstract processor architecture, Proceedings of the Second international conference on Computer Science: theory and applications, p.56-69, September 03-07, 2007, Ekaterinburg, Russia\n", "H. B. Axelsen and M. K. Thomsen. 2013. Garbage-free reversible integer multiplication with constants of the form 2<sup>k</sup> \u00b1 2<sup>l</sup> \u00b1 1. In Proceedings of the 4th International Workshop on Reversible Computation. R. Gl\u00fcck and T. Yokoyama (Eds.), Lecture Notes in Computer Science, vol. 7581, Springer Verlag, Berlin, 171--182.\n", "C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "Charles H. Bennett, Time/space trade-offs for reversible computation, SIAM Journal on Computing, v.18 n.4, p.766-776, Aug. 1989[doi>10.1137/0218053]\n", "S. Burignat, K. Vermeirsch, A. De Vos, and M. K. Thomsen. 2013. Garbageless reversible implementation of integer linear transformations. In Proceedings of the 4th International Workshop on Reversible Computation. R. Gl\u00fcck and T. Yokoyama (Eds.), Lecture Notes in Computer Science, vol. 7581, Springer Verlag, Berlin, 160--170.\n", "A. De Vos. 2010. Reversible Computing. Wiley-VCH, Weinheim.\n", "K. Komatsu and K. Sezaki. 1998. Reversible discrete cosine transform. In Proceedings of the 23rd International Conference on Acoustics, Speech, and Signal Processing. 1769--1772.\n", "H. S. Malvar , A. Hallapuro , M. Karczewicz , L. Kerofsky, Low-complexity transform and quantization in H.264/AVC, IEEE Transactions on Circuits and Systems for Video Technology, v.13 n.7, p.598-603, July 2003[doi>10.1109/TCSVT.2003.814964]\n", "Igor L. Markov , Mehdi Saeedi, Constant-optimized quantum circuits for modular multiplication and exponentiation, Quantum Information & Computation, v.12 n.5-6, p.361-394, May 2012\n", "Torben \u00c6gidius Mogensen, Garbage-Free reversible constant multipliers for arbitrary integers, Proceedings of the 5th international conference on Reversible Computation, July 04-05, 2013, Victoria, BC, Canada[doi>10.1007/978-3-642-38986-3_7]\n", "Torben \u00c6gidius Mogensen, Garbage-Free Reversible Multipliers for Arbitrary Constants, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.11 n.2, November 2014[doi>10.1145/2629515]\n", "Kalyan S. Perumalla, Introduction to Reversible Computing, Chapman & Hall/CRC, 2013\n", "Eva Rotenberg , James Cranch , Michael Kirkedal Thomsen , Holger Bock Axelsen, Strength of the reversible, garbage-free 2k\u00b1 1 multiplier, Proceedings of the 5th international conference on Reversible Computation, July 04-05, 2013, Victoria, BC, Canada[doi>10.1007/978-3-642-38986-3_5]\n", "R. Wille and R. Drechsler. 2010. Towards a Design Flow for Reversible Logic. Springer, Dordrecht.\n", "Tetsuo Yokoyama , Holger Bock Axelsen , Robert Gl\u00fcck, Principles of a reversible programming language, Proceedings of the 5th conference on Computing frontiers, May 05-07, 2008, Ischia, Italy[doi>10.1145/1366230.1366239]\n", "Tetsuo Yokoyama , Holger Bock Axelsen , Robert Gluck, Minimizing Garbage Size by Generating Reversible Simulations, Proceedings of the 2012 Third International Conference on Networking and Computing, p.379-387, December 05-07, 2012[doi>10.1109/ICNC.2012.73]\n"], "doi": "doi>10.1145/2629532", "ref_links": {}, "abstract": "Discrete linear transformations are important tools in information processing. Many such transforms are injective and therefore prime candidates for a physically reversible implementation into hardware. We present here reversible integer cosine transformations onninput integers. The resulting reversible circuit is able to perform both the forward transform and the inverse transform. The detailed structure of such a reversible design strongly depends on the odd prime factors of the determinant of the transform: whether those are of the form 2k\u00b1 1 or of the form 2k\u00b1 2l\u00b1 1 or neither of these forms.", "authors": [{"name": "alexis de vos", "link": "http://dl.acm.org/author_page.cfm?id=81100569010"}, {"name": "stephane burignat", "link": "http://dl.acm.org/author_page.cfm?id=81502793441"}, {"name": "robert gluck", "link": "http://dl.acm.org/author_page.cfm?id=81408592875"}, {"name": "torben gidius mogensen", "link": "http://dl.acm.org/author_page.cfm?id=81418594121"}, {"name": "holger bock axelsen", "link": "http://dl.acm.org/author_page.cfm?id=81350604527"}, {"name": "michael kirkedal thomsen", "link": "http://dl.acm.org/author_page.cfm?id=81100624565"}, {"name": "eva rotenberg", "link": "http://dl.acm.org/author_page.cfm?id=82858839557"}, {"name": "tetsuo yokoyama", "link": "http://dl.acm.org/author_page.cfm?id=81100100963"}], "title": "Designing Garbage-Free Reversible Implementations of the Integer Cosine Transform", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "89\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "belgium", "university": "universiteit gent", "affiliation_string": "imec and universiteit gent gent belgium", "city": "gent", "Name": "alexis de vos"}, {"country": "belgium", "university": "universiteit gent", "affiliation_string": "universiteit gent", "city": "gent", "Name": "stephane burignat"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "robert gluck"}, {"country": null, "university": null, "affiliation_string": null, "Name": "torben gidius mogensen"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "holger bock axelsen"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "michael kirkedal thomsenkbenhavs universitet and universitat bremen"}, {"country": null, "university": null, "affiliation_string": null, "Name": "eva rotenberg"}, {"country": "japan", "university": "nanzan university", "affiliation_string": "nanzan university", "city": "nagoya", "Name": "tetsuo yokoyama"}]}, "Article No.: 8": {"references": [], "doi": "doi>10.1145/2663349", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "robert wille", "link": "http://dl.acm.org/author_page.cfm?id=81342515882"}, {"name": "rolf drechsler", "link": "http://dl.acm.org/author_page.cfm?id=81557574956"}, {"name": "mehdi b tahoori", "link": "http://dl.acm.org/author_page.cfm?id=88159546857"}], "title": "Introduction to the Special Issue on Reversible Computation", "citations": [], "Metrics": {"Downloads (12 months)": "24\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "190\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Germany", "university": null, "affiliation_string": "university of bremen germany", "city": "bremen", "Name": "robert wille"}, {"country": "germany", "university": null, "affiliation_string": "german research center for artificial intelligence germany", "city": null, "Name": "rolf drechsler"}, {"country": "germany", "university": null, "affiliation_string": "karlsruhe institute of technology germany", "city": null, "Name": "mehdi b tahoori"}]}, "Article No.: 17": {"references": ["Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011\n", "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]\n", "Paul Bogdan , Radu Marculescu , Siddharth Jain, Dynamic power management for multidomain system-on-chip platforms: An optimal control approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013[doi>10.1145/2504904]\n", "Kevin Chang , Sujay Deb , Amlan Ganguly , Xinmin Yu , Suman Prasad Sah , Partha Pratim Pande , Benjamin Belzer , Deukhyoun Heo, Performance evaluation and design trade-offs for wireless network-on-chip architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-25, August 2012[doi>10.1145/2287696.2287706]\n", "P. Chaparro , J. Gonzalez , G. Magklis , Cai Qiong , A. Gonzalez, Understanding the Thermal Implications of Multi-Core Architectures, IEEE Transactions on Parallel and Distributed Systems, v.18 n.8, p.1055-1065, August 2007[doi>10.1109/TPDS.2007.1092]\n", "R. David, P. Bogdan, and R. Marculescu. 2012. Dynamic power management for multicores: Case study using the intel SCC. In Proceedings of the IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC). 147--152.\n", "S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo. 2012a. Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. IEEE J. Emerg. Select. Topics Circuits Syst. 2, 2, 228--239.\n", "Sujay Deb , Kevin Chang , Xinmin Yu , Suman Prasad Sah , Miralem Cosic , Amlan Ganguly , Partha Pratim Pande , Benjamin Belzer , Deukhyoun Heo, Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects, IEEE Transactions on Computers, v.62 n.12, p.2382-2396, December 2013[doi>10.1109/TC.2012.224]\n", "Sujay Deb , Kevin Chang , Miralem Cosic , Amlan Ganguly , Partha P. Pande , Deukhyoun Heo , Benjamin Belzer, CMOS compatible many-core noc architectures with multi-channel millimeter-wave wireless links, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206822]\n", "Dominic DiTomaso , Avinash Kodi , Savas Kaya , David Matolak, iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture, Proceedings of the 2011 IEEE 19th Annual Symposium on High Performance Interconnects, p.11-18, August 24-26, 2011[doi>10.1109/HOTI.2011.12]\n", "Masoumeh Ebrahimi , Masoud Daneshtalab , Fahimeh Farahnakian , Juha Plosila , Pasi Liljeberg , Maurizio Palesi , Hannu Tenhunen, HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.19-26, May 09-11, 2012[doi>10.1109/NOCS.2012.10]\n", "Masoumeh Ebrahimi , Masoud Daneshtalab , Pasi Liljeberg , Juha Plosila , Hannu Tenhunen, CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany\n", "Jose Flich , Tor Skeie , Andres Mejia , Olav Lysne , Pedro Lopez , Antonio Robles , Jose Duato , Michihiro Koibuchi , Tomas Rokicki , Jose Carlos Sancho, A Survey and Evaluation of Topology-Agnostic Deterministic Routing Algorithms, IEEE Transactions on Parallel and Distributed Systems, v.23 n.3, p.405-425, March 2012[doi>10.1109/TPDS.2011.190]\n", "Amlan Ganguly , Kevin Chang , Sujay Deb , Partha Pratim Pande , Benjamin Belzer , Christof Teuscher, Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems, IEEE Transactions on Computers, v.60 n.10, p.1485-1502, October 2011[doi>10.1109/TC.2010.176]\n", "Amlan Ganguly , Paul Wettin , Kevin Chang , Partha Pande, Complex network inspired fault-tolerant NoC architectures with wireless links, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999974]\n", "Siddharth Garg , Diana Marculescu , Radu Marculescu, Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.4, p.1-17, October 2012[doi>10.1145/2367736.2367739]\n", "Simon J. Hollis , Chris Jackson , Paul Bogdan , Radu Marculescu, Exploiting Emergence in On-Chip Interconnects, IEEE Transactions on Computers, v.63 n.3, p.570-582, March 2014[doi>10.1109/TC.2012.273]\n", "H. S. Kia and C. Ababei. 2011. A new fault-tolerant and congestion-aware adaptive routing algorithm for regular networks-on-chip. IEEE Congress on Evolutionary Computation (CEC). 2465--2472.\n", "W. Kim, M. Gupta, G.-Y. Wei, and D. Brooks. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the International Symposium on High Performance Computer Architecture. 123--134.\n", "Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Toward Ideal On-Chip Communication Using Express Virtual Channels, IEEE Micro, v.28 n.1, p.80-90, January 2008[doi>10.1109/MM.2008.18]\n", "Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]\n", "Suk-Bok Lee , Sai-Wang Tam , Ioannis Pefkianakis , Songwu Lu , M. Frank Chang , Chuanxiong Guo , Glenn Reinman , Chunyi Peng , Mishali Naik , Lixia Zhang , Jason Cong, A scalable micro wireless interconnect structure for CMPs, Proceedings of the 15th annual international conference on Mobile computing and networking, September 20-25, 2009, Beijing, China[doi>10.1145/1614320.1614345]\n", "Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]\n", "Olav Lysne , Tor Skeie , Sven-Arne Reinemo , Ingebjorg Theiss, Layered Routing in Irregular Networks, IEEE Transactions on Parallel and Distributed Systems, v.17 n.1, p.51-65, January 2006[doi>10.1109/TPDS.2006.12]\n", "Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]\n", "Asit K. Mishra , Reetuparna Das , Soumya Eachempati , Ravi Iyer , N. Vijaykrishnan , Chita R. Das, A case for dynamic frequency tuning in on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669151]\n", "J. Murray, R. Hegde, T. Lu, P. P. Pande, and B. Shirazi. 2013. Sustainable dual-level DVFS-enabled NoC with on-chip wireless links. In Proceedings of the International Symposium on Quality Electronic Design. 135--142.\n", "U. Y. Ogras , R. Marculescu, Application-specific network-on-chip architecture customization via long-range link insertion, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.246-253, November 06-10, 2005, San Jose, CA\n", "Umit Y. Ogras , Radu Marculescu, \"It's a small world after all\": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]\n", "Umit Y. Ogras , Radu Marculescu , Diana Marculescu, Variation-adaptive feedback control for networks-on-chip with multiple clock domains, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391627]\n", "Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]\n", "T. Petermann and P. De Los Rios. 2005. Spatial small-world networks: A wiring cost perspective. arXiv:cond-mat/0501420v2.\n", "Zhiliang Qian , Paul Bogdan , Guopeng Wei , Chi-Ying Tsui , Radu Marculescu, A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380445.2380475]\n", "Mohamed M. Sabry , David Atienza, Temperature-Aware Design and Management for 3D Multi-Core Architectures, Foundations and Trends in Electronic Design Automation, v.8 n.2, p.117-197, January 2014[doi>10.1561/1000000032]\n", "Frank Olaf Sem-Jacobsen , Olav Lysne, Topology Agnostic Dynamic Quick Reconfiguration for Large-Scale Interconnection Networks, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (ccgrid 2012), p.228-235, May 13-16, 2012[doi>10.1109/CCGrid.2012.62]\n", "Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003\n", "Li Shang , Li-Shiuan Peh , N. K. Jha, PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.1, p.92-110, November 2006[doi>10.1109/TCAD.2005.852438]\n", "Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Temperature-Aware On-Chip Networks, IEEE Micro, v.26 n.1, p.130-139, January 2006[doi>2006-02-17 02:00:03.800]\n", "Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]\n", "D. J. Watts and S. H. Strogatz. 1998. Collective dynamics of \u2018small-world\u2019 networks. Nature 393, 440--442.\n", "Paul Wettin , Jacob Murray , Partha Pande , Behrooz Shirazi , Amlan Ganguly, Energy-efficient multicore chip design through cross-layer approach, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]\n", "Dan Zhao , Yi Wang, SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1230-1245, September 2008[doi>10.1109/TC.2008.86]\n"], "doi": "doi>10.1145/2644816", "ref_links": {}, "abstract": "The mm-wave small-world wireless NoC (mSWNoC) has emerged as an enabling interconnection infrastructure for designing high-bandwidth and energy-efficient multicore chips. In this mSWNoC architecture, long-range communication predominately takes place through the wireless shortcuts operating in the range of 10--100GHz, whereas short-range data exchange occurs through conventional metal wires. This results in performance advantages (lower latency and energy dissipation), mainly stemming from using the wireless links as long-range shortcuts between far-apart cores. The performance gain introduced by the wireless channels can be enhanced further if the wireline links of the mSWNoC are optimized according to the traffic patterns arising out of the application workloads. While there is significant energy savings, and hence temperature reduction, in the network due to the mSWNoC architecture, a load-imbalanced network is still susceptible to local temperature hotspots. In this work, we demonstrate that by incorporating congestion-avoidance routing with network-level dynamic voltage and frequency scaling (DVFS) in an mSWNoC, the power and thermal profiles can be improved without a significant impact on the overall network performance. In this work, we demonstrate how novel interconnect architectures enabled by the on-chip wireless links coupled with power management strategies can improve the energy and thermal characteristics of an mSWNoC significantly without introducing any performance degradation with respect to the conventional mesh-based NoC.", "authors": [{"name": "jacob murray", "link": "http://dl.acm.org/author_page.cfm?id=81502747750"}, {"name": "ryan kim", "link": "http://dl.acm.org/author_page.cfm?id=88159202057"}, {"name": "paul wettin", "link": "http://dl.acm.org/author_page.cfm?id=81486654995"}, {"name": "partha pratim pande", "link": "http://dl.acm.org/author_page.cfm?id=81319499120"}, {"name": "behrooz shirazi", "link": "http://dl.acm.org/author_page.cfm?id=81100289681"}], "title": "Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC", "citations": [], "Metrics": {"Downloads (12 months)": "61\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "144\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "jacob murray"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "ryan kim"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "paul wettin"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "partha pratim pande"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "behrooz shirazi"}]}, "Article No.: 9": {"references": ["M. Amy, D. Maslov, and M. Mosca. 2013. Polynomial-timeT-depth optimization of Clifford&plus;Tcircuits via matroid partitioning. arXiv:quant-ph 1303.2042.\n", "D. Asche. 1989. An Introduction to Groups. IOP Publishing, Bristol, UK.\n", "M. Backens. 2012. The zx-calculus is complete for stabilizer quantum mechanics. In Proceedings of the 9th International Workshop on Quantum Physics and Logic. 15--28.\n", "T. Banica and R. Speicher. 2009. Liberation of orthogonal Lie groups. Adv. Math. 222, 1461--1501.\n", "M. Boes, A. De Vos, and J. De Beule. 2010. Almost-classical quantum computers. In Proceedings of the 9th International Workshop on Boolean Problems. 51--56.\n", "S. Burignat, K. Vermeirsch, A. De Vos, and M. Thomsen. 2012. Garbageless reversible implementation of integer linear transformations. In Proceedings of the 4th International Workshop on Reversible Computation. 187--197.\n", "R. Carmichael. 1956. Introduction to the Theory of Groups of Finite Order. Dover Publications, New York, NY.\n", "B. Coecke and R. Duncan. 2011. Interacting quantum observables: Categorical algebra and diagrammatics. New J. Phys. 13.\n", "B. Coecke and R. Duncan. 2012. Tutorial: Graphical calculus for quantum circuits. In Proceedings of the 4th International Workshop on Reversible Computation. 145--157.\n", "A. De Vos. 2010. Reversible Computing. Wiley--VCH, Weinheim, Germany.\n", "A. De Vos and M. Boes. 2011. Creating subgroups of U(2<sup>w</sup>) for quantum-minus computers. In Proceedings of the 28th International Colloquium on Group-Theoretical Methods in Physics. In Physical and Mathematical Aspects of Symmetry, Journal of Physics: Conference Series, Vol. 284.\n", "A. De Vos and S. De Baerdemacker. 2010. Decomposition of a linear reversible computer: Digital versus analog. Int. J. Unconventional Comput. 6, 239--263.\n", "Alexis De Vos , Stijn De Baerdemacker, The Roots of the NOT Gate, Proceedings of the 2012 IEEE 42nd International Symposium on Multiple-Valued Logic, p.167-172, May 14-16, 2012[doi>10.1109/ISMVL.2012.14]\n", "A. De Vos and S. De Baerdemacker. 2012b. Logics between classical reversible logic and quantum logic. In Proceedings of the 9th International Workshop on Quantum Physics and Logic. 123--128.\n", "A. De Vos and S. De Baerdemacker. 2013. The NEGATOR as a basic building block for quantum circuits. Open Syst. Inf. Dynamics 20.\n", "A. De Vos, J. De Beule, and L. Storme. 2009. Computing with the square root of NOT. Serdica J. Comput. 3, 359--370.\n", "A. De Vos, R. Van Laer, and S. Vandenbrande. 2012. The group of dyadic unitary matrices. Open Syst. Inf. Dynamics 19.\n", "Richard Phillips Feynman , J. G. Hey , Robin W. Allen, Feynman Lectures on Computation, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1998\n", "R. Gilmore. 1974. Lie Groups, Lie Algebras, and Some of Their Applications. Wiley, New York, NY.\n", "A. Hurwitz. 1897. Ueber die Erzeugung der Invarianten durch Integration. Nachrichten von der K\u00f6nigliche Gesellschaft der Wissenschaften zu G\u00f6ttingen, Mathematisch-physikalische Klasse, Vol. 1897, 71--90.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "R. Penrose. 2004. The Road to Reality -- A Complete Guide to the Laws of the Universe. Vintage Books, London, UK, 378--382.\n", "Kalyan S. Perumalla, Introduction to Reversible Computing, Chapman & Hall/CRC, 2013\n", "M. Po\u017aniak, K. \u017byczkowski, and M. Ku\u015b. 1998. Composed ensembles of random unitary matrices. J. Phys. A: Math. Gen. 31, 1059--1071.\n", "P. Selinger. 2012. Efficient Clifford&plus;Tapproximations of single-qubit operations. arXiv:quant-ph 1212.6253.\n", "M. Soeken, D. Miller, and R. Drechsler. 2013. Quantum circuits employing roots of the Pauli matrices. Phys. Rev. A 88.\n", "J. Stillwell. 2008. Naive Lie Theory. Springer, New York, NY.\n", "R. Wille and R. Drechsler. 2010. Towards a Design Flow for Reversible Logic. Springer, Dordrecht, The Netherlands.\n", "Noson S. Yanofsky , Mirco A. Mannucci, Quantum Computing for Computer Scientists, Cambridge University Press, New York, NY, 2008\n", "K. \u017byczkowski and M. Ku\u015b. 1994. Random unitary matrices. J. Phy. A: Math. Gen. 27, 4235--4245.\n"], "doi": "doi>10.1145/2669370", "ref_links": {}, "abstract": "Quantum computation onwqubits is represented by the infinite unitary group U(2w); classical reversible computation onwbits is represented by the finite symmetric groupS2w. In order to establish the relationship between classical reversible computing and quantum computing, we introduce two Lie subgroups XU(n) and ZU(n) of the unitary group U(n). The former consists of all unitaryn\u00d7nmatrices with all line sums equal to 1; the latter consists of all unitary diagonaln\u00d7nmatrices with first entry equal to 1. Such a group structure also reveals the relationship between matrix calculus and diagrammatic zx-calculus of quantum circuits.", "authors": [{"name": "alexis de vos", "link": "http://dl.acm.org/author_page.cfm?id=81100569010"}, {"name": "stijn de baerdemacker", "link": "http://dl.acm.org/author_page.cfm?id=81503679916"}], "title": "Matrix Calculus for Classical and Quantum Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "41\n", "Downloads (6 weeks) ": "9\n", "Downloads (cumulative)": "147\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "belgium", "university": "universiteit gent", "affiliation_string": "universiteit gent gent belgium", "city": "gent", "Name": "alexis de vos"}, {"country": "belgium", "university": "universiteit gent", "affiliation_string": "universiteit gent gent belgium", "city": "gent", "Name": "stijn de baerdemacker"}]}}, "date": {"month": "November", "year": "2014"}}}, "Volume12": {"Issue4": {"articles": {"Article No.: 40": {"references": ["Mona Arabzadeh , Mehdi Saeedi , Morteza Saheb Zamani, Rule-based optimization of reversible circuits, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan\n", "A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, and H. Weinfurter. 1995. Elementary gates for quantum computation. Physical Review A 52 (1995), 3457--3467.\n", "V. Bergholm, J. J. Vartiainen, M. M\u00f6tt\u00f6nen, and M. M. Salomaa. 2005. Quantum circuits with uniformly controlled one-qubit gates. Physical Review A 71 (2005), 052330.\n", "Anne Broadbent , Elham Kashefi, Parallelizing quantum circuits, Theoretical Computer Science, v.410 n.26, p.2489-2510, June, 2009[doi>10.1016/j.tcs.2008.12.046]\n", "Stephen S. Bullock , Igor L. Markov, Asymptotically optimal circuits for arbitrary n-qubit diagonal comutations, Quantum Information & Computation, v.4 n.1, p.27-47, January 2004\n", "George Cybenko, Reducing Quantum Computations to Elementary Unitary Operations, Computing in Science and Engineering, v.3 n.2, p.27-32, March 2001[doi>10.1109/5992.908999]\n", "V. Danos, E. Kashefi, P. Panangaden, and S. Perdrix. 2009. Extended Measurement Calculus. Semantic Techniques in Quantum Computation.\n", "R. Feynman. 1982. Simulating physics with computers. International Journal of Theoretical Physics 21 (1982), 467--488.\n", "G. H. Golub and C. F. Van Loan. 1996. Matrix Computations. Vol. 3. JHUP.\n", "M. Grassl. 2008. Circuits for quantum error-correction codes. http://iaks-www.ira.uka.de/home/grassl/QECC/circuits/.\n", "Lov K. Grover, A fast quantum mechanical algorithm for database search, Proceedings of the twenty-eighth annual ACM symposium on Theory of computing, p.212-219, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237814.237866]\n", "A. W. Harrow, A. Hassidim, and S. Lloyd. 2009. Quantum algorithm for linear systems of equations. Physical Review Letters 103, 15 (2009), 150502.\n", "Mahboobeh Houshmand , Morteza Saheb Zamani , Mehdi Sedighi , Mona Arabzadeh, Decomposition of Diagonal Hermitian Quantum Gates Using Multiple-Controlled Pauli Z Gates, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.11 n.3, December 2014[doi>10.1145/2629526]\n", "Chia-Chun Lin, Amlan Chakrabarti, and Niraj K. Jha. 2014. FTQLS: Fault-tolerant quantum logic synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 6 (2014), 1350--1363.\n", "D. Maslov , G. W. Dueck , D. M. Miller , C. Negrevergne, Quantum Circuit Simplification and Level Compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.436-444, March 2008[doi>10.1109/TCAD.2007.911334]\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "H. Park and V. Hari. 1993. A real algorithm for the Hermitian eigenvalue decomposition. BIT Numerical Mathematics 33, 1 (1993), 158--171.\n", "A. Pathak. 2013. Non-Hermitian quantum gates are more common than Hermitian quantum gates. E-Print, Quant-Ph/1309.4037v1 (2013).\n", "Mehdi Saeedi , Mona Arabzadeh , Morteza Saheb Zamani , Mehdi Sedighi, Block-based quantum-logic synthesis, Quantum Information & Computation, v.11 n.3, p.262-277, March 2011\n", "V. V. Shende , S. S. Bullock , I. L. Markov, Synthesis of quantum-logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1000-1010, June 2006[doi>10.1109/TCAD.2005.855930]\n", "Vivek V. Shende , Igor L. Markov, On the CNOT-cost of TOFFOLI gates, Quantum Information & Computation, v.9 n.5, p.461-486, May 2009\n", "Vivek V. Shende , Igor L. Markov , Stephen S. Bullock, Smaller Two-Qubit Circuits for Quantum Communication and Computation, Proceedings of the conference on Design, automation and test in Europe, p.20980, February 16-20, 2004\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "J. J. Vartiainen, M. M\u00f6tt\u00f6nen, and M. M. Salomaa. 2004. Efficient decomposition of quantum gates. Physical Review Letters 92 (2004), 177902.\n", "F. Vatan and C. Williams. 2004a. Optimal quantum circuits for general two-qubit gates. Physical Review A 69 (2004), 032315.\n", "F. Vatan and C. P. Williams. 2004b. Realization of a general three-qubit quantum gate. E-Print, Quant-Ph/0401178 (2004).\n", "G. Vidal and C. M. Dawson. 2004. A universal quantum circuit for two-qubit transformations with three CNOT gates. Physical Review A 69 (2004), 010301.\n", "N. Wiebe, D. Braun, and S. Lloyd. 2012. Quantum algorithm for data fitting. Physical Review Letters 109, 5 (2012), 050505.\n", "C. Wu, Y. Tsai, and H. Tsai. 2005. Quantum circuits for stabilizer codes. In IEEE International Symposium on Circuits and Systems, (ISCAS\u201905). 2333--2336.\n"], "doi": "doi>10.1145/2794263", "ref_links": {"9": "http://iaks-www.ira.uka.de/home/grassl/QECC/circuits/."}, "abstract": "In this article, the problem of synthesizing a general Hermitian quantum gate into a set of primary quantum gates is addressed. To this end, an extended version of the Jacobi approach for calculating the eigenvalues of Hermitian matrices in linear algebra is considered as the basis of the proposed synthesis method. The quantum circuit synthesis method derived from the Jacobi approach and its optimization challenges are described. It is shown that the proposed method results in multiple-control rotation gates around theyaxis, multiple-control phase shift gates, multiple-control NOT gates, and a middle diagonal Hermitian matrix, which can be synthesized to multiple-control PauliZgates. Using the proposed approach, it is shown how multiple-controlUgates, whereUis a single-qubit Hermitian quantum gate, can be implemented using a linear number of elementary gates in terms of circuit lines with the aid of one auxiliary qubit in an arbitrary state.", "authors": [{"name": "mona arabzadeh", "link": "http://dl.acm.org/author_page.cfm?id=81474679722"}, {"name": "mahboobeh houshmand", "link": "http://dl.acm.org/author_page.cfm?id=81461649357"}, {"name": "mehdi sedighi", "link": "http://dl.acm.org/author_page.cfm?id=81331503583"}, {"name": "morteza saheb zamani", "link": "http://dl.acm.org/author_page.cfm?id=81325490785"}], "title": "Quantum-Logic Synthesis of Hermitian Gates", "citations": [], "Metrics": {"Downloads (12 months)": "54\n", "Downloads (6 weeks) ": "22\n", "Downloads (cumulative)": "54\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology tehran iran", "city": "tehran", "Name": "mona arabzadeh"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology tehran iran", "city": "tehran", "Name": "mahboobeh houshmand"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology tehran iran", "city": "tehran", "Name": "mehdi sedighi"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology tehran iran", "city": "tehran", "Name": "morteza saheb zamani"}]}, "Article No.: 42": {"references": ["Saurabh Adya, Andrew Caldwell, Andrew B. Kahng, Igor Markov, and Jarrod Roy. 2005. Capo: A Large-Scale Fixed-Die FloorPlacer. Retrieved November 25, 2015, from http://vlsicad.eecs.umich.edu/BK/PDtools/Capo.\n", "A. Agarwal, D. Blaauw, and V. Zolotov. 2003. Statistical timing analysis for intra-die process variations with spatial correlations. In Proceedings of the International Conference on Computer-Aided Design 900--907. DOI:http://dx.doi.org/10.1109/ICCAD.2003.1257914\n", "M. Alioto and G. Palumbo. 2006. Impact of supply voltage variations on full adder delay: Analysis and comparison. IEEE Transaction on Very Large Scale Integration (VLSI) Systems 14, 12, 1322--1335. DOI:http://dx.doi.org/10.1109/TVLSI.2006.887809\n", "Ajay N. Bhoj and Niraj K. Jha. 2010. Gated-diode FinFET DRAMs: Device and circuit design considerations. ACM Journal on Emerging Technologies in Computing Systems 6, 4, Article No. 12.\n", "A. N. Bhoj and N. K. Jha. 2013. Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 11, 1975--1988. DOI:http://dx.doi.org/10.1109/TVLSI.2012.2227850\n", "A. N. Bhoj, R. V. Joshi, and N. K. Jha. 2013. 3-D-TCAD-based parasitic capacitance extraction for emerging multigate devices and circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 11, 2094--2105. DOI:http://dx.doi.org/10.1109/TVLSI.2012.2227848\n", "M. M. Budnik and K. Roy. 2006. A power delivery and decoupling network minimizing ohmic loss and supply voltage variation in silicon nanoscale technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14, 12, 1336--1346. DOI:http://dx.doi.org/10.1109/TVLSI.2006.887810\n", "A. Carlson, Z. Guo, S. Balasubramanian, L. T. Pang, T. J. K. Liu, and B. Nikolic. 2006. FinFET SRAM with enhanced read/write margins. In Proceedings of the 2006 IEEE International SOI Conference. 105--106.\n", "H. Chang and S. S. Sapatnekar. 2003. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In Proceedings of the International Conference on Computer-Aided Design. 621--625. DOI:http://dx.doi.org/10.1109/ICCAD.2003.1257875\n", "H. Chang and S. S. Sapatnekar. 2005a. Full-chip analysis of leakage power under process variations, including spatial correlations. In Proceedings of the Design Automation Conference. 523--528. DOI:http://dx.doi.org/10.1109/DAC.2005.193865\n", "H. Chang and S. S. Sapatnekar. 2005b. Statistical timing analysis under spatial correlations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, 9, 1467--1482. DOI:http://dx.doi.org/10.1109/TCAD.2005.850834\n", "Sourindra M. Chaudhuri and Niraj K. Jha. 2014. 3D vs. 2D device simulation of FinFET logic gates under PVT variations. ACM Journal on Emerging Technologies in Computing Systems 10, 3, Article No. 26. DOI:http://dx.doi.org/10.1145/2567670\n", "T.-C. Chen. 2006. Overcoming research challenges for CMOS scaling: Industry directions. In Proceedings of the International Conference on Solid-State and Integrated Circuit Technology. 4--7. DOI:http://dx.doi.org/10.1109/ICSICT.2006.306040\n", "Jung Hwan Choi, Aditya Bansal, Mesut Meterelliyoz, Jayathi Murthy, and Kaushik Roy. 2006. Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits. In Proceedings of the International Conference on Computer-Aided Design. 583--586.\n", "A. K. Coskun, T. S. Rosing, K. A Whisnant, and K. C. Gross. 2008. Static and dynamic temperature-aware scheduling for multiprocessor SoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16, 9, 1127--1140. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2000726\n", "R. P. Dick and N. K. Jha. 1998. MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 17, 10, 920--935. DOI:http://dx.doi.org/10.1109/43.728914\n", "Z. Hassan, N. Allec, L. Shang, R. P. Dick, V. Venkatraman, and R. Yang. 2009. Multiscale thermal analysis for nanometer-scale integrated circuits. IEEE Transactions on Computer-Aided Design 28, 6, 860--873.\n", "C. Hernandez, A Roca, F. Silla, J. Flich, and J. Duato. 2010. Improving the performance of GALS-based NoCs in the presence of process variation. In Proceedings of the International Symposium on Networks-on-Chip. 35--42. DOI:http://dx.doi.org/10.1109/NOCS.2010.13\n", "Mark A. Horowitz. 1983. Timing Models for MOS Circuits. Technical Report. Stanford, CA.\n", "Pei-Yu Huang and Yu-Min Lee. 2009. Full-chip thermal analysis for the early design stage via generalized integral transforms. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17, 5, 613--626. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2006043\n", "X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, Leland Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu. 2001. Sub-50 nm P-channel FinFET. IEEE Transactions on Electron Devices 48, 5, 880--886.\n", "ITRS. 2012. International Technology Roadmap for Semiconductors. Retrieved November 25, 2015, from http://public.itrs.net.\n", "R. Joshi, K. Kim, and R. Kanj. 2010. FinFET SRAM design. In Proceedings of the International Conference on VLSI Design. 440--445. DOI:http://dx.doi.org/10.1109/VLSI.Design.2010.88\n", "Jongyoon Jung and Taewhan Kim. 2012. Variation-aware false path analysis based on statistical dynamic timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 11, 1684--1697. DOI:http://dx.doi.org/10.1109/TCAD.2012.2202392\n", "J. Kao, S. Narendra, and A. Chandrakasan. 2002. Subthreshold leakage modeling and reduction techniques [IC CAD tools]. In Proceedings of the International Conference on Computer-Aided Design. 141--148. DOI:http://dx.doi.org/10.1109/ICCAD.2002.1167526\n", "Chun-Yi Lee and N. K. Jha. 2014. FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks. IEEE Transactions on Very Large Scale Integrated (VLSI) Systems 22, 5, 1150--1163. DOI:http://dx.doi.org/10.1109/TVLSI.2013.2260569\n", "B. Li, L.-S. Peh, and P. Patra. 2008. Impact of process and temperature variations on network-on-chip design exploration. In Proceedings of the International Symposium on Networks-on-Chip. 117--126. DOI:http://dx.doi.org/10.1109/NOCS.2008.4492731\n", "S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. 2010. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the International Symposium on Microarchitecture. 469--480.\n", "C.-H. Lin, J. Chang, M. Guillorn, A. Bryant, P. Oldiges, and W. Haensch. 2010. Non-planar device architecture for 15nm node: FinFET or trigate? In Proceedings of the 2010 IEEE International SOI Conference. 1--2. DOI:http://dx.doi.org/10.1109/SOI.2010.5641060\n", "C.-H. Lin, W. Haensch, P. Oldiges, H. Wang, R. Williams, J. Chang, M. Guillorn, A. Bryant, T. Yamashita, T. Standaert, H. Bu, E. Leobandung, and M. Khare. 2011. Modeling of width-quantization-induced variations in logic FinFETs for 22nm and beyond. In Proceedings of the International Symposium on VLSI Technology. 16--17.\n", "P. Liu, Z. Qi, H. Li, L. Jin, W. Wu, S. X. Tan, and J. Yang. 2005. Fast thermal simulation for architecture level dynamic thermal management. In Proceedings of the International Conference on Computer-Aided Design. 639--644. DOI:http://dx.doi.org/10.1109/ICCAD.2005.1560145\n", "P. Mishra, A. N. Bhoj, and N. K. Jha. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the International Symposium on Quality of Electronic Design. 347--355.\n", "M. Mondal, T. Ragheb, X. Wu, A. Aziz, and Y. Massoud. 2007. Provisioning on-chip networks under buffered RC interconnect delay variations. In Proceedings of the International Symposium on Quality of Electronic Design. 873--878. DOI:http://dx.doi.org/10.1109/ISQED.2007.129\n", "S. Mukhopadhyay and K. Roy. 2003. Modeling and estimation of total leakage current in nano-scaled-CMOS devices considering the effect of parameter variation. In Proceedings of the International Symposium on Low Power Electronics and Design. 172--175. DOI:http://dx.doi.org/10.1109/LPE.2003.1231856\n", "A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567. DOI:http://dx.doi.org/10.1109/ICCD.2007.4601953\n", "C. Nicopoulos, S. Srinivasan, A Yanamandra, D. Park, V. Narayanan, C. R. Das, and M. J. Irwin. 2010. On the effects of process variation in network-on-chip architectures. IEEE Transactions on Dependable and Secure Computing 7, 3, 240--254. DOI:http://dx.doi.org/10.1109/TDSC.2008.59\n", "P. Oldiges, R. Muralidhar, P. Kulkarni, C. Lin, K. Xiu, D. Guo, M. Bajaj, and N. Sathaye. 2011. Critical analysis of 14nm device options. In Proceedings of the 2011 International Conferenceon Simulation of Semiconductor Processes and Devices. 5--8. DOI:http://dx.doi.org/10.1109/SISPAD.2011.6035034\n", "B. C. Schafer and T. Kim. 2008. Hotspots elimination and temperature flattening in VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16, 11, 1475--1487. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2001140\n", "D. Sinha and H. Zhou. 2006. Statistical timing analysis with coupling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 12, 2965--2975. DOI:http://dx.doi.org/10.1109/TCAD.2006.882482\n", "D. Sinha, H. Zhou, and N. V. Shenoy. 2007. Advances in computation of the maximum of a set of Gaussian random variables. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26, 8, 1522--1533. DOI:http://dx.doi.org/10.1109/TCAD.2007.893544\n", "H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif. 2003. Full chip leakage-estimation considering power supply and temperature variations. In Proceedings of the International Symposium on Low Power Electronics and Design. 78--83. DOI:http://dx.doi.org/10.1109/LPE.2003.1231839\n", "Brian Swahn and Soha Hassoun. 2006. Gate sizing: FinFETs vs 32nm bulk MOSFETs. In Proceedings of the Design Automation Conference. 528--531.\n", "Synopsys. 2012. Sentaurus TCAD Manuals. (2012). Available for download at http://www.synopsys.com.\n", "A. Tang and N. K. Jha. 2015. GenFin: Genetic algorithm-based multiobjective statistical FinFET logic circuit optimization using incremental statistical analysis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems PP, 99, 1.\n", "A. Tang, Y. Yang, C.-Y. Lee, and N. K. Jha. 2014. McPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23, 9, 1616--1627. DOI:http://dx.doi.org/10.1109/TVLSI.2014.2352354\n", "Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. 2008. Cacti5.1 Technical Report. Technical Report. HP Laboratories, Palo Alto, CA.\n", "C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan, D. K. Beece, J. Piaget, N. Venkateswaran, and J. G. Hemmett. 2006. First-order incremental block-based statistical timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 10, 2170--2180. DOI:http://dx.doi.org/10.1109/TCAD.2005.862751\n", "Y. Yang, Z. Gu, C. Zhu, R. P. Dick, and L. Shang. 2007. ISAC: Integrated space-and-time-adaptive chip-package thermal analysis. IEEE Transactions on Computer-Aided Design 26, 1, 86--99.\n", "Y. Yang and N. K. Jha. 2014. FinPrin: FinFET logic circuit analysis and optimization under PVT variations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, 12, 2462--2475. DOI:http://dx.doi.org/10.1109/TVLSI.2013.2293886\n", "C. Zhuo, K. Chopra, D. Sylvester, and D. Blaauw. 2011. Process variation and temperature-aware full chip oxide breakdown reliability analysis. IEEE Transactions on Computer-Aided Design 30, 9, 1321--1334. DOI:http://dx.doi.org/10.1109/TCAD.2011.2142183\n"], "doi": "doi>10.1145/2795231", "ref_links": {"21": "http://public.itrs.net.", "0": "http://vlsicad.eecs.umich.edu/BK/PDtools/Capo.", "42": "http://www.synopsys.com."}, "abstract": "The semiconductor industry has moved to FinFETs because of their superior ability to mitigate short-channel effects relative to CMOS. Thus, good FinFET delay and power models are urgently needed to facilitate FinFET IC design at the upcoming technology nodes. Another urgent problem that needs to be addressed with continued technology scaling is how to analyze circuit performance and power consumption under process, voltage, and temperature (PVT) variations. Such variations arise due to limitations of lithography that lead to variations in the physical dimensions of the device or due to environmental variations. In this article, we propose a delay/power modeling framework for analysis of FinFET logic circuits under PVT variations. We present models for FinFET logic gates and three FinFET SRAM cells. We use GenFin, which is a genetic algorithm based statistical circuit-level delay/power optimizer, to produce the models for functional units (FUs) employed in a processor. We compare the impact of PVT variations at the 22nm and 14nm FinFET technology nodes. We evaluate cache performance for various cache capacities and temperatures as well as that of FUs. Our device simulation results show that the 3\u03c3/\u03bc spread for 14nm circuits is, on average, 38.5&percnt; higher in dynamic power and 21.4&percnt; higher in logarithm of leakage power relative to 22nm FinFET circuits. However, the delay spread depends on the circuit.", "authors": [{"name": "aoxiang tang", "link": "http://dl.acm.org/author_page.cfm?id=81553735456"}, {"name": "xun gao", "link": "http://dl.acm.org/author_page.cfm?id=81496651080"}, {"name": "lung-yen chen", "link": "http://dl.acm.org/author_page.cfm?id=99658988549"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Delay/Power Modeling and Optimization of FinFET Circuit Modules under PVT Variations: Observing the Trends between the 22nm and 14nm Technology Nodes", "citations": [], "Metrics": {"Downloads (12 months)": "34\n", "Downloads (6 weeks) ": "34\n", "Downloads (cumulative)": "34\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "aoxiang tang"}, {"country": "china", "university": "wuhan university", "affiliation_string": "wuhan university hubei china", "city": "wuhan", "Name": "xun gao"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "lung-yen chen"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 46": {"references": ["Jaume Abella , Javier Carretero , Pedro Chaparro , Xavier Vera , Antonio Gonz\u00e1lez, Low Vccmin fault-tolerant cache with highly predictable performance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669128]\n", "Jaume Abella, Pedro Chaparro, Xavier Vera, Javier Carretero, and Antonio Gonz\u00e1lez. 2010. High-performance Low-Vcc in-order core. In International Symposium on High Performance Computer Architecture (HPCA\u201910). 1--11.\n", "Vishal Ahuja , Dipak Ghosal , Matthew Farrens, Minimizing the Data Transfer Time Using Multicore End-System Aware Flow Bifurcation, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (ccgrid 2012), p.595-602, May 13-16, 2012[doi>10.1109/CCGrid.2012.54]\n", "Alaa R. Alameldeen , Ilya Wagner , Zeshan Chishti , Wei Wu , Chris Wilkerson , Shih-Lien Lu, Energy-efficient cache design using variable-strength error-correcting codes, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000118]\n", "Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Archipelago: A polymorphic cache design for enabling robust near-threshold operation, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.539-550, February 12-16, 2011\n", "Rizwan A. Ashraf, Ahmad Alzahrani, and Ronald F. DeMara. 2014. Extending modular redundancy to NTV: Costs and limits of resiliency at reduced supply voltage. In 2nd Workshop on Near-Threshold Computing (WNTC\u201914).\n", "Anys Bacha , Radu Teodorescu, Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485948]\n", "Anys Bacha , Radu Teodorescu, Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.54]\n", "Abbas BanaiyanMofrad , Houman Homayoun , Nikil Dutt, FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038715]\n", "Abbas BanaiyanMofrad, Houam Homayoun, Vasileios Kontorinis, Dean Tullsen, and Nikil Dutt. 2013. REMEDIATE: A scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs. In International Green Computing Conference (IGCC\u201913). 1--10.\n", "Daniele Bortolotti , Andrea Bartolini , Christian Weis , Davide Rossi , Luca Benint, Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany\n", "Benton H. Calhoun and Anantha Chandrakasan. 2006. A 256kb sub-threshold SRAM in 65nm CMOS. In IEEE International Solid-State Circuits Conference, 2006 (ISSCC\u201906). Digest of Technical Papers. IEEE, 2592--2601.\n", "Nicholas P. Carter , Aditya Agrawal , Shekhar Borkar , Romain Cledat , Howard David , Dave Dunning , Joshua Fryman , Ivan Ganev , Roger A. Golliver , Rob Knauerhase , Richard Lethin , Benoit Meister , Asit K. Mishra , Wilfred R. Pinfold , Justin Teller , Josep Torrellas , Nicolas Vasilache , Ganesh Venkatesh , Jianping Xu, Runnemede: An architecture for Ubiquitous High-Performance Computing, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.198-209, February 23-27, 2013[doi>10.1109/HPCA.2013.6522319]\n", "Sek Chai, David Zhang, Jingwen Leng, and Vijay Janapa Reddi. 2014. Lightweight detection and recovery mechanisms to extend algorithm resiliency in noisy computation. In 2nd Workshop on Near-threshold Computing (WNTC\u201914).\n", "Arup Chakraborty , Houman Homayoun , Amin Khajeh , Nikil Dutt , Ahmed Eltawil , Fadi Kurdahi, E < MC2: less energy through multi-copy cache, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878956]\n", "Ik Joon Chang , D. Mohapatra , K. Roy, A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications, IEEE Transactions on Circuits and Systems for Video Technology, v.21 n.2, p.101-112, February 2011[doi>10.1109/TCSVT.2011.2105550]\n", "Leland Chang, David M. Fried, Jack Hergenrother, Jeffrey W. Sleight, Robert H. Dennard, Robert K. Montoye, Lidija Sekaric, Sharee J. McNab, Anna W. Topo, Charlotte D. Adams, Kathryn W. Guarini, and Wilfried Haensch. 2005. Stable SRAM cell design for the 32 nm node and beyond. In 2005 Symposium on VLSI Technology, 2005. Digest of Technical Papers. IEEE, 128--129.\n", "Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Wei Wu , Shih-Lien Lu, Improving cache lifetime reliability at ultra-low voltages, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669126]\n", "Hyoun Kyu Cho , Scott Mahlke, Dynamic Acceleration of Multithreaded Program Critical Paths in Near-Threshold Systems, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture Workshops, p.63-67, December 01-05, 2012[doi>10.1109/MICROW.2012.18]\n", "Young Geun Choi , Sungjoo Yoo , Sunggu Lee , Jung Ho Ahn, Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024940]\n", "Ronald G. Dreslinkski , Bo Zhai , Trevor Mudge , David Blaauw , Dennis Sylvester, An Energy Efficient Parallel Architecture Using Near Threshold Operation, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.175-188, September 15-19, 2007[doi>10.1109/PACT.2007.14]\n", "Ronald G. Dreslinski , Gregory K. Chen , Trevor Mudge , David Blaauw , Dennis Sylvester , Krisztian Flautner, Reconfigurable energy efficient near threshold cache architectures, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.459-470, November 08-12, 2008[doi>10.1109/MICRO.2008.4771813]\n", "Ronald Dreslinski , David Fick , Bharan Giridhar , Gyouho Kim , Sangwon Seo , Matthew Fojtik , Sudhir Satpathy , Yoonmyung Lee , Daeyeon Kim , Nurrachman Liu , Michael Wieckowski , Gregory Chen , Dennis Sylvester , David Blaauw , Trevor Mudge, Centip3De: A 64-Core, 3D Stacked Near-Threshold System, IEEE Micro, v.33 n.2, p.8-16, March 2013[doi>10.1109/MM.2013.4]\n", "Ronald G. Dreslinski, Michael Wieckowski, David Blaauw, Dennis Sylvester, and Trevor Mudge. 2010. Near-threshold computing: Reclaiming Moore\u2019s law through energy efficient integrated circuits. Proceedings of the IEEE 98, 2 (2010), 253--266.\n", "Henry Duwe, Xun Jian, and Rakesh Kumar. 2015. Correction prediction: Reducing error correction latency for on-chip memories. In International Symposium on High Performance Computer Architecture (HPCA\u201915). 463--475. DOI:http://dx.doi.org/10.1109/HPCA.2015.7056055\n", "Alexandra Ferrer\u00f3n , Dar\u00edo Su\u00e1rez-Gracia , Jes\u00fas Alastruey-Bened\u00e9 , Teresa Monreal , V\u00edctor Vi\u00f1als, Block Disabling Characterization and Improvements in CMPs Operating at Ultra-low Voltages, Proceedings of the 2014 IEEE 26th International Symposium on Computer Architecture and High Performance Computing, p.238-245, October 22-24, 2014[doi>10.1109/SBAC-PAD.2014.12]\n", "Hamid Reza Ghasemi , Stark C. Draper , Nam Sung Kim, Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.38-49, February 12-16, 2011\n", "Ashish Goel, Sumeet Gupta, Aditya Bansal, Meng Hsueh Chiang, and Kaushik Roy. 2009. Double-gate MOSFETs with aymmetric drain underlap: A device-circuit co-design and optimization perspective for SRAM. In Device Research Conference. IEEE, 57--58.\n", "Mark Gottscho , Abbas BanaiyanMofrad , Nikil Dutt , Alex Nicolau , Puneet Gupta, Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593184]\n", "Sumeet Kumar Gupta, Arijit Raychowdhury, and Kaushik Roy. 2010. Digital computation in subthreshold region for ultralow-power operation: A device--circuit--architecture codesign perspective. Proceedings of the IEEE 98, 2 (2010), 160--190.\n", "Mohammad-Hashem Haghbayan, Amir-Mohammad Rahmani, Awet Yemane Weldezion, Pasi Liljeberg, Juha Plosila, Axel Jantsch, and Hannu Tenhunen. 2014. Dark silicon aware power management for manycore systems under dynamic workloads. In International Conference on Computer Design (ICCD\u201914). 509--512.\n", "Yinhe Han, Ying Wang, Huawei Li, and Xiaowei Li. 2013. Enabling near-threshold voltage (NTV) operation in Multi-VDD cache for power reduction. In International Symposium on Circuits and Systems (ISCAS\u201913). 337--340.\n", "Farrukh Hijaz and Omer Khan. 2014. Rethinking last-level cache management for multicores operating at near-threshold voltages. In 2nd Workshop on Near-Threshold Computing (WNTC\u201914).\n", "Farrukh Hijaz, Qingchuan Shi, and Omer Khan. 2013. A private level-1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages. In International Conference on Computer Design (ICCD\u201913). 85--92.\n", "Ulya R. Karpuzcu, Ismail Akturk, and Nam Sung Kim. 2014. Accordion: Toward soft near-threshold voltage computing. In International Symposium on High Performance Computer Architecture. 72--83.\n", "Ulya R. Karpuzcu , Krishna B. Kolluru , Nam Sung Kim , Josep Torrellas, VARIUS-NTV: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-11, June 25-28, 2012\n", "Ulya R. Karpuzcu , Abhishek Sinkar , Nam Sung Kim , Josep Torrellas, EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.542-553, February 23-27, 2013[doi>10.1109/HPCA.2013.6522348]\n", "Samira M. Khan , Alaa R. Alameldeen , Chris Wilkerson , Jaydeep Kulkarni , Daniel A. Jimenez, Improving multi-core performance using mixed-cell cache architecture, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.119-130, February 23-27, 2013[doi>10.1109/HPCA.2013.6522312]\n", "Surhud Khare , Shailendra Jain, Prospects of Near-Threshold Voltage Design for Green Computing, Proceedings of the 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems, p.120-124, January 05-10, 2013[doi>10.1109/VLSID.2013.174]\n", "Nam Sung Kim , Stark C. Draper , Shi-Ting Zhou , Sumeet Katariya , Hamid Reza Ghasemi , Taejoon Park, Analyzing the impact of joint optimization of cell size, redundancy, and ECC on low-voltage SRAM array total area, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.12, p.2333-2337, December 2012[doi>10.1109/TVLSI.2011.2173220]\n", "Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA\n", "Evgeni Krimer , Robert Pawlowski , Mattan Erez , Patrick Chiang, Synctium: a Near-Threshold Stream Processor for Energy-Constrained Parallel Applications, IEEE Computer Architecture Letters, v.9 n.1, p.21-24, January 2010[doi>10.1109/L-CA.2010.5]\n", "Jaydeep P. Kulkarni, Keejong Kim, and Kaushik Roy. 2007. A 160 mV robust schmitt trigger based subthreshold SRAM. IEEE Journal of Solid-State Circuits 42, 10 (2007), 2303--2313.\n", "Rajesh Kumar and Glenn Hinton. 2009. A family of 45nm IA processors. In IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers. 58--59.\n", "Nikolas Ladas, Yiannakis Sazeides, and Veerle Desmet. 2010. Performance-effective operation below Vcc-min. In International Symposium on Performance Analysis of Systems & Software (ISPASS\u2019\u201910). 223--234.\n", "Jongeun Lee , Aviral Shrivastava, A compiler optimization to reduce soft errors in register files, ACM SIGPLAN Notices, v.44 n.7, July 2009[doi>10.1145/1543136.1542459]\n", "Tayyeb Mahmood , Soontae Kim, Realizing near-true voltage scaling in variation-sensitive l1 caches via fault buffers, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2038698.2038714]\n", "Bojan Maric , Jaume Abella , Mateo Valero, ADAM: an efficient data management mechanism for hybrid high and ultra-low voltage operation caches, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206840]\n", "Bojan Maric , Jaume Abella , Mateo Valero, APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488837]\n", "Bojan Maric , Jaume Abella , Mateo Valero, Efficient cache architectures for reliable hybrid voltage operation using EDC codes, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France\n", "Timothy N. Miller , Xiang Pan , Renji Thomas , Naser Sedaghati , Radu Teodorescu, Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168942]\n", "Timothy N. Miller , Renji Thomas , James Dinan , Bruce Adcock , Radu Teodorescu, Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.351-362, December 04-08, 2010[doi>10.1109/MICRO.2010.28]\n", "Timothy N. Miller , Renji Thomas , Xiang Pan , Radu Teodorescu, VRSync: characterizing and eliminating synchronization-induced voltage emergencies in many-core processors, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon\n", "Timothy Miller , Renji Thomas , Radu Teodorescu, Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units, IEEE Computer Architecture Letters, v.11 n.2, p.45-48, July 2012[doi>10.1109/L-CA.2011.36]\n", "Sparsh Mittal. 2014a. Power Management Techniques for Data Centers: A Survey. Technical Report ORNL/TM-2014/381. Oak Ridge National Laboratory, USA.\n", "Sparsh Mittal. 2014b. A survey of architectural techniques for improving cache power efficiency. Elsevier Sustainable Computing: Informatics and Systems 4, 1 (2014), 33--43.\n", "Sparsh Mittal. 2014c. A survey of techniques for improving energy efficiency in embedded computing systems. International Journal of Computer Aided Engineering and Technology 6, 4 (2014), 440--459.\n", "Sparsh Mittal and Jeffrey Vetter. 2015a. A survey of techniques for modeling and improving reliability of computing systems. IEEE Transactions on Parallel and Distributed Systems (TPDS) (2015). DOI:10.1109/TPDS.2015.2426179\n", "Sparsh Mittal , Jeffrey S. Vetter, A Survey of Methods for Analyzing and Improving GPU Energy Efficiency, ACM Computing Surveys (CSUR), v.47 n.2, p.1-23, January 2015[doi>10.1145/2636342]\n", "NRDC. 2013. America\u2019s Data Centers Consuming and Wasting Growing Amounts of Energy. Retrieved from http://www.nrdc.org/energy/data-center-efficiency-assessment.asp.\n", "Oracle. 2014. Oracle Cranks Up The Cores To 32 With Sparc M7 Chip. Retrieved from http://www.enterprisetech.com/2014/08/13/oracle-cranks-cores-32-sparc-m7-chip/.\n", "Chandrakant Patel and Parthasarathy Ranganathan. 2006. Enterprise power and cooling. ASPLOS Tutorial (2006).\n", "Ganesh C. Patil , S. Qureshi, Asymmetric Drain Underlap Schottky Barrier SOI MOSFET for Low-Power High Performance Nanoscale CMOS Circuits, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.43-48, July 04-06, 2011[doi>10.1109/ISVLSI.2011.52]\n", "Nathaniel Pinckney , Korey Sewell , Ronald G. Dreslinski , David Fick , Trevor Mudge , Dennis Sylvester , David Blaauw, Assessing the performance limits of parallelized near-threshold computing, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228571]\n", "Yu Pu , Xin Zhang , Jim Huang , Atsushi Muramatsu , Masahiro Nomura , Koji Hirairi , Hidehiro Takata , Taro Sakurabayashi , Shinji Miyano , Makoto Takamiya , Takayasu Sakurai, Misleading energy and performance claims in sub/near threshold digital systems, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California\n", "David Roberts , Nam Sung Kim , Trevor Mudge, On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology, Microprocessors & Microsystems, v.32 n.5-6, p.244-253, August, 2008[doi>10.1016/j.micpro.2008.03.012]\n", "Sangwon Seo , Ronald G. Dreslinski , Mark Woh , Yongjun Park , Chaitali Charkrabari , Scott Mahlke , David Blaauw , Trevor Mudge, Process variation in near-threshold wide SIMD architectures, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228536]\n", "Cristina Silvano , Gianluca Palermo , Sotirios Xydis , Ioannis Stamelakos, Voltage island management in near threshold manycore architectures to mitigate dark silicon, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany\n", "Top500. 2014. Top500 List - November 2014. Retrieved from http://www.top500.org/list/2014/11/.\n", "Jeffrey Vetter and Sparsh Mittal. 2015. Opportunities for nonvolatile memory systems in extreme-scale high performance computing. Computing in Science and Engineering 17, 2 (2015), 73--82.\n", "Hao Wang , Abhishek A. Sinkar , Nam Sung Kim, Improving platform energy: chip area trade-off in near-threshold computing environment, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California\n", "Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]\n", "Gulay Yalcin, Emrah Islek, Oyku Tozlu, Pedro Reviriego, Adrian Cristal, Osman S. Unsal, and Oguz Ergin. 2014a. Exploiting a fast and simple ECC for scaling supply voltage in level-1 caches. In International On-Line Testing Symposium (IOLTS\u201914). 1--6.\n", "Gulay Yalcin, Azam Seyedi, Osman S. Unsal, and Adrian Cristal. 2014b. Flexicache: Highly reliable and low power cache under supply voltage scaling. In High Performance Computing. Springer, 173--190.\n", "Meilin Zhang, Vladimir Stojanovic, and Paul Ampadu. 2012. Reliable ultra-low-voltage cache design for many-core systems. IEEE Transactions on Circuits and Systems II: Express Briefs 59, 12 (2012), 858--862.\n"], "doi": "doi>10.1145/2821510", "ref_links": {"68": "http://www.top500.org/list/2014/11/.", "60": "http://www.enterprisetech.com/2014/08/13/oracle-cranks-cores-32-sparc-m7-chip/.", "59": "http://www.nrdc.org/energy/data-center-efficiency-assessment.asp."}, "abstract": "Energy efficiency has now become the primary obstacle in scaling the performance of all classes of computing systems. Low-voltage computing, specifically, near-threshold voltage computing (NTC), which involves operating the transistor very close to and yet above its threshold voltage, holds the promise of providing many-fold improvement in energy efficiency. However, use of NTC also presents several challenges such as increased parametric variation, failure rate, and performance loss. This article surveys several recent techniques that aim to offset these challenges for fully leveraging the potential of NTC. By classifying these techniques along several dimensions, we also highlight their similarities and differences. It is hoped that this article will provide insights into state-of-the-art NTC techniques to researchers and system designers and inspire further research in this field.", "authors": [{"name": "sparsh mittal", "link": "http://dl.acm.org/author_page.cfm?id=81482652396"}], "title": "A Survey of Architectural Techniques for Near-Threshold Computing", "citations": [], "Metrics": {"Downloads (12 months)": "133\n", "Downloads (6 weeks) ": "35\n", "Downloads (cumulative)": "133\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "oak ridge national laboratory tennessee", "city": null, "Name": "sparsh mittal"}]}, "Article No.: 43": {"references": ["H. Ananthan and K. Roy. 2006. A fully physical model for leakage distribution under process variations in nanoscale double-gate CMOS. In Proceedings of the Design Automation Conference. 413--419.\n", "D. Bhattacharya and N. K. Jha. 2014. FinFETs: From devices to architectures. Advances in Electronics (Sep. 2014).\n", "A. N. Bhoj and N. K. Jha. 2013. Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Transactions on VLSI Systems 21, 11 (Nov. 2013), 1975--1988.\n", "A. N. Bhoj and N. K. Jha. 2014. Parasitics-aware design of symmetric and asymmetric gate-workfunction FinFET SRAMs. IEEE Transactions on VLSI Systems 22, 3 (Nov. 2014), 548--561.\n", "S. Chaudhuri and N. K. Jha. 2014a. 3D vs. 2D device simulation of FinFET logic gates under PVT variations. ACM Journal of Emerging Technologies in Computing Systems 10, 3 (Apr. 2014).\n", "S. Chaudhuri and N. K. Jha. 2014b. FinFET logic circuit optimization with different FinFET styles: Lower power possible at higher supply voltage. In Proceedings of the International Conference on VLSI Design. 476--482.\n", "S. Chaudhuri, P. Mishra, and N. K. Jha. 2012. Accurate leakage estimation for FinFET standard cells using the response surface methodology. In Proceedings of the International Conference on VLSI Design. 238--244.\n", "M. H. Chiang, K. Kim, C. Tretz, and C. T. Chuang. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electronic Device Letter 52, 10 (Oct. 2005), 2339--2342.\n", "J. H. Choi, J. Murthy, and K. Roy. 2007. The effect of process variation on device temperatures in FinFET circuits. In Proceedings of the International Conference on Computer-Aided Design. 747--751.\n", "Y. Choi, D. Ha, T. King, and J. Bokor. 2003. Investigation of gate-induced drain leakage (GIDL) current in thin body devices: Single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETs. Japan Journal of Applied Physics 42, 4B (Apr. 2003), 2073--2076.\n", "B. D. Gaynor and S. Hassoun. 2014. Fin shape impact on FinFET leakage with application to multithreshold and ultralow-leakage FinFET design. IEEE Transactions on Electronic Devices 61, 8 (Aug. 2014), 2738--2744.\n", "T. Ghani, K. Mistry, P. Packan, M. Armstrong, S. Thompson, S. Tyagi, and M. Bohr. 2001. Asymmetric source/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices. VLSI Technology (Jun. 2001), 17--18.\n", "A. Goel, S. Gupta, and K. Roy. 2011. Asymmetric drain spacer extension (ADSE) FinFETs for low-power and robust SRAMs. IEEE Transactions on Electronic Devices 58, 2 (Feb. 2011), 296--308.\n", "A. Goud, R. Venkatesan, A. Raghunathan, and K. Roy. 2015. Asymmetric underlapped FinFET based robust SRAM design at 7nm node. In Proceedings of the Design, Automation Test in Europe Conference. 659--664.\n", "J. Gu, J. Keane, S. Sapatnekar, and C. H. Kim. 2008. Statistical leakage estimation of double gate FinFET devices considering the width quantization property. IEEE Transactions on VLSI Systems 16 (Feb. 2008), 206--209.\n", "M. Guillorn et al. 2008. FinFET performance advantage at 22nm: An AC perspective. In Proceedings of the Symposium on VLSI Technology. 12--13.\n", "T. Horiuchi, T. Homma, Y. Murao, and K. Okumura. 1994. An asymmetric sidewall process for high performance LDD MOSFET\u2019s. IEEE Transactions on Electronic Devices 41, 2 (Feb. 1994), 186--190.\n", "J. Kedzierski et al. 2001. High-performance symmetric-gate and CMOS compatible Vt asymmetric-gate FinFET devices. In Proceedings of the International Electronic Device Meeting 19.5.1--19.5.4.\n", "A. Kumar, B. A. Minch, and S. Tiwari. 2004. Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs. In Proceedings of the International SOI Conference. 119--121.\n", "C.-Y. Lee and N. K. Jha. 2014. FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks. IEEE Transactions on VLSI Systems 22, 5 (May 2014), 1150--1163.\n", "P. Mishra, A. N. Bhoj, and N. K. Jha. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the IEEE International Symposium on Quality Electronic Design. 347--355.\n", "P. Mishra, A. Muttreja, and N. K. Jha. 2009. Low-power FinFET circuit synthesis using multiple supply and threshold voltages. ACM Journal of Emerging Technologies in Computing Systems 5, 2 (Jul. 2009), 1--23.\n", "F. Moradi, S. Gupta, G. Panagopoulos, D. Wisland, H. Mahmoodi, and K. Roy. 2011. Asymmetrically doped FinFETs for low-power robust SRAMs. IEEE Transactions on Electronic Devices 58, 12 (Dec. 2011), 4241--4249.\n", "A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the IEEE International Conference on Computer Design. 560--567.\n", "E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C. T. Chuang, K. Bernstein, and R. Puri. 2004. Turning silicon on its edge. IEEE Circuits and Devices Magazine 20, 1 (Jan. 2004), 20--31.\n", "J. Ouyang and Y. Xie. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211--214.\n", "A. Singhee and R. A. Rutenbar. 2007. From finance to flip flops: A study of fast quasi-Monte Carlo methods from computational finance applied to statistical circuit analysis. In Proceedings of the International Symposium on Quality of Electronic Design. 685--692.\n", "B. Swahn and S. Hassoun. 2006. Gate sizing: FinFETs vs. 32nm bulk MOSFETs. In Proceedings of the Design Automation Conference. 528--531.\n", "Synopsys. 2011. Sentaurus TCAD Manual. Retrieved from http://www.synopsys.com.\n", "A. Tang, Y. Yang, C.-Y. Lee, and N. K. Jha. 2015. McPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations. IEEE Transactions on VLSI Systems 23, 9 (Sep. 2015), 1616--1627.\n", "S. A. Tawfik and V. Kursun. 2007. High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175--178.\n", "X. Wang, B. Cheng, A. R. Brown, C. Millar, and A. Asenov. 2014. Accurate simulations of the interplay between process and statistical variability for nanoscale FinFET-based SRAM cell stability. In Proceedings of the 44th European Solid-State Device Research Conference. 349--352.\n", "X. Wang, B. Cheng, A. R. Brown, C. Millar, J. B. Kuang, S. Nassif, and A. Asenov. 2013. Interplay between process-induced and statistical variability in 14-nm CMOS technology double-gate SOI FinFETs. IEEE Transactions on Electronic Devices 60, 8 (Aug. 2013), 2485--2492.\n", "D. Woo et al. 2002. Electrical characteristics of FinFET with vertically nonuniform source/drain doping profile. IEEE Transactions on Nanotechnology 1, 4 (Dec. 2002), 233--237.\n", "C. Wu et al. 2010. High performance 22/20nm FinFET CMOS devices with advanced high-k/metal gate scheme. In Proceedings of the IEEE International Electron Devices Meeting. 27.1.1--27.1.4.\n", "S. Xiong and J. Bokor. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Transactions on Electronic Devices 50 (Nov. 2003), 2255--2261.\n", "T. Yamashita et al. 2011. Sub-25nm FinFET with advanced fin formation and short channel effect engineering. In Proceedings of the IEEE Symposium on VLSI Technology. 14--15.\n"], "doi": "doi>10.1145/2832913", "ref_links": {"28": "http://www.synopsys.com."}, "abstract": "Recently, multigate field-effect transistors have started replacing traditional planar MOSFETs to keep pace with Moore\u2019s Law in deep submicron technology. Among different multigate transistors, FinFETs have become the preferred choice of the semiconductor industry owing to low fabrication cost, superior performance, lower leakage, and design flexibility. The back and front gates of a FinFET can either be shorted or remain independent, leading to two modes of operation: Shorted-Gate (SG) and Independent-Gate (IG). For a given mode of operation, the physical parameters of the FinFET can either be symmetric or asymmetric in nature. In this article, for the first time, we analyze multiparameter asymmetric SG FinFETs and illustrate their potential for implementing logic gates and circuits that are both ultra-low-leakage and high-performance simultaneously. We restrict this work to SG devices because IG FinFETs (symmetric/asymmetric) suffer from severely degraded on-current, which makes them unattractive for high-performance designs. We first compare head-to-head all viable single- and multiparameter symmetric/asymmetric SG FinFETs. Among all such FinFETs, the traditional SG (which are symmetric in nature), Asymmetric Workfunction Shorted-Gate (AWSG), and Asymmetric Workfunction-Underlap Shorted-Gate (AWUSG) FinFETs show the most promise. We characterize these devices under process variations in gate length (LG), fin thickness (TSI), gate-oxide thickness (TOX), gate underlap (LUN), and gate-workfunction (\u03a6G) as well as supply voltage (VDD) variations, followed by a gate-level leakage/delay analysis at different temperatures. Although AWSG FinFETs consume very low leakage power, they do suffer from performance degradation relative to SG FinFETs. Similarly, our study reveals that no other single-parameter asymmetric FinFET provides a good combination of low-power and high-performance design. We show that gates/circuits based on AWUSG FinFETs are faster, yet consume much less leakage power and less area than gates/circuits based on traditional SG FinFETs. We observe 53.4&percnt; (30.2&percnt;) maximum (average) reduction in total power at temperatureT&equals; 348Kwhile meeting the same delay constraint, with 14.2&percnt; (13.5&percnt;) reduction in area for AWUSG circuits relative to SG circuits. AtT&equals; 373K, we see 68.6&percnt; (46.9&percnt;) maximum (average) reduction in total power.", "authors": [{"name": "sourindra m chaudhuri", "link": "http://dl.acm.org/author_page.cfm?id=81496667530"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Ultra-Low-Leakage and High-Performance Logic Circuit Design Using Multiparameter Asymmetric FinFETs", "citations": [], "Metrics": {"Downloads (12 months)": "25\n", "Downloads (6 weeks) ": "25\n", "Downloads (cumulative)": "25\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "sourindra m chaudhuri"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 44": {"references": ["S. Bahirat and S. Pasricha. 2014. 3D HELIX: Design and synthesis of hybrid nanophotonic application-specific 3D network-on-chip architectures. In Proceedings of the Workshop on Exploiting Silicon Photonics for Energy Efficient Heterogeneous Parallel Architectures (SiPhotonics).\n", "Scott Beamer , Chen Sun , Yong-Jin Kwon , Ajay Joshi , Christopher Batten , Vladimir Stojanovi\u0107 , Krste Asanovi\u0107, Re-architecting DRAM memory systems with monolithically integrated silicon photonics, ACM SIGARCH Computer Architecture News, v.38 n.3, June 2010[doi>10.1145/1816038.1815978]\n", "Aleksandr Biberman , Kyle Preston , Gilbert Hendry , Nicol\u00e1s Sherwood-Droz , Johnnie Chan , Jacob S. Levy , Michal Lipson , Keren Bergman, Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.2, p.1-25, June 2011[doi>10.1145/1970406.1970409]\n", "A. Biberman, N. Sherwood-Droz, X. Zhu, M. Lipson, and K. Bergman. 2011b. High-speed data transmission in multi-layer deposited silicon photonics for advanced photonic networks-on-chip. In Proceedings of the Conference on Lasers and Electro-Optics (CLEO). 1--2.\n", "Anja Boos , Luca Ramini , Ulf Schlichtmann , Davide Bertozzi, PROTON: an automatic place-and-route tool for optical networks-on-chip, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California\n", "J. Chan, G. Hendry, A. Biberman, and K. Bergman. 2010. Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis. Journal of Lightwave Technology 28, 9, 1305--1315.\n", "Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555809]\n", "Christopher Condrat , Priyank Kalla , Steve Blair, Logic synthesis for integrated optics, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973013]\n", "C. Condrat, P. Kalla, and S. Blair. 2014. Crossing-aware channel routing for integrated optics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, 6, 814--825.\n", "Duo Ding , Yilin Zhang , Haiyu Huang , Ray T. Chen , David Z. Pan, O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629983]\n", "P. Dong, W. Qian, S. Liao, H. Liang, C.-C. Kung, N.-N. Feng, R. Shafiiha, J. Fong, D. Feng, A. V. Krishnamoorthy, and M. Asghari. 2010. Low loss silicon waveguides for application of optical interconnects. In Proceedings of the 2010 IEEE Photonics Society Summer Topical Meeting Series. 191--192.\n", "V. Donzella, S. Fard, and L. Chrostowski. 2013. Study of waveguide crosstalk in silicon photonics integrated circuits. Proceedings of SPIE 8915, Photonics North. 89150Z.\n", "Huaxi Gu , Jiang Xu , Wei Zhang, A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "O. Hammami and K. Hamwi. 2013. MHYNESYS II: Multi-stage hybrid network on chip synthesis for next generation 3D IC manycore. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 325--328.\n", "M. Heck and J. Bowers. 2014. Energy efficient and energy proportional optical interconnects for multi-core processors: Driving the need for on-chip sources. Journal of Selected Topics in Quantum Electronics 20, 4, 332--343.\n", "R. Ho, K. W. Mai, and M. A. Horowitz. 2001. The future of wires. Proceedings of IEEE 89, 4, 490--504.\n", "Somayyeh Koohi , Meisam Abdollahi , Shaahin Hessabi, All-optical wavelength-routed noc based on a novel hierarchical topology, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999962]\n", "C. Lee. 1961. An algorithm for path connections and its applications. Transactions on Electronic Computers EC-10, 3, 346--365.\n", "Y. Liu, J. Shainline, X. Zeng, and M. Popovi\u0107. 2014. Ultra-low-loss CMOS-compatible waveguide crossing arrays based on multimode bloch waves and imaginary coupling. Optics Letters 39, 2, 335--338.\n", "J. Minz, S. Thyagara, and S. Lim. 2007. Optical routing for 3-D system-on-package. IEEE Transactions on Components and Packaging Technologies 30, 4, 805--812.\n", "N. Ophir and K. Bergman. 2013. Analysis of high-bandwidth low-power microring links for off-chip interconnects. Proceedings of SPIE 8628. 86280N--86280N--7.\n", "M. Ort\u00edn-Ob\u00f3n, L. Ramini, V. Vi\u00f1als, and D. Bertozzi. 2014. Capturing the sensitivity of optical network quality metrics to its network interface parameters. Concurrency and Computation: Practice and Experience 26, 15, 2504--2517.\n", "A. Parini, G. Cal\u00f2, G. Bellanca, and V. Petruzzelli. 2014. Vertical link solutions for multilayer optical-networks-on-chip topologies. Optical and Quantum Electronics 46, 3, 385--396.\n", "William H. Press , Saul A. Teukolsky , William T. Vetterling , Brian P. Flannery, Numerical Recipes 3rd Edition: The Art of Scientific Computing, Cambridge University Press, New York, NY, 2007\n", "Luca Ramini , Davide Bertozzi , Luca P. Carloni, Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.185-192, May 09-11, 2012[doi>10.1109/NOCS.2012.29]\n", "L. Ramini, M. Tala, and D. Bertozzi. 2014. Exploring communication protocols for optical networks-on-chip based on ring topologies. In Proceedings of the Asia Communications and Photonics Conference 2014, ATh3A.165.\n", "A. Scandurra. 2008. Scalable CMOS-compatible photonic routing topologies for versatile networks on chip. In Network on Chip Architecture.\n", "Chung-Seok Seo, A CAD Tool for System-on-Chip Placement and Routing with Free-Space Optical Interconnect, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.24, September 16-18, 2002\n", "C.-S. Seo, A. Chatterjee, and N. M. Jokerst. 2005. Physical design of optoelectronic system-on-a-package: A CAD tool and algorithms. In Proceedings of the International Symposium on Quality of Electronic Design (ISQED). 567--572.\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]\n", "N. Sherwood-Droz, H. Wang, L. Chen, B. Lee, A. Biberman, K. Bergman, and M. Lipson. 2008. Optical 4x4 hitless silicon router for optical networks-on-chip (NoC). Optics Express 16, 20, 15915--15922.\n", "X. Tan, M. Yang, L. Zhang, Y. Jiang, and J. Yang. 2011. On a scalable, non-blocking optical router for photonic networks-on-chip designs. In Symposium on Photonics and Optoelectronics. 1--4.\n", "Aniruddha N. Udipi , Naveen Muralimanohar , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000115]\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]\n", "Andreas W\u00e4chter , Lorenz T. Biegler, On the implementation of an interior-point filter line-search algorithm for large-scale nonlinear programming, Mathematical Programming: Series A and B, v.106 n.1, p.25-57, May 2006[doi>10.1007/s10107-004-0559-y]\n", "David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]\n"], "doi": "doi>10.1145/2830716", "ref_links": {}, "abstract": "Optical Networks-on-Chip (ONoCs) are a promising technology to overcome the bottleneck of low bandwidth of electronic Networks-on-Chip. Recent research discusses power and performance benefits of ONoCs based on their system-level design, while layout effects are typically overlooked. As a consequence, laser power requirements are inaccurately computed from the logic scheme but do not consider the layout. In this article, we propose PROTON+, a fast tool for placement and routing of 3D ONoCs minimizing the total laser power. Using our tool, the required laser power of the system can be decreased by up to 94&percnt; compared to a state-of-the-art manually designed layout. In addition, with the help of our tool, we study the physical design space of ONoC topologies. For this purpose, topology synthesis methods (e.g., global connectivity and network partitioning) as well as different objective function weights are analyzed in order to minimize the maximum insertion loss and ultimately the system\u2019s laser power consumption. For the first time, we study optimal positions of memory controllers. A comparison of our algorithm to a state-of-the-art placer for electronic circuits shows the need for a different set of tools custom-tailored for the particular requirements of optical interconnects.", "authors": [{"name": "anja von beuningen", "link": "http://dl.acm.org/author_page.cfm?id=99658957159"}, {"name": "luca ramini", "link": "http://dl.acm.org/author_page.cfm?id=81479662921"}, {"name": "davide bertozzi", "link": "http://dl.acm.org/author_page.cfm?id=81100223827"}, {"name": "ulf schlichtmann", "link": "http://dl.acm.org/author_page.cfm?id=81100008833"}], "title": "PROTON+: A Placement and Routing Tool for 3D Optical Networks-on-Chip with a Single Optical Layer", "citations": [], "Metrics": {"Downloads (12 months)": "62\n", "Downloads (6 weeks) ": "10\n", "Downloads (cumulative)": "62\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "germany", "university": "technische universitat munchen", "affiliation_string": "technische universitat munchen munchen germany", "city": "munich", "Name": "anja von beuningen"}, {"country": "italy", "university": "university of ferrara", "affiliation_string": "university of ferrara ferrara italy", "city": "ferrara", "Name": "luca ramini"}, {"country": "italy", "university": "university of ferrara", "affiliation_string": "university of ferrara ferrara italy", "city": "ferrara", "Name": "davide bertozzi"}, {"country": "germany", "university": "technische universitat munchen", "affiliation_string": "technische universitat munchen munchen germany", "city": "munich", "Name": "ulf schlichtmann"}]}, "Article No.: 45": {"references": ["N. Banerjee, P. Vellanki, and K. S. Chatha. 2004. A power and performance model for network-on-chip architectures. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, IEEE Computing Society, 1250--1255. DOI:http://dx.doi.org/10.1109/DATE.2004.1269067\n", "L. Benini and G. De Micheli. 2002. Networks on chip: A new paradigm for systems on chip design. In Proceedings of the Design, Automation and Test in Europe (DATE), IEEE Computing Society, 418--419. DOI:http://dx.doi.org/10.1109/DATE.2002.998307\n", "P. Bogdan, T. Dumitra\u015f, and R. Marculescu. 2007. Stochastic communication: A new paradigm for fault-tolerant networks-on-chip. VLSI Design 2007. DOI:http://dx.doi.org/10.1155/2007/95348\n", "P. Bogdan and R. Marculescu. 2009. Statistical physics approaches for network-on-chip traffic characterization. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES&plus;ISSS\u201909). New York: ACM Press, 461. DOI:http://dx.doi.org/10.1145/1629435.1629498\n", "P. Bogdan and R. Marculescu. 2011. Hitting time analysis for fault-tolerant communication at nanoscale in future multiprocessor platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 8, 1197--1210. DOI:http://dx.doi.org/10.1109/TCAD.2011.2138430\n", "J. Cervantes and C. R. Stephens. 2006. Optimal mutation rates for genetic search. In Proceedings of the 8th Annual Conference on Genetic and Evolutionary Computation (GECCO\u201906), New York: ACM Press, 1313. DOI:http://dx.doi.org/10.1145/1143997.1144201\n", "K. Chang, S. Deb, and A. Ganguly, et al. 2012. Performance evaluation and design trade-offs for wireless network-on-chip architectures. ACM Journal of Emerging Technology and Computer Systems 8, 3, 1--25. DOI:http://dx.doi.org/10.1145/2287696.2287706\n", "C.-W. Chen and C.-P. Chung. 2005. Designing a disjoint paths interconnection network with fault tolerance and collision solving. Journal of Supercomputing 34, 1, 63--80. DOI:http://dx.doi.org/10.1007/s11227-005-0327-7\n", "H. Chung, C. Teuscher, and P. Pande. 2014. Design and evaluation of technology-agnostic heterogeneous networks-on-chip. ACM Journal of Emerging Technology and Computer Systems 10, 3, 1--27. DOI:http://dx.doi.org/10.1145/2567666\n", "K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan. 2002. A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Transactions on Evolutionary Computing 6, 2, 182--197. DOI:http://dx.doi.org/10.1109/4235.996017\n", "S. Deb, K. Chang, and X. Yu, et al. 2013. Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects. IEEE Transactions on Computing 62, 12, 2382--2396. DOI:http://dx.doi.org/10.1109/TC.2012.224\n", "S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo. 2012. Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. IEEE Journal on Emerging Selected Topics in Circuits and Systems 2, 2, 228--239. DOI:http://dx.doi.org/10.1109/JETCAS.2012.2193835\n", "K. Dejong. 2002. Evolutionary Computation (1st. Ed.). MIT Press.\n", "A. DeOrio, D. Fick, and V. Bertacco, et al. 2012. A reliable routing architecture and algorithm for NoCs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 5, 726--739. DOI:http://dx.doi.org/10.1109/TCAD.2011.2181509\n", "J. Duato, S. Yalamanchili, and L. M. Ni. 2003. Interconnection Networks: An Engineering Approach. Morgan Kaufmann.\n", "B. S. Feero and P. P. Pande. 2009. Networks-on-chip in a three-dimensional environment: A performance evaluation. IEEE Trans. Comput. 58, 1 (Jan. 2009), 32--45. DOI:http://dx.doi.org/10.1109/TC.2008.142\n", "C. Feng, Z. Lu, A. Jantsch, M. Zhang, and Z. Xing. 2013. Addressing transient and permanent faults in NoC with efficient fault-tolerant deflection router. IEEE Transactions on Very Large Scale Integrated Systems 21, 6, 1053--1066. DOI:http://dx.doi.org/10.1109/TVLSI.2012.2204909\n", "R. W. Floyd. 1962. Algorithm 97: Shortest path. Communications of the ACM 5, 6, 345. DOI:http://dx.doi.org/10.1145/367766.368168\n", "R. M. Francis. 2009. Exploring Networks-On-Chip for FPGAs. Ph.D. Dissertation. University of Cambridge.\n", "B. Fu, Y. Han, H. Li, and X. Li. 2014. ZoneDefense: A fault-tolerant routing for 2-D meshes without virtual channels. IEEE Transactions on Very Large Scale Integrated Systems 22, 1, 113--126. DOI:http://dx.doi.org/10.1109/TVLSI.2012.2235188\n", "A. Ganguly, K. Chang, S. Deb, P. P. Pande, B. Belzer, and C. Teuscher. 2011a. Scalable hybrid wireless network-on-chip architectures for multicore systems. IEEE Transactions on Computing 60, 10, 1485--1502. DOI:http://dx.doi.org/10.1109/TC.2010.176\n", "A. Ganguly, P. Pande, B. Belzer, and A. Nojeh. 2011b. A unified error control coding scheme to enhance the reliability of a hybrid wireless network-on-chip. In Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, IEEE, 277--285. DOI:http://dx.doi.org/10.1109/DFT.2011.24\n", "A. Ganguly, P. Wettin, K. Chang, and P. Pande. 2011c. Complex network inspired fault-tolerant NoC architectures with wireless links. In Proceedings of the 5th ACM/IEEE International Symposium on Networks-on-Chip (NOCS\u201911), New York: ACM Press, 169. DOI:http://dx.doi.org/10.1145/1999946.1999974\n", "M. Hayenga, D. R. Johnson, and M. Lipasti. 2010. Pitfalls of orion-based simulation. ORION 35, 0--40.\n", "ITRS Edition. 2009. Retrieved November 2, 2014 from http://www.itrs.net/Links/2009itrs/home2009.htm.\n", "A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi. 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the 2009 Design, Automation and Test in Europe Conference and Exhibition, 423--428. DOI:http://dx.doi.org/10.1109/DATE.2009.5090700\n", "A. B. Kaplan. 2008. Architectural Integration of RF-Interconnect to Enhance On-Chip Communication for Many-Core Chip Multiprocessors. Ph.D. Dissertation. University of California, Los Angeles.\n", "K. Kempa, J. Rybczynski, and Z. Huang, et al. 2007. Carbon nanotubes as optical antennae. Advanced Materials 19, 3, 421--426. DOI:http://dx.doi.org/10.1002/adma.200601187\n", "S. Khuller and B. Raghavachari. 2010. Basic graph algorithms. In Algorithms and Theory of Computation Handbook. Chapman & Hall/CRC, 7--7.\n", "S. Khuller and U. Vishkin. 1994. Biconnectivity approximations and graph carvings. Journal of the ACM 41, 2, 214--235. DOI:http://dx.doi.org/10.1145/174652.174654\n", "S.-B. Lee, L. Zhang, and J. Cong, et al. 2009. A scalable micro wireless interconnect structure for CMPs. In Proceedings of the 15th Annual International Conference on Mobile Computing and Networking (MobiCom\u201909), New York: ACM Press, 217. DOI:http://dx.doi.org/10.1145/1614320.1614345\n", "W. Liu, J. Xu, and X. Wu, et al. 2011. A NoC traffic suite based on real applications. In 2011 IEEE Computer Society Annual Symposium on VLSI, IEEE, 66--71. DOI:http://dx.doi.org/10.1109/ISVLSI.2011.49\n", "E. L. Lloyd. 2010. Fault-tolerant relay node placement in heterogeneous wireless sensor networks. IEEE IEEE Transactions on Mobile Computing 9, 5, 643--656. DOI:http://dx.doi.org/10.1109/TMC.2009.161\n", "I. Loi, F. Angiolini, and L. Benini. 2009. Synthesis of low-overhead configurable source routing tables for network interfaces. In Proceedings of the 2009 Design, Automation and Test in Europe Conference and Exhibition, 262--267. DOI:http://dx.doi.org/10.1109/DATE.2009.5090668\n", "O. Lysne, T. Skeie, S.-A. Reinemo, and I. Theiss. 2006. Layered routing in irregular networks. IEEE Transactions on Parallel Distributed Systmes 17, 1, 51--65. DOI:http://dx.doi.org/10.1109/TPDS.2006.12\n", "T. Majumder, P. P. Pande, and A. Kalyanaraman. 2013. Network-on-chip with long-range wireless links for high-throughput scientific computation. In Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and PhD Forum. IEEE, 781--790. DOI:http://dx.doi.org/10.1109/IPDPSW.2013.72\n", "R. Manevich, L. Polishuk, I. Cidon, and A. Kolodny. 2014. Designing single-cycle long links in hierarchical NoCs. Microprocessors and Microsystems 38, 8, 814--825. DOI:http://dx.doi.org/10.1016/j.micpro.2014.05.005\n", "R. Marculescu and P. Bogdan. 2007. The chip is the network: Toward a science of network-on-chip design. Foundations and Trends\u00ae in Electronic Design Automation 2, 4, 371--461. DOI:http://dx.doi.org/10.1561/1000000011\n", "D. Matolak, A. Kodi, S. Kaya, D. Ditomaso, S. Laha, and W. Rayess. 2012. Wireless networks-on-chips: Architecture, wireless channel, and devices. IEEE Wireless Communications 19, 5, 58--65. DOI:http://dx.doi.org/10.1109/MWC.2012.6339473\n", "H. Matsutani, P. Bogdan, and R. Marculescu, et al. 2013. A case for wireless 3D NoCs for CMPs. In Proceedings of the 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 23--28. DOI:http://dx.doi.org/10.1109/ASPDAC.2013.6509553\n", "A. Mejia, M. Palesi, and J. Flich, et al. 2009. Region-based routing: A mechanism to support efficient routing algorithms in NoCs. IEEE Transactions on Very Large Scale Integrated Systems 17, 3, 356--369. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2012010\n", "A. More and B. Taskin. 2012. A unified design methodology for a hybrid wireless 2-D NoC. In Proceedings of the 2012 IEEE International Symposium on Circuits and Systems. IEEE, 640--643. DOI:http://dx.doi.org/10.1109/ISCAS.2012.6272113\n", "J. Murray, T. Lu, P. Wettin, P. P. Pande, and B. Shirazi. 2014. Dual-level DVFS-enabled millimeter-wave wireless NoC architectures. ACM Journal of Emerging Technologies and Computer Systems 10, 4, 1--27. DOI:http://dx.doi.org/10.1145/2600074\n", "A. Nojeh, P. Pande, A. Ganguly, S. Sheikhaei, B. Belzer, and A. Ivanov. 2008. Reliability of wireless on-chip interconnects based on carbon nanotube antennas. In Proceedings of the 2008 IEEE 14th International Mixed-Signals, Sensors, and Systems Test Workshop. IEEE, 1--6. DOI:http://dx.doi.org/10.1109/IMS3TW.2008.4581628\n", "K. K. O, K. Kim, and B. A. Floyd, et al. 2005. On-chip antennas in silicon ICs and their application. IEEE Transactions on Electronic Devices 52, 7, 1312--1323. DOI:http://dx.doi.org/10.1109/TED.2005.850668\n", "U. Y. Ogras and R. Marculescu. 2006. \u201cIt's a small world after all\u201d: NoC performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integrated Systems 14, 7, 693--706. DOI:http://dx.doi.org/10.1109/TVLSI.2006.878263\n", "M. Palesi, S. Kumar, and V. Catania. 2010. Leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29, 3, 426--440. DOI:http://dx.doi.org/10.1109/TCAD.2010.2041851\n", "P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh. 2005. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computing 54, 8, 1025--1040. DOI:http://dx.doi.org/10.1109/TC.2005.134\n", "PTM - Latest models. Retrieved Novamber 2, 2014 from http://ptm.asu.edu/latest.html.\n", "Z. Qian, P. Bogdan, C. Y. Tsui, and R. Marculescu. 2013. Performance evaluation of multicore systems: From traffic analysis to latency predictions (Embedded tutorial). In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (ICCAD), IEEE, 82--84. DOI:http://dx.doi.org/10.1109/ICCAD.2013.6691101\n", "M. Radetzki, C. Feng, X. Zhao, and A. Jantsch. 2013. Methods for fault tolerance in networks-on-chip. ACM Computing Surveys 46, 1, 1--38. DOI:http://dx.doi.org/10.1145/2522968.2522976\n", "P. Salihundam, S. Jain, and T. Jacob, et al. 2011. A 2 tb/s 6 4 mesh network for a single-chip cloud computer with dvfs in 45 nm cmos. IEEE Journal on Solid-State Circuits 46, 4, 757--766. DOI:http://dx.doi.org/10.1109/JSSC.2011.2108121\n", "A. Shacham, K. Bergman, and L. P. Carloni. 2008. Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Transactions on Computing 57, 9, 1246--1260. DOI:http://dx.doi.org/10.1109/TC.2008.78\n", "N. Srinivas and K. Deb. 1994. Muiltiobjective optimization using nondominated sorting in genetic algorithms. Evolutionary Computing 2, 3, 221--248. DOI:http://dx.doi.org/10.1162/evco.1994.2.3.221\n", "C. Sun, C.-H. O. Chen, and G. Kurian, et al. 2012. DSENT - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In Proceedings of the 2012 IEEE/ACM 6th International Symposium on Networks-on-Chip. IEEE, 201--210. DOI:http://dx.doi.org/10.1109/NOCS.2012.31\n", "M. Sun, Y. P. Zhang, G. X. Zheng, and Yin, W.-Y. 2009. Performance of intra-chip wireless interconnect using on-chip antennas and UWB radios. IEEE Transactions on Antennas and Propagation 57, 9, 2756--2762. DOI:http://dx.doi.org/10.1109/TAP.2009.2024458\n", "A. Varga. 2001. The OMNeT++ discrete event simulation system. In Proceedings of the European Simulation Multiconference (ESM\u201901). 185.\n", "V. Vijayakumaran. 2012. Adaptive Code Division Multiple Access Protocol for Wireless Network-on-Chip Architectures. Ph.D. Dissertation. Rochester Institute of Technology.\n", "V. Vijayakumaran, M. P. Yuvaraj, N. Mansoor, N. Nerurkar, A. Ganguly, and A. Kwasinski. 2014. CDMA enabled wireless network-on-chip. ACM Journal on Emerging Technology and Computer Systems 10, 4, 1--20. DOI:http://dx.doi.org/10.1145/2536778\n", "S. Waharte and R. Boutaba. 2006. Totally disjoint multipath routing in multihop wireless networks. In 2006 IEEE International Conference on Communications. IEEE, 5576--5581. DOI:http://dx.doi.org/10.1109/ICC.2006.255550\n", "C. Wang, W.-H. Hu, and N. Bagherzadeh. 2012. A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms. Microprocessors and Microsystems 36, 7, 555--570. DOI:http://dx.doi.org/10.1016/j.micpro.2011.10.002\n", "P. Wettin, P. P. Pande, D. Heo, B. Belzer, S. Deb, and A. Ganguly. 2013a. Design space exploration for reliable mm-wave wireless NoC architectures. In Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors. IEEE, 79--82. DOI:http://dx.doi.org/10.1109/ASAP.2013.6567554\n", "P. Wettin, A. Vidapalapati, A. Gangul, and P. P. Pande. 2013b. Complex network-enabled robust wireless network-on-chip architectures. ACM Journal on Emerging Technology and Computer Systems 9, 3, 1--19. DOI:http://dx.doi.org/10.1145/2491676\n", "R.-Y. Wu, G.-H. Chen, Y.-L. Kuo, and G. J. Chang. 2007. Node-disjoint paths in hierarchical hypercube networks. Information Sciences (NY) 177, 19, 4200--4207. DOI:http://dx.doi.org/10.1016/j.ins.2007.02.035\n", "D. Zhao and Y. Wang. 2008a. MTNet: Design of a wireless test framework for heterogeneous nanometer systems-on-chip. IEEE Transactions on Very Large Scale Integrated Systems 16, 8, 1046--1057. DOI:http://dx.doi.org/10.1109/TVLSI.2008.2000820\n", "D. Zhao and Y. Wang. 2008b. SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Transactions on Computing 57, 9, 1230--1245. DOI:http://dx.doi.org/10.1109/TC.2008.86\n", "D. Zhao, Y. Wang, J. Li, and T. Kikkawa. 2011. Design of multi-channel wireless NoC to improve on-chip communication capacity. In Proceedings of the 5th ACM/IEEE International Symposium on Networks-on-Chip. ACM, 177--184. DOI:http://dx.doi.org/10.1145/1999946.1999975\n", "H. Zhu, P. P. Pande, and C. Grecu. 2007. Performance evaluation of adaptive routing algorithms for achieving fault tolerance in NoC fabrics. In Proceedings of the 2007 IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP\u201807). IEEE, 42--47. DOI:http://dx.doi.org/10.1109/ASAP.2007.4429956\n"], "doi": "doi>10.1145/2814572", "ref_links": {"48": "http://ptm.asu.edu/latest.html.", "24": "http://www.itrs.net/Links/2009itrs/home2009.htm."}, "abstract": "Wireless Network-on-Chip (WNoC) architectures have emerged as a promising interconnection infrastructure to address the performance limitations of traditional wire-based multihop NOCs. Nevertheless, the WNoC systems encounter high failure rates due to problems pertaining to integration and manufacturing of wireless interconnection in nano-domain technology. As a result, the permanent failures may lead to the formation of any shape of faulty regions in the interconnection network, which can break down the whole system. This issue is not investigated in previous studies on WNoC architectures. Our solution advocates the adoption of communication structures with both node and link on disjoint paths. On the other hand, the imposed costs of WNoC design must be reasonable. Hence, a novel approach to design an optimized fault-tolerant hybrid hierarchical WNoC architecture for enhancing performance as well as minimizing system costs is proposed. The experimental results indicate that the robustness of this newly proposed design is significantly enhanced in comparison with its the fault-tolerant wire-based counterparts in the presence of various faulty regions under both synthetic and application-specific traffic patterns.", "authors": [{"name": "abbas dehghani", "link": "http://dl.acm.org/author_page.cfm?id=81311484449"}, {"name": "kamal jamshidi", "link": "http://dl.acm.org/author_page.cfm?id=81350602742"}], "title": "A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures", "citations": [], "Metrics": {"Downloads (12 months)": "19\n", "Downloads (6 weeks) ": "19\n", "Downloads (cumulative)": "19\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of isfahan", "city": null, "Name": "abbas dehghani"}, {"country": null, "university": null, "affiliation_string": "university of isfahan", "city": null, "Name": "kamal jamshidi"}]}, "Article No.: 41": {"references": ["C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "Anna Bernasconi , Valentina Ciriani , Fabrizio Luccio , Linda Pagli, Compact DSOP and Partial DSOP Forms, Theory of Computing Systems, v.53 n.4, p.583-608, November  2013[doi>10.1007/s00224-013-9447-2]\n", "Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]\n", "Alexis De Vos and Yvan Van Rentergem. 2008. Young subgroups for reversible computers. Advances in Mathematics of Communications 2, 2, 183--200.\n", "Daniel Gro\u00dfe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]\n", "George Hutchinson, Partioning algorithms for finite sets, Communications of the ACM, v.6 n.10, p.613-614, Oct. 1963[doi>10.1145/367651.367661]\n", "Donald E. Knuth. 2011. The Art of Computer Programming. Vol. 4A. Addison-Wesley, Upper Saddle River, NJ.\n", "Chia-Chun Lin , Niraj K. Jha, RMDDS: Reed-muller decision diagram synthesis of reversible logic circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.2, p.1-25, February 2014[doi>10.1145/2564923]\n", "D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]\n", "D. Michael Miller , Mitchell A. Thornton, QMDD: A Decision Diagram Structure for Reversible and Quantum Circuits, Proceedings of the 36th International Symposium on Multiple-Valued Logic, p.30, May 17-20, 2006[doi>10.1109/ISMVL.2006.35]\n", "D. Michael Miller , Robert Wille , Gerhard W. Dueck, Synthesizing Reversible Circuits for Irreversible Functions, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.749-756, August 27-29, 2009[doi>10.1109/DSD.2009.186]\n", "M. Nikolskaia , L. Nikolskaia, Size of OBDD representation of 2-level redundancies functions, Theoretical Computer Science, v.255 n.1-2, p.615-625, March 28, 2001[doi>10.1016/S0304-3975(00)00368-6]\n", "Macha Nikolskaia and Antoine Rauzy. 1998. Heuristics for BDD handling of sum-of-products formulae. In Proceedings of the European Safety and Reliability Association Conference. 1459--1465.\n", "Balasubramanian Padmanabhan and Doug Edwards. 2010. Self-timed realization of combinational logic. In Proceedings of the International Workshop on Logic Synthesis.\n", "Claude E. Shannon. 1938. A symbolic analysis of relay and switching circuits. Transactions of the American Institute of Electrical Engineers 57, 38--80, 713--723.\n", "V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]\n", "Mathias Soeken , Stefan Frehse , Robert Wille , Rolf Drechsler, RevKit: an open source toolkit for the design of reversible circuits, Proceedings of the Third international conference on Reversible Computation, p.64-76, July 04-05, 2011, Gent, Belgium[doi>10.1007/978-3-642-29517-1_6]\n", "Mathias Soeken , Laura Tague , Gerhard W. Dueck , Rolf Drechsler, Ancilla-free synthesis of large reversible functions using binary decision diagrams, Journal of Symbolic Computation, v.73 n.C, p.1-26, March 2016[doi>10.1016/j.jsc.2015.03.002]\n", "Mathias Soeken, Robert Wille, Christoph Hilken, Nils Przigoda, and Rolf Drechsler. 2012. Synthesis of reversible circuits with minimal lines for large functions. In Proceedings of the Asia and South Pacific Design Automation Conference. 85--92.\n", "Robert Wille , Rolf Drechsler, BDD-based synthesis of reversible logic for large functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629984]\n", "Robert Wille, Oliver Kesz\u00f6cze, and Rolf Drechsler. 2011. Determining the minimal number of lines for large reversible circuits. In Proceedings of the Conference on Design, Automation, and Test in Europe. 1204--1207.\n", "Robert Wille , Mathias Soeken , Rolf Drechsler, Reducing the number of lines in reversible circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837439]\n", "Robert Wille , Mathias Soeken , D. Michael Miller , Rolf Drechsler, Trading off circuit lines and gate costs in the synthesis of reversible logic, Integration, the VLSI Journal, v.47 n.2, p.284-294, March, 2014[doi>10.1016/j.vlsi.2013.08.002]\n"], "doi": "doi>10.1145/2786982", "ref_links": {}, "abstract": "Reversible logic represents the basis for many emerging technologies and has recently been intensively studied. However, most of the Boolean functions of practical interest are irreversible and must be embedded into a reversible function before they can be synthesized. Thus far, an optimal embedding is guaranteed only for small functions, whereas a significant overhead results when large functions are considered. We study this issue in this article. We prove that determining an optimal embedding is coNP-hard already for restricted cases. Then, we propose heuristic and exact methods for determining both the number of additional lines and a corresponding embedding. For the approaches, we considered sum of products and binary decision diagrams as function representations. Experimental evaluations show the applicability of the approaches for large functions. Consequently, the reversible embedding of large functions is enabled as a precursor to subsequent synthesis.", "authors": [{"name": "mathias soeken", "link": "http://dl.acm.org/author_page.cfm?id=81375620725"}, {"name": "robert wille", "link": "http://dl.acm.org/author_page.cfm?id=81342515882"}, {"name": "oliver keszocze", "link": "http://dl.acm.org/author_page.cfm?id=84460738757"}, {"name": "d michael miller", "link": "http://dl.acm.org/author_page.cfm?id=81464659540"}, {"name": "rolf drechsler", "link": "http://dl.acm.org/author_page.cfm?id=81100140743"}], "title": "Embedding of Large Boolean Functions for Reversible Logic", "citations": [], "Metrics": {"Downloads (12 months)": "137\n", "Downloads (6 weeks) ": "38\n", "Downloads (cumulative)": "137\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Germany", "university": null, "affiliation_string": "faculty of mathematics and computer science university of bremen germany cyber-physical systems dfki gmbh germany", "city": "germany", "Name": "mathias soeken"}, {"country": "Germany", "university": null, "affiliation_string": "faculty of mathematics and computer science university of bremen germany cyber-physical systems dfki gmbh germany", "city": "germany", "Name": "robert wille"}, {"country": "Germany", "university": null, "affiliation_string": "faculty of mathematics and computer science university of bremen germany cyber-physical systems dfki gmbh germany", "city": "germany", "Name": "oliver keszocze"}, {"country": "canada", "university": "university of victoria", "affiliation_string": "department of computer science university of victoria bc canada", "city": "victoria", "Name": "d michael miller"}, {"country": "Germany", "university": null, "affiliation_string": "faculty of mathematics and computer science university of bremen germany cyber-physical systems dfki gmbh germany", "city": "germany", "Name": "rolf drechsler"}]}, "Article No.: 39": {"references": ["D. Aharonov , M. Ben-Or, Fault-tolerant quantum computation with constant error, Proceedings of the twenty-ninth annual ACM symposium on Theory of computing, p.176-188, May 04-06, 1997, El Paso, Texas, USA[doi>10.1145/258533.258579]\n", "M. Ahsan, B.-S. Choi, and J. Kim. 2013. Performance simulator based on hardware resources constraints for ion trap quantum computer. In IEEE 31st International Conference on Computer Design (ICCD\u201913), 411--418.\n", "Muhammad Ahsan , Jungsang Kim, Optimization of quantum computer architecture using a resource-performance simulator, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France\n", "Panos Aliferis , Daniel Gottesman , John Preskill, Quantum accuracy threshold for concatenated distance-3 codes, Quantum Information & Computation, v.6 n.2, p.97-165, March 2006\n", "S. Balensiefer, L. Kreger-Stickles, and M. Oskin. 2005. QUALE: Quantum architecture layout evaluator. In Proceedings of the SPIE, Vol. 5815, 103--114. DOI:http://dx.doi.org/10.1117/12.604073\n", "D. Beckman, A. N. Chari, S. Devabhaktuni, and J. Preskill. 1996. Efficient networks for quantum factoring. Phys. Rev. A 54 (1996), 1034--1063.\n", "S. Crain, E. Mount, S.-Y. Baek, and J. Kim. 2014. Individual addressing of trapped <sup>171</sup>Yb<sup> + </sup> ion qubits using a microelectromechanical systems-based beam steering system. Appl. Phys. Lett. 105 (2014), 181115.\n", "S. A. Cuccaro, T. G. Draper, S. A. Kutin, and D. P. Moulton. 2004. A new quantum ripple-carry addition circuit. arXiv preprint quant-ph/0410184 (2004).\n", "Thomas G. Draper , Samuel A. Kutin , Eric M. Rains , Krysta M. Svore, A logarithmic-depth quantum carry-lookahead adder, Quantum Information & Computation, v.6 n.4, p.351-369, July 2006\n", "L.-M. Duan , B. B. Blinov , D. L. Moehring , C. Monroe, Scalable trapped ion quantum computation with a probabilistic ion-photon mapping, Quantum Information & Computation, v.4 n.3, p.165-173, May 2004\n", "J. Edmonds. 1965. Paths, trees, and flowers. Can. J. Math. 17, 3 (1965), 449--467.\n", "A. G. Fowler and L. C. L. Hollenberg. 2004. Scalability of shor\u2019s algorithm with a limited set of rotation gates. Phys. Rev. A 70, 3 (2004), 032329.\n", "A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland. 2012. Surface codes: Towards practical large-scale quantum computation. Phys. Rev. A 86, 3 (2012), 032324. DOI:http://dx.doi.org/10.1103/PhysRevA.86.032324.\n", "A. Galiautdinov, A. N. Korotkov, and J. M. Martinis. 2012. Resonator-zero-qubit architecture for superconducting qubits. Phys. Rev. A 85 (2012), 042321.\n", "B. Giles and P. Selinger. 2013. Exact synthesis of multiqubit Clifford+T circuits. Phys. Rev. A 87 (2013), 032332.\n", "D. Gottesman and I. L. Chuang. 1999. Demonstrating the viability of universal quantum computation using teleportation and single-qubit operations. Nature 402 (October 1999), 390--393.\n", "N. D. Guise, S. D. Fallek, K. E. Stevens, K. R. Brown, C. Volin, A. W. Harter, J. M. Amini, R. E. Higashi, S. T. Lu, H. M. Chanhvongsak, et al. 2014. Ball-grid array architecture for microfabricated ion traps. arXiv preprint arXiv:1412.5576 (2014).\n", "P. Papadopoulos J. Eisert, K. Jacobs, and M. B. Plenio. 2000. Optimal local implementation of non-local quantum gates. Phys. Rev. A 62 (2000), 052317.\n", "Ali JavadiAbhari , Shruti Patil , Daniel Kudrow , Jeff Heckey , Alexey Lvov , Frederic T. Chong , Margaret Martonosi, ScaffCC: a framework for compilation and analysis of quantum computing programs, Proceedings of the 11th ACM Conference on Computing Frontiers, May 20-22, 2014, Cagliari, Italy[doi>10.1145/2597917.2597939]\n", "L. Jiang, J. M. Taylor, K. Nemoto, W. J. Munro, R. Van Meter, and M. D. Lukin. 2009. Quantum repeater with encoding. Phys. Rev. A 79, 3 (Mar 2009), 032325. DOI:http://dx.doi.org/10.1103/PhysRevA.79.032325\n", "S. Jordan. 2011. Quantum algorithm zoo. Retrieved June 27, 2013 from http://math.nist.gov/quantum/zoo/.\n", "Martin Juvan , Bojan Mohar, Optimal linear labelings and eigenvalues of graphs, Discrete Applied Mathematics, v.36 n.2, p.153-168, April 30, 1992[doi>10.1016/0166-218X(92)90229-4]\n", "Jungsang Kim , Changsoon Kim, Integrated optical approach to trapped ion quantum computation, Quantum Information & Computation, v.9 n.3, p.181-202, March 2009\n", "J. Kim, C. J. Nuzman, B. Kumar, D. F. Lieuwen, J. S. Kraus, A. Weiss, C. P. Lichtenwalner, A. R. Papazian, R. E. Frahm, N. R. Basavanhally, D. A. Ramsey, V. A. Aksyuk, F. Pardo, M. E. Simon, V. Lifton, H. B. Chan, M. Haueis, A. Gasparyan, H. R. Shea, S. Arney, C. A. Bolle, P. R. Kolodner, R. Ryf, D. T. Neilson, and J. V. Gates. 2003. 1100 X 1100 port MEMS-based optical crossconnect with 4-dB maximum loss. IEEE Photon. Technol. Lett. 15 (2003), 1537--1539.\n", "A. Y. Kitaev. 2003. Fault-tolerant quantum computation by anyons. Ann. Phys. 303, 1 (2003), 2--30.\n", "Thorsten Kleinjung , Kazumaro Aoki , Jens Franke , Arjen K. Lenstra , Emmanuel Thom\u00e9 , Joppe W. Bos , Pierrick Gaudry , Alexander Kruppa , Peter L. Montgomery , Dag Arne Osvik , Herman Te Riele , Andrey Timofeev , Paul Zimmermann, Factorization of a 768-bit RSA modulus, Proceedings of the 30th annual conference on Advances in cryptology, August 15-19, 2010, Santa Barbara, CA, USA\n", "V. Kliuchnikov, D. Maslov, and M. Mosca. 2013. Asymptotically optimal approximation of single qubit unitaries by clifford and T circuits using a constant number of ancillary qubits. Phys. Rev. Lett. 110 (2013), 190502.\n", "T. D. Ladd, F. Jelezko, R. Laflamme, Y. Nakamura, C. Monroe, and J. L. OBrien. 2010. Quantum computers. Nature 464, 7285 (2010), 45--53.\n", "Tzvetan S. Metodi , Darshan D. Thaker , Andrew W. Cross, A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.305-318, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.9]\n", "C. Monroe and J. Kim. 2013. Scaling the ion trap quantum processor. Science 339 (2013), 1164.\n", "C. Monroe, R. Raussendorf, A. Ruthven, K. R. Brown, P. Maunz, L.-M. Duan, and J. Kim. 2014. Large scale modular quantum computer architecture with atomic memory and photonic interconnects. Phys. Rev. A 89 (2014), 022317.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "S. Olmschenk, K. C. Younge, D. L. Moehring, D. N. Matsukevich, P. Maunz, and C. Monroe. 2007. Manipulation and detection of a trapped Yb<sup> + </sup> hyperfine qubit. Phys. Rev. A 76 (2007), 052314.\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "A. M. Steane. 1996. Error correcting codes in quantum theory. Phys. Rev. Lett. 77 (1996), 793--797.\n", "Krysta M. Svore , Alfred V. Aho , Andrew W. Cross , Isaac Chuang , Igor L. Markov, A Layered Software Architecture for Quantum Computing Design Tools, Computer, v.39 n.1, p.74-83, January 2006[doi>10.1109/MC.2006.4]\n", "Darshan D. Thaker , Tzvetan S. Metodi , Andrew W. Cross , Isaac L. Chuang , Frederic T. Chong, Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing, ACM SIGARCH Computer Architecture News, v.34 n.2, p.378-390, May 2006[doi>10.1145/1150019.1136518]\n", "Rodney Van Meter , Clare Horsman, A blueprint for building a quantum computer, Communications of the ACM, v.56 n.10, October 2013[doi>10.1145/2494568]\n", "R. Van Meter and K. M. Itoh. 2005. Fast quantum modular exponentiation. Phys. Rev. A 71, 5 (May 2005), 052320.\n", "Rodney Van Meter , W. J. Munro , Kae Nemoto , Kohei M. Itoh, Arithmetic on a distributed-memory quantum multicomputer, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-23, January 2008[doi>10.1145/1324177.1324179]\n", "V. Vedral, A. Barenco, and A. Ekert. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54 (1996), 147--153.\n", "Mark Whitney , Nemanja Isailovic , Yatish Patel , John Kubiatowicz, Automated generation of layout and control for quantum circuits, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy[doi>10.1145/1242531.1242546]\n", "Mark G. Whitney , Nemanja Isailovic , Yatish Patel , John Kubiatowicz, A fault tolerant, area efficient architecture for Shor's factoring algorithm, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555802]\n", "Bei Zeng , A. Cross , I. L. Chuang, Transversality Versus Universality for Additive Quantum Codes, IEEE Transactions on Information Theory, v.57 n.9, p.6272-6284, September 2011[doi>10.1109/TIT.2011.2161917]\n", "X. Zhou, D. W. Leung, and I. L. Chuang. 2000. Methodology for quantum logic gate construction. Phys. Rev. A 62 (2000), 052316.\n"], "doi": "doi>10.1145/2830570", "ref_links": {"20": "http://math.nist.gov/quantum/zoo/."}, "abstract": "The optimal design of a fault-tolerant quantum computer involves finding an appropriate balance between the burden of large-scale integration of noisy components and the load of improving the reliability of hardware technology. This balance can be evaluated by quantitatively modeling the execution of quantum logic operations on a realistic quantum hardware containing limited computational resources. In this work, we report a complete performance simulation software tool capable of (1) searching the hardware design space by varying resource architecture and technology parameters, (2) synthesizing and scheduling a fault-tolerant quantum algorithm within the hardware constraints, (3) quantifying the performance metrics such as the execution time and the failure probability of the algorithm, and (4) analyzing the breakdown of these metrics to highlight the performance bottlenecks and visualizing resource utilization to evaluate the adequacy of the chosen design. Using this tool, we investigate a vast design space for implementing key building blocks of Shor\u2019s algorithm to factor a 1,024-bit number with a baseline budget of 1.5 million qubits. We show that a trapped-ion quantum computer designed with twice as many qubits and one-tenth of the baseline infidelity of the communication channel can factor a 2,048-bit integer in less than 5 months.", "authors": [{"name": "muhammad ahsan", "link": "http://dl.acm.org/author_page.cfm?id=81453619247"}, {"name": "rodney van meter", "link": "http://dl.acm.org/author_page.cfm?id=81332533184"}, {"name": "jungsang kim", "link": "http://dl.acm.org/author_page.cfm?id=81487650436"}], "title": "Designing a Million-Qubit Quantum Computer Using a Resource Performance Simulator", "citations": [], "Metrics": {"Downloads (12 months)": "333\n", "Downloads (6 weeks) ": "138\n", "Downloads (cumulative)": "333\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "croatia", "university": "university north", "affiliation_string": "duke university north carolina united states of america", "city": "koprivnica", "Name": "muhammad ahsan"}, {"country": "japan", "university": "keio university", "affiliation_string": "keio university japan", "city": "tokyo", "Name": "rodney van meter"}, {"country": "croatia", "university": "university north", "affiliation_string": "duke university north carolina united states of america", "city": "koprivnica", "Name": "jungsang kim"}]}}, "date": {"month": "March", "year": "2016"}}, "Issue1": {"articles": {"Article No.: 8": {"references": ["Seungjae Baek , Jongmoo Choi , Donghee Lee , Sam H. Noh, Energy-efficient and high-performance software architecture for storage class memory, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.3, p.1-22, March 2013[doi>10.1145/2442116.2442131]\n", "S. C. Bartling, S. Khanna, M. P. Clinton, S. R. Summerfelt, J. A. Rodriguez, and H. P. McAdams. 2013. An 8MHz 75\u03bcA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100&percnt; digital state retention at VDD&equals;0V with <400ns wakeup and sleep transitions. In Proceedings of the IEEE International Solid-State Circuits Conference. 432--433. DOI:http://dx.doi.org/10.1109/ISSCC.2013.6487802\n", "A. Baumann, M. Jung, K. Huber, M. Arnold, C. Sichert, S. Schauer, and R. Brederlow. 2013. A MCU platform with embedded FRAM achieving 350nA current consumption in real-time clock mode with full state retention and 6.5 \u03bcs system wakeup time. In Proceedings of the Symposium on VLSI Circuits. C202--C203.\n", "S. S. Eaton, D. B. Butler, M. Parris, D. Wilson, and H. McNeillie. 1988. A Ferroelectric Nonvolatile Memory. In Proceedings of the IEEE International Solid-State Circuits Conference. 130--. DOI:http://dx.doi.org/10.1109/ISSCC.1988.663665\n", "G. R. Fox, F. Chu, and T. Davenport. 2001. Current and future ferroelectric nonvolatile memory technology. J. Vac. Sci. Technol. B 19, 5, 1967--1971. DOI:http://dx.doi.org/10.1116/1.1406149\n", "Keithley-6430-Meter. 2013. Sub femtoamp remote sourceMeter SMU instrument. www.keithley.com/data?asset&equals;386.\n", "S. Khanna, S. C. Bartling, M. Clinton, S. Summerfelt, J. A. Rodriguez, and H. P. McAdams. 2013. An FRAM-based nonvolatile logic MCU SoC exhibiting 100&percnt; digital state retention at V DD&equals; 0 V achieving zero leakage with <400-ns wakeup time for ULP applications. IEEE J. Solid-State Circuits 99, 1--12. DOI:http://dx.doi.org/10.1109/JSSC.2013.2284367\n", "Love Kothari , Nicholas P. Carter, Architecture of a Self-Checkpointing Microprocessor that Incorporates Nanomagnetic Devices, IEEE Transactions on Computers, v.56 n.2, p.161-173, February 2007[doi>10.1109/TC.2007.21]\n", "A. Mirhoseini, E. M. Songhori, and F. Koushanfar. 2013. Idetic: A high-level synthesis approach for enabling long computations on transiently-powered ASICs. In Proceedings of the IEEE International Conference on Pervasive Computing and Communications. 216--224. DOI: http://dx.doi.org/10.1109/PerCom.2013.6526735\n", "James S. Plank, An Overview of Checkpointing in Uniprocessor and DistributedSystems, Focusing on Implementation and Performance, University of Tennessee, Knoxville, TN, 1997\n", "James S. Plank , Micah Beck , Gerry Kingsley , Kai Li, Libckpt: transparent checkpointing under Unix, Proceedings of the USENIX 1995 Technical Conference Proceedings, p.18-18, January 16-20, 1995, New Orleans, Louisiana\n", "Benjamin Ransford , Shane Clark , Mastooreh Salajegheh , Kevin Fu, Getting things done on computational RFIDs with energy-aware checkpointing and voltage-aware scheduling, Proceedings of the 2008 conference on Power aware computing and systems, p.5-5, December 07, 2008, San Diego, California\n", "Benjamin Ransford , Jacob Sorber , Kevin Fu, Mementos: system support for long-running computation on RFID-scale devices, ACM SIGARCH Computer Architecture News, v.39 n.1, March 2011[doi>10.1145/1961295.1950386]\n", "J. Rodriguez, J. Rodriguez-Latorre, C. Zhou, et al. 2013. 180nm FRAM reliability demonstration with ten years data retention at 125\u00b0C. In Proceedings of the IEEE International Reliability Physics Symposium. MY.11.1--MY.11.5. DOI: http://dx.doi.org/10.1109/IRPS.2013.6532102\n", "Volker Rzehak. 2011. Low-power FRAM microcontrollers and their applications. http://www.ti.com/lit/wp/slaa502/slaa502.pdf\n", "N. Sakimura, Y. Tsuji, R. Nebashi, et al. 2014. 10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications. In Proceedings of the IEEE International Solid-State Circuits Conference. 184--185. DOI: http://dx.doi.org/10.1109/ISSCC.2014.6757392\n", "V. Saripalli, Guangyu Sun, A Mishra, Yuan Xie, S. Datta, and V. Narayanan. 2011. Exploiting heterogeneity for energy efficiency in chip multiprocessors. IEEE J. Emerging Sel. Top. Circuits Syst. 1, 2, 109--119. DOI: http://dx.doi.org/10.1109/JETCAS.2011.2158343\n", "A. Sheikholeslami and P. G. Gulak. 2000. A survey of circuit innovations in ferroelectric random-access memories. Proc. IEEE 88, 5, 667--689. DOI: http://dx.doi.org/10.1109/5.849164\n", "D. Takashima. 2011. Overview of FeRAMs: Trends and perspectives. In Proceedings of the 11th Annual Non-Volatile Memory Technology Symposium. 1--6. DOI: http://dx.doi.org/10.1109/NVMTS.2011.6137107\n", "Texas Instruments. 2013a. MSP430F543xA datasheet. (August 2013). http://www.ti.com/lit/ds/symlink/msp430f5438a.pdf.\n", "Texas Instruments. 2013b. MSP430FR573x datasheet. (April 2013). http://www.ti.com/lit/ds/symlink/msp430fr5739.pdf.\n", "K. R. Udayakumar, T. San, J. Rodriguez, et al. 2013. Low-power ferroelectric random access memory embedded in 180nm analog friendly CMOS technology. In Proceedings of the 5th IEEE International Memory Workshop. 128--131. DOI: http://dx.doi.org/10.1109/IMW.2013.6582115\n", "Rangharajan Venkatesan , Vivek Kozhikkottu , Charles Augustine , Arijit Raychowdhury , Kaushik Roy , Anand Raghunathan, TapeCache: a high density, energy efficient cache based on domain wall memory, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333707]\n", "Yiqun Wang, Yongpan Liu, Shuangchen Li, Daming Zhang, Bo Zhao, Mei-Fang Chiang, Yanxin Yan, Baiko Sai, and Huazhong Yang. 2012. A 3\u03bcs wake-up time nonvolatile processor based on ferroelectric flip-flops. In Proceedings of the European Solid-State Circuits Conference. 149--152. DOI: http://dx.doi.org/10.1109/ESSCIRC.2012.6341281\n", "Yong Yang , Lili Wang , Dong Kun Noh , Hieu Khac Le , Tarek F. Abdelzaher, SolarStore: enhancing data reliability in solar-powered storage-centric sensor networks, Proceedings of the 7th international conference on Mobile systems, applications, and services, June 22-25, 2009, Krak\u00f3w, Poland[doi>10.1145/1555816.1555850]\n", "Wing-kei Yu , Shantanu Rajwade , Sung-En Wang , Bob Lian , G. Edward Suh , Edwin Kan, A non-volatile microcontroller with integrated floating-gate transistors, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops, p.75-80, June 27-30, 2011[doi>10.1109/DSNW.2011.5958839]\n", "M. Zwerg, A. Baumann, R. Kuhn, M. Arnold, R. Nerlich, M. Herzog, R. Ledwa, C. Sichert, V. Rzehak, P. Thanigai, and B. O. Eversmann. 2011. An 82 \u03bcA/MHz microcontroller with embedded FeRAM for energy harvesting applications. In Proceedings of the IEEE International Solid-State Circuits Conference. 334--336. DOI: http://dx.doi.org/10.1109/ISSCC.2011.5746342\n"], "doi": "doi>10.1145/2700249", "ref_links": {"14": "http://www.ti.com/lit/wp/slaa502/slaa502.pdf", "13": "http://dx.doi.org/10.1109/IRPS.2013.6532102", "18": "http://dx.doi.org/10.1109/NVMTS.2011.6137107", "26": "http://dx.doi.org/10.1109/ISSCC.2011.5746342", "8": "http://dx.doi.org/10.1109/PerCom.2013.6526735", "20": "http://www.ti.com/lit/ds/symlink/msp430fr5739.pdf.", "16": "http://dx.doi.org/10.1109/JETCAS.2011.2158343", "17": "http://dx.doi.org/10.1109/5.849164", "19": "http://www.ti.com/lit/ds/symlink/msp430f5438a.pdf.", "15": "http://dx.doi.org/10.1109/ISSCC.2014.6757392", "21": "http://dx.doi.org/10.1109/IMW.2013.6582115", "23": "http://dx.doi.org/10.1109/ESSCIRC.2012.6341281"}, "abstract": "Transiently Powered Computers (TPCs) are a new class of batteryless embedded systems that depend solely on energy harvested from external sources for performing computations. Enabling long-running computations on TPCs is a major challenge due to the highly intermittent nature of the power supply (often bursts of < 100ms), resulting in frequent system reboots. Prior work seeks to address this issue by frequently checkpointing system state in flash memory, preserving it across power cycles. However, this involves a substantial overhead due to the high erase/write times of flash memory. This article proposes the use of Ferroelectric RAM (FRAM), an emerging nonvolatile memory technology that combines the benefits of SRAM and flash, to seamlessly enable long-running computations in TPCs. We propose a lightweight,in-situcheckpointing technique for TPCs using FRAM that consumes only 30nJwhile decreasing the time taken for saving and restoring a checkpoint to only 21.06\u03bcs, which is over two orders of magnitude lower than the corresponding overhead using flash. We have implemented and evaluated our technique, QuickRecall, using the TI MSP430FR5739 FRAM-enabled microcontroller. Experimental results show that our highly-efficient checkpointing translate to significant speedup (1.25x - 8.4x) in program execution time and reduction (\u223c3x) in application-level energy consumption.", "authors": [{"name": "hrishikesh jayakumar", "link": "http://dl.acm.org/author_page.cfm?id=87259221957"}, {"name": "arnab raha", "link": "http://dl.acm.org/author_page.cfm?id=81508695085"}, {"name": "woo suk lee", "link": "http://dl.acm.org/author_page.cfm?id=81548321456"}, {"name": "vijay raghunathan", "link": "http://dl.acm.org/author_page.cfm?id=81100308117"}], "title": "QuickRecall: A HW/SW Approach for Computing across Power Cycles in Transiently Powered Computers", "citations": [], "Metrics": {"Downloads (12 months)": "134\n", "Downloads (6 weeks) ": "18\n", "Downloads (cumulative)": "134\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette in", "city": "west", "Name": "hrishikesh jayakumar"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette in", "city": "west", "Name": "arnab raha"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette in", "city": "west", "Name": "woo suk lee"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette in", "city": "west", "Name": "vijay raghunathan"}]}, "Article No.: 10": {"references": ["T. W. Chen, Y. W. Huang, T. C. Chen, Y. H. Chen, C. Y. Tsai, and L. G. Chen. 2005. Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos. In Proceedings of the IEEE International Symposium on Circuits and Systems. Vol. 3, 2931--2934.\n", "Ching-Hwa Cheng and Chin-Hsien Wang. 2009. CKVdd: A clock-controlled self-stabilized voltage technique for reducing dynamic power in CMOS digital circuits. IEICE Trans. Electron. E92-C, 4.\n", "Chih-Da Chien , Keng-Po Lu , Yu-Min Chen , Jiun-In Guo , Yuan-Sun Chu , Ching-Lung Su, An Area-Efficient Variable Length Decoder IP Core Design for MPEG-Video Coding Applications, IEEE Transactions on Circuits and Systems for Video Technology, v.16 n.9, p.1172-1178, September 2006[doi>10.1109/TCSVT.2006.881873]\n", "C. D. Chien, C. C. Lin, Y. H. Shih, H. C. Chen, C. J. Huang, C. Y. Yu, C. L. Chen, C. H. Cheng, and J. I. Guo. 2007. A 252kgate/71mW multi-standard multi-channel video decoder for high-definition video. In Proceedings of the IEEE International Solid-State Circuits Conference.\n", "T. Burd, T. Pering, A. Stratakos, and R. Brodersen. 2000. A dynamic voltage scaled microprocessor system. In Proceedings of the IEEE International Solid-State Circuits Conference. 294--295.\n", "T. Gabara and W. Fischer. 1995. An integrated system consisting of an 8\u00d7 8 adiabatic-PPS multiplier powered by a tank circuit. In Proceedings of the IEEE International Solid-State Circuits Conference. 19.3.\n", "Suhwan Kim , Conrad H. Ziesler , Marios C. Papaefthymiou, A true single-phase 8-bit adiabatic multiplier, Proceedings of the 38th annual Design Automation Conference, p.758-763, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379061]\n", "H. Mahmoodi-Meimand, A. Afzali-Kusha, and M. Nourani. 2000. Efficiency of adiabatic logic for low-power, low-noise VLSI circuits and systems. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems. 324--327.\n", "Dragan Maksimovi\u0107 , Vojin G. Oklobd\u017eija , Borivoje Nikoli\u0107 , K. Wayne Current, Clocked CMOS adiabatic logic with integrated single-phase power-clock supply, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.4, p.460-463, Aug. 2000[doi>10.1109/92.863629]\n", "J. Stallman and E. Habekotte. 1984. Several driving configurations with low-voltage input control for a planar power switch. IEEE J. Solid-State Circuits 19, 147--154.\n"], "doi": "doi>10.1145/2790754", "ref_links": {}, "abstract": "It has been proposed that small amounts of energy dissipate when transfer through a rising Vdd. In typical power gate circuits, the PMOS transistors (PSW) reduce the leakage of power by shutting off outer Vdd to the idle blocks. We expand this technique by utilizing active PSW, which are turned on and off by a clock signal. The proposed SCKVdd technique combines the power source gated mechanism and clock signal to generate stable progressive rising voltage to suppress peak and average currents effectively. The SCKVdd technique is a scalable, clock-controlled, self-stabilized voltage technique. This technique is easily implemented in generic digital circuits to reduce power dissipation. A normal CMOS circuit shows a dynamic power consumption increase proportional to the clock frequency. SCKVdd results in a lower-than-usual frequency dependency, and is suitable for high speed clock circuits. SCKVdd can be integrated with frequency, voltage scaling and an activated PSWnumber to implement an efficient power-performance trade-off mechanism. In experiments that investigated constant Vdd for MPEG VLD chips, power dissipation savings were in the range of 42&percnt; to 54&percnt; with only a small delay penalty.", "authors": [{"name": "ching-hwa cheng", "link": "http://dl.acm.org/author_page.cfm?id=81100099652"}], "title": "SCKVdd: A Scalable Clock-Controlled Self-Stabilized Voltage Technique for Low Power CMOS Digital Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "102\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "102\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "taiwan", "university": "feng chia university", "affiliation_string": "feng chia university taiwan", "city": "taizhong", "Name": "ching-hwa cheng"}]}, "Article No.: 7": {"references": ["S. Boisseau, P. Gasnier, M. Gallardo, and G. Despesse. 2013. Self-starting power management circuits for piezoelectric and electret-based electrostatic mechanical energy harvesters. J. Phys. Conf. Ser. 012080.\n", "A. Cadei, A. Dionisi, E. Sardini, and M. Serpelloni. 2014. Kinetic and thermal energy harvesters for implantable medical devices and biomedical autonomous sensors. Meas. Sci. Technol. 25, 1, 012003.\n", "A. Costanzo, A. Romani, D. Masotti, N. Arbizzani, and V. Rizzoli. 2012. RF/baseband co-design of switching receivers for multiband microwave energy harvesting. Sens. Actuators, A 179, 158--168.\n", "E. Dallago, D. Miatton, G. Venchi, V. Bottarel, G. Frattini, G. Ricotti, and M. Schipani. 2008. Electronic interface for piezoelectric energy scavenging system. In Proceedings of the 34th European Solid-State Circuits Conference. 402--405.\n", "J. Dicken, P. D. Mitcheson, A. Elliott, and E. M. Yeatman. 2011. Single-supply pre-biasing circuit for low-amplitude energy harvesting applications. In Proceedings of the 15th International Conference on Micro and Nanotechnology for Power Generation and Energy Conversion Applications. 46--49.\n", "J. Dicken, P. D. Mitcheson, I. Stoianov, and E. M. Yeatman. 2012. Power-extraction circuits for piezoelectric energy harvesters in miniature and low-power applications. IEEE Trans. Power Electron. 27, 11. 4514--4529.\n", "M. Dini, M. Filippi, A. Costanzo, A. Romani, M. Tartagni, M. Del Prete, and D. Masotti. 2013a. A fully-autonomous integrated RF energy harvesting system for wearable applications. In Proceedings of the 43rd European Microwave Conference. 987--990.\n", "M. Dini, M. Filippi, A. Romani, V. Bottarel, G. Ricotti, and M. Tartagni. 2013b. A nano-power energy harvesting IC for arrays of piezoelectric transducers. Proc. SPIE, 87631O--87631O--8.\n", "M. Dini, M. Filippi, M. Tartagni, and A. Romani. 2013c. A nano-power power management IC for piezoelectric energy harvesting applications. In Proceedings of the 9th Conference on Ph.D. Research in Microelectronics and Electronics. 269--272.\n", "Arseny Dolgov , Regan Zane , Zoya Popovic, Power management system for online low power RF energy harvesting optimization, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.7, p.1802-1811, July 2010[doi>10.1109/TCSI.2009.2034891]\n", "Gene Frantz, Digital Signal Processor Trends, IEEE Micro, v.20 n.6, p.52-59, November 2000[doi>10.1109/40.888703]\n", "L. Garbuio, M. Lallart, D. Guyomar, C. Richard, and D. Audigier. 2009. Mechanical energy harvester with ultralow threshold rectification based on SSHI nonlinear technique. IEEE Trans. Ind. Electron. 56, 4, 1048--1056.\n", "T. Hehn, F. Hagedorn, D. Maurath, D. Marinkovic, I. Kuehne, A. Frey, and Y. Manoli. 2012. A fully autonomous integrated interface circuit for piezoelectric harvesters. IEEE J. Solid-State Circuits 47, 9, 2185--2198.\n", "K. Kadirvel, Y. Ramadass, U. Lyles, J. Carpenter, V. Ivanov, V. Mcneil, and A. Chandrakasan. 2012. A 330nA energy-harvesting charger with battery management for solar and thermoelectric energy harvesting. In Proceedings of the IEEE International Conference on Solid-State Circuits. 106--108.\n", "M. Lallart, D. Guyomar, C. Richard, and L. Petit. 2010. Nonlinear optimization of acoustic energy harvesting using piezoelectric devices. J. Acoustical Soc. Amer. 128, 5, 2739--48.\n", "E. Lefeuvre, A. Badel, C. Richard, L. Petit, and D. Guyomar. 2006. A comparison between several vibration-powered piezoelectric generators for standalone systems. Sens. Actuators, A 126, 2, 405--416.\n", "J. Liang and W.-H. Liao. 2012. Improved design and analysis of self-powered synchronized switch interface circuit for piezoelectric energy harvesting systems. IEEE Trans. Ind. Electron. 59, 4, 1950--1960.\n", "W. Liu, A. Badel, F. Formosa, Y. Wu, and A. Agbossou. 2013. Wideband energy harvesting using a combination of an optimized synchronous electric charge extraction circuit and a bistable harvester. Smart Mater. Struct. 22, 12, 125038.\n", "D. Masotti, A. Costanzo, P. Francia, M. Filippi, and A. Romani. 2014. A load-modulated rectifier for RF micropower harvesting with start-up strategies. IEEE Trans. Microwave Theory Tech. 64, 2, 994--1004\n", "J. W. Matiko, N. J. Grabham, S. P. Beeby, and M. J. Tudor. 2014. Review of the application of energy harvesting in buildings. Meas. Sci. Technol. 25, 1, 012002.\n", "G. K. Ottman, H. F. Hofmann, and G. A. Lesieutre. 2003. Optimized piezoelectric energy harvesting circuit using step-down converter in discontinuous conduction mode. IEEE Trans. Power Electron. 18, 2, 696--703.\n", "T. Paing, and R. Zane. 2011. Design and optimization of an adaptive non-linear piezoelectric energy harvester. In Proceedings of the 26th Annual IEEE Applied Power Electronics Conference and Exposition. 412--418.\n", "Joseph A. Paradiso , Thad Starner, Energy Scavenging for Mobile and Wireless Electronics, IEEE Pervasive Computing, v.4 n.1, p.18-27, January 2005[doi>10.1109/MPRV.2005.9]\n", "V. Pop, H. J. Bergveld, P. Regtien, J. H. G. Op het Veld, D. Danilov, and P. H. L. Notten. 2007. Battery aging and its influence on the electromotive force. J. Electrochem. Soc. 154, 8, A744--A750.\n", "A. Romani, M. Filippi, and M. Tartagni. 2014. Micropower design of a fully autonomous energy harvesting circuit for arrays of piezoelectric transducers. IEEE Trans. Power Electron. 29, 2, 729--739.\n", "A. Romani, R. P. Paganelli, E. Sangiorgi, and M. Tartagni. 2013. Joint modeling of piezoelectric transducers and power conversion circuits for energy harvesting applications. IEEE Sensors J. 13, 3, 916--925.\n", "A. Romani, R. P. Paganelli, and M. Tartagni. 2010. A scalable micro-power converter for multi-source piezoelectric energy harvesting applications. Procedia Engineering 5, 782--785.\n", "A. Romani, C. Tamburini, R. P. Paganelli, A. Golfarelli, R. Codeluppi, E. Sangiorgi, and M. Tartagni. 2008. Dynamic switching conversion for piezoelectric energy harvesting systems. In Proceedings of IEEE Sensors. 689--692.\n", "S. Roundy and P. K. Wright. 2004. A piezoelectric vibration based generator for wireless electronics. Smart Materials and Structures, 13(5), pp.1131--1142.\n", "H. Shen, J. Qiu, H. Ji, K. Zhu, and M. Balsi. 2010. Enhanced synchronized switch harvesting: A new energy harvesting scheme for efficient energy extraction. Smart Mater. Struct. 19, 11, 115017.\n", "Y. Shu, I. C. Lien, and W.-J. Wu. 2007. An improved analysis of the SSHI interface in piezoelectric energy harvesting. Smart Mater. Struct. 16, 6, 2253--2264.\n", "R. J. M. Vullers, R. Van Schaijk, I. Doms, C. Van Hoof, and R. Mertens. 2009. Micropower energy harvesting. Solid-State Electron. 53, 7, 684--693.\n"], "doi": "doi>10.1145/2700244", "ref_links": {}, "abstract": "In the field of energy harvesting there is a growing interest in power management circuits with intrinsic sub-\u03bc A current consumptions, in order to operate efficiently with very low levels of available power. In this context, integrated circuits proved to be a viable solution with high associated nonrecurring costs and design risks. As an alternative, this article presents a fully autonomous and battery-less circuit solution for piezoelectric energy harvesting based on discrete components in a low-cost PCB technology, which achieves a comparable performance in a 32 \u00d7 43 mm2footprint. The power management circuit implements synchronous electric charge extraction (SECE) with a passive bootstrap circuit from fully discharged states. Circuit characterization showed that the circuit consumes less than 1\u03bc A with a 3V output and may achieve energy conversion efficiencies of up to 85&percent;. In addition, the circuit is specifically designed for operating with input and output voltages up to 20V, which grants a significant flexibility in the choice of transducers and energy storage capacitors.", "authors": [{"name": "aldo romani", "link": "http://dl.acm.org/author_page.cfm?id=81100043175"}, {"name": "matteo filippi", "link": "http://dl.acm.org/author_page.cfm?id=99658733752"}, {"name": "michele dini", "link": "http://dl.acm.org/author_page.cfm?id=99658733810"}, {"name": "marco tartagni", "link": "http://dl.acm.org/author_page.cfm?id=81100184510"}], "title": "A Sub-\u03bc A Stand-By Current Synchronous Electric Charge Extractor for Piezoelectric Energy Harvesting", "citations": [], "Metrics": {"Downloads (12 months)": "174\n", "Downloads (6 weeks) ": "16\n", "Downloads (cumulative)": "174\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "aldo romani"}, {"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "matteo filippi"}, {"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "michele dini"}, {"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "marco tartagni"}]}, "Article No.: 2": {"references": ["Phaedon Avouris, Joerg Appenzeller, Richard Martel, and Shalom J. Wind. 2003. Carbon nanotube electronics. Proc. IEEE 91, 11, 1772--1784.\n", "Sukang Bae, Hyeongkeun Kim, Youngbin Lee, et al. 2010. Roll-to-roll production of 30-inch graphene films for transparent electrodes. Nanotechnology 5, 574--578. DOI:10.1038/nnano.2010.132\n", "J. Bai and Y. Huang. 2010. Fabrication and electrical properties of graphene nanoribbons. Mat. Sci. Eng. 70, 3--6, 341--353.\n", "Simone Bertolazzi, DariaKrasnozhon, and AndrasKis. 2013. Nonvolatile memory cells based on MoS<sub>2</sub>/graphene heterostructures. ACS Nano. 7, 4, 3246--3252.\n", "Joe E. Brewer and Manzur Gill. 2008. Nonvolatile Memory Technologies with Emphasis on Flash: A Comprehensive Guide to Understanding and Using NVM Devices. Wiley.\n", "Jian-Hao Chen, Chaun Jang, Shudong Xiao, Masa Ishigami, and Michael S. Fuhrer. 2008. Intrinsic and Extrinsic performance limits of graphene devices on SiO<sub>2</sub>. Nanotechnology 3, 206--209.\n", "Xiangyu Chen, Kyeong-Jae Lee, D. Akinwande, G. F. Close, S. Yasuda, B. Paul, Shinobu Fujita, Jing Kong, and H.-S.P. Wong. 2009. High-speed graphene interconnects monolithically integrated with CMOS ring oscillators operating at 1.3GHz. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'09). 1--4.\n", "Min Sup Choi, Gwan-Hyoung Lee, Young-Jun Yu, Dae-Yeong Lee, Seung Hwan Lee, Philip Kim, James Hone, and Won Jong Yoo. 2013. Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices. Nature Commun. 4, 1624. DOI:10.1038/ncomms2652\n", "Peng Cui, Sohyeon Seo, Junghyun Lee, Luyang Wang, Eunkyo Lee, Misook Min, and Hyoyoung Lee. 2011. Nonvolatile memory device using gold nanoparticles covalently bound to reduced graphene oxide. ACS Nano. 5, 9, 6826--6833.\n", "Yong-Joo Doh and Gyu-Chul Yi. 2010. Nonvolatile memory devices based on few-layer graphene Films. Nanotechnology 21, 10, 105204.\n", "Damon B. Farmer, Hsin-Ying Chiu, Yu-Ming Lin, Keith A. Jenkins, Fengnian Xia, and Phaedon Avouris. 2009. Utilization of a buffered dielectric to achieve high field-effect carrier mobility in graphene transistors. Nano Lett. 9, 12, 4474--4478.\n", "Kouji Fujimaru, Ryouta Sasajima and Hideki Matsumura. 1999. Nanoscale metal transistor control of Fowler--Nordheim tunneling currents through 16nm insulating channel. J. Appl. Phys. 85, 9, 6813--6916.\n", "Lewis Gomez De Arco, Yi Zhang, and Chongwu Zhou. Large scale graphene by chemical vapor deposition: synthesis, characterization and applications. Tech. Rep., University of Southern California.\n", "Melinda Y. Han, Barbaros O&zuml;yilmaz, Yuanbo Zhang, and Philip Kim. 2007. Energy band-gap engineering of graphene nanoribbons. Phys. Rev. Lett. 98, 206805.\n", "Paul Hasler, Floating-Gate Devices, Circuits, and Systems, invited, Proceedings of the Fifth International Workshop on System-on-Chip for Real-Time Applications, p.482-487, July 20-24, 2005[doi>10.1109/IWSOC.2005.65]\n", "Augustin J. Hong, Emil B. Song, Hyung Suk Yu, et al. 2011. Graphene flash memory. ACS Nano 5, 10, 7812--7817.\n", "Seul Ki Hong, Ji Eun Kim, Sang Ouk Kim, Sung-Yool Choi, and Jin Cho Byung. 2010. Flexible resistive switching memory device based on graphene oxide. IEEE Electron Device Lett. 32, 10, 1005--1007. DOI: 10.1109/LED.2010.2053695\n", "Taisuke Ohta, Aaron Bostwick, J. L. McChesney, Thomas Seyller, Karsten Horn, and Eli Rotenberg. 2007. Interlayer interaction and electronic screening in multilayer graphene investigated with angle-resolved photoemission spectroscopy. Phys. Rev. Lett. 98, 206802.\n", "Nahid M. Hossain, Masud H. Chowdhury, Md. Jahidul Islam, and Tajmeri Selina Akhter. 2013. analysis of the properties of ZnO nanoparticle for emerging applications in nanoscale domains. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems (MWCAS'13). 928--931. DOI:10.1109/MWSCAS.2013.6674802\n", "Nahid M. Hossain and Masud H. Chowdhury. 2014. Multilayer graphene nanoribbon floating gate transistor for flash memory. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'14). 806--809. DOI:10.1109/ISCAS.2014.6865258\n", "Nahid M. Hossain and Masud H. Chowdhury. 2014. Graphene and CNT based flash memory: impacts of scaling control and tunnel oxide thickness. In Proceedings of the IEEE International Midwest Symposium on Circuits and Systems. 985--988.\n", "Nahid M. Hossain, Md Belayat Hossain, and Masud H. Chowdhury, 2014. Multilayer layer graphene nanoribbon flash memory: analysis of programming and erasing operation. In Proceedings of the IEEE International System-on-Chip Conference.\n", "Nahid M. Hossain, Jitendra Koppu, and Masud H. Chowdhury, 2015. Radiation hardness test of flash memory by threshold voltage analysis. In Proceedings of the International Symposium on Circuits and Systems.\n", "Hu Young Jeong, Jong Yun Kim, Jeong Won Kim, et al. 2010. Graphene oxide thin films for flexible nonvolatile memory applications. Nano Lett. 10, 11, 4381--4386. DOI:10.1021/nl101902k\n", "Seyoung Kim, Junghyo Nah, Insun Jo, Davood Shahrjerdi, Luigi Colombo, Zhen Yao, Emanuel Tutuc, and Sanjay K. Banerjee. 2009. Realization of a high mobility dual gated graphene field-effect transistor with Al<sub>2</sub>O<sub>3</sub> dielectric. Appl. Phys. Lett. 94, 6, 062107.\n", "Avinoam Kolodny, Sidney T. K. Nieh, Boaz Eitan, and Joseph Shappir. 1986. Analysis and modeling of floating-gate EEPROM cells. IEEE Trans. Electron Devices 33, 6, 835--844. DOI:10.1109/T-ED.1986.22576\n", "Vachan Kumar, Shaloo Rakheja, and Azad Naeemi. 2011. Modeling and optimization for multi-layer graphene nanoribbon conductors. In Proceedings of the IEEE International Interconnect Technology Conference and Materials for Advanced Metallization (IITC/MAM'11). 1--3.\n", "Sejoon Lee, Emil B. Song, Sungmin Kim, David H. Seo, Sunae Seo, Tae Won Kang, and Kang L. Wang. 2012. Impact of gate work-function on memory characteristics in Al<sub>2</sub>O<sub>3</sub>/HfOx/Al<sub>2</sub>O<sub>3</sub>/graphene charge-trap memory devices. Appl. Phys. Lett. 100, 2, 023109. DOI:10.1063/1.3675633\n", "Young Gon Lee, Chang Goo Kang, Uk Jin Jung, Jin Ju Kim, Hyeon Jun Hwang, Hyun-Jong Chung, Sunae Seo, Rino Choi, and Byoung Hun Lee. 2011. Fast transient charging at the graphene/SiO2 interface causing hysteretic device characteristics. Appl. Phys. Lett. 98, 18, 183508.\n", "Max Christian Lemme, Mario Hofmann, and Jing Kong. 2012. Carbon Nanotubes and Graphene for Data Processing. 3rd edition, Wiley.\n", "M. Lenzlinger and E. H. Snow. 1969. Fowler-Nordheim tunneling into thermally grown SiO<sub>2</sub>. J. Appl. Phys. 40, 1, 278--283.\n", "Guanxiong Liu and Alexander A. Balandin. Direct probing of 1/f noise origin with graphene multilayers: surface vs. volume. Tech. Rep., University of California, Riverside, CA.\n", "X. B. Lu and J. Y. Dai. 2006. Memory effects of carbon nanotubes as charge storage nodes for floating gate memory applications. Appl. Phys. Lett. 88, 11, 113104.\n", "J. Maserjian. 1974. Tunneling in thin MOS structures. J. Vac. Sci. Technol. 11, 6, 996--1003.\n", "J. Maserjian and N. Zamani. 1982. Behavior of the Si/SiO<sub>2</sub> interface observed by Fowler-Nordheim tunneling. J. Appl. Phys. 53, 1, 559--567.\n", "P. L. McEuen , M. S. Fuhrer , Hongkun Park, Single-walled carbon nanotube electronics, IEEE Transactions on Nanotechnology, v.1 n.1, p.78-85, March 2002[doi>10.1109/TNANO.2002.1005429]\n", "Inanc Meric, Melinda Y. Han, Andrea F. Young, Barbaros Ozyilmaz, Philip Kim, and Kenneth L. Shepard. 2008. Current saturation in zero-bandgap, top-gated graphene field-effect transistors. Nanotechnology 3, 654--659.\n", "Pier Olivo, Thao N. Nguyen, and Bruno Ricco. 1988. High field induced degradation in ultra thin SiO<sub>2</sub> films. IEEE Trans. Electron Devices 35, 12, 2259--2267.\n", "Byoungjun Park, Kyoungah Cho, Sungsu Kim, and Sangsig Kim. 2010. Transparent nano-floating gate memory on glass. Nanotechnology 21, 33, 335201. DOI:10.1088/0957-4484/21/33/335201\n", "Byoungjun Park, Kyoungah Cho, Sungsu Kim, and Sangsig Kim. 2010. Nano-floating gate memory devices composed of ZnO thin-film transistors on flexible plastics. Nanoscale Res. Lett. 6, 1, 1--4. DOI:10.1007/s11671-010-9789-5\n", "Jong Kyung Park, Seung Min Song, Jeong Hun Mun, and Byung Jin Cho. 2011. Graphene gate electrode for MOS structure-based electronic devices. Nano Lett. 11, 12, 5383--5386.\n", "Nae-Man Park, Suk-Ho Choi, and Seong-Ju. Park. 2002. Electron charging and discharging in amorphous silicon quantum dots embedded in silicon nitride. Appl. Phys. Lett. 81, 6, 1092--1094.\n", "Hugo E. Romero, Ning Shen, Prasoon Joshi, Humberto R. Gutierrez, Srinivas A. Tadigadapa, Jorge O. Sofo, and Peter C. Eklund. 2008. n-Type behavior of graphene supported on Si/SiO<sub>2</sub> substrates. ACS Nano 2, 10, 2037--2044.\n", "V. K. Sangwan, V. W. Ballarotto, D. R. Hines, M. S. Fuhrer, and E. D. Williams. 2010. Controlled growth, patterning and placement of carbon nanotube thin films. Solid-State Electron. 54, 10, 1204--1210.\n", "K. Saraswat. Thin dielectrics for MOS gate. Class lecture of Stanford University.\n", "Frank Schwierz. 2010. Graphene transistors. Nanotechnology 5, 487--496. DOI:10.1038/nnano.2010.89\n", "Eberhard Ulrich St\u00fctzel, Marko Burghard, Klaus Kern, Floriano Traversi, Fabrizio Nichele, and Roman Sordan. 2010. A Graphene nanoribbon memory cell. Small 6, 24, 2822--2825.\n", "Yang Sui and Joerg Appenzeller. 2009. Multi-layer graphene field-effect transistors for improved device performance. In Proceedings of the Device Research Conference (DRC'09). 199--200.\n", "Dragica Vasileska and Gerhard Klim, Tunneling. Tech. Rep., NANOHUB.\n", "P. R. Wallace. 1947. The band theory of graphite. Phys. Rev. 71, 22--634.\n", "Haomin Wang, Yihong Wu, Chunxiao Cong, Jingzhi Shang, and Ting Yu. 2010a. Hysteresis of electronic transport in graphene transistors. ACS Nano 4, 12, 7221--7228.\n", "Shuai Wang, Jing Pu, Daniel S. H. Chan, Byung Jin Cho, and Kian Ping Loh. 2010b. Wide memory window in graphene oxide charge storage nodes. Appl. Phys. Lett. 96, 14, 143109. DOI:10.1063/1.3383234\n", "N. Yoneya, K. Tsukagoshi and Y. Aoyagi. 2002. Charge transfer control by gate voltage in crossed nanotube junction. Appl. Phys. Lett. 81, 12, 2250.\n", "Ning Zhan, Mario Olmedo, Guoping Wang, and Jianlin Liu. 2011. Graphene based nickel nanocrystal flash memory. Appl. Phys. Lett. 99, 11, 113112.\n", "Guangyu Zhang, Xinran Wang, Xiaolin Li, Yuerui Lu, Ali Javey, and Dai Hongjie. 2006. Carbon nanotubes: from growth, placement and assembly control to 60mV/decade and sub-60 mV/decade tunnel transistors, In Proceedings of the Electron Devices Meeting.1--4.\n", "Ye Zhou, Su-Ting Han, Prashant Sonar, and V. A. L. Roy. 2013. Nonvolatile multilevel data storage memory device from controlled ambipolar charge trapping mechanism. Scientific Reports 3, 2319, 1--7. DOI:10.1038/srep02319\n"], "doi": "doi>10.1145/2701428", "ref_links": {}, "abstract": "Floating gate transistor is the fundamental building block of nonvolatile flash memory, which is one of the most widely used memory gadgets in modern micro and nano electronic applications. Recently there has been a surge of interest to introduce a new generation of memory devices using graphene nanotechnology. In this article, we present a new floating gate transistor (FGT) design based on multilayer graphene nanoribbon (MLGNR) and carbon nanotube (CNT). In the proposed FGT, a MLGNR structure would be used as the channel of the field effect transistor (FET) and a layer of CNTs would be used as the floating gate. We have performed an analysis of the programming and erasing mechanism in the floating gate and its dependence on the applied control gate voltages. Based on our analysis we have observed that proposed graphene based floating gate transistor could be operated at a low voltage compared to conventional silicon based floating gate devices. We have presented detail analysis of the operation and the programming and erasing processes of the proposed FGT; the dependency of the programming and erasing current density on different parameters; and the impact of scaling the thicknesses of the control and tunneling oxides. To perform these analyses we have developed equivalent models for device capacitances.", "authors": [{"name": "nahid m hossain", "link": "http://dl.acm.org/author_page.cfm?id=99658735192"}, {"name": "masud h chowdhury", "link": "http://dl.acm.org/author_page.cfm?id=99658734852"}], "title": "Multilayer Graphene Nanoribbon and Carbon Nanotube Based Floating Gate Transistor for Nonvolatile Flash Memory", "citations": [], "Metrics": {"Downloads (12 months)": "283\n", "Downloads (6 weeks) ": "13\n", "Downloads (cumulative)": "283\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of missouri -- kansas city", "city": null, "Name": "nahid m hossain"}, {"country": null, "university": null, "affiliation_string": "university of missouri -- kansas city", "city": null, "Name": "masud h chowdhury"}]}, "Article No.: 1": {"references": ["P. O. Anikeeva, C. F. Madigan, J. E. Halpert, M. G. Bawendi, and V. Bulovi\u0107. 2008. Electronic and excitonic processes in light-emitting devices based on organic materials and colloidal quantum dots. Phys. Rev. B 78, 8, 085434.\n", "R. Arians, A. Gust, T. Kummell, C. Kruse, S. Zaitsev, G. Bacher, and D. Hommel. 2008. Electrically driven single quantum dot emitter operating at room temperature. Appl. Phys. Lett. 93, 17, 173506--173506.\n", "Nick Barrow-Williams , Christian Fensch , Simon Moore, A communication characterisation of Splash-2 and Parsec, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.86-97, October 04-06, 2009[doi>10.1109/IISWC.2009.5306792]\n", "Aleksandr Biberman , Kyle Preston , Gilbert Hendry , Nicol\u00e1s Sherwood-Droz , Johnnie Chan , Jacob S. Levy , Michal Lipson , Keren Bergman, Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.2, p.1-25, June 2011[doi>10.1145/1970406.1970409]\n", "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]\n", "Nathan Binkert , Al Davis , Norman P. Jouppi , Moray McLaren , Naveen Muralimanohar , Robert Schreiber , Jung Ho Ahn, The role of optics in future high radix switch design, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000116]\n", "G. Canton, R. Ricco, F. Marinello, S. Carmignato, and F. Enrichi. 2011. Modified St\u00f6ber synthesis of highly luminescent dye-doped silica nanoparticles. J. Nanopart. Res. 13, 9, 4349--4356.\n", "Johnnie Chan , Gilbert Hendry , Keren Bergman , Luca P. Carloni, Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.10, p.1507-1520, October 2011[doi>10.1109/TCAD.2011.2157157]\n", "Guoqing Chen , Hui Chen , Mikhail Haurylau , Nicholas A. Nelson , David H. Albonesi , Philippe M. Fauchet , Eby G. Friedman, Predictions of CMOS compatible on-chip optical interconnect, Integration, the VLSI Journal, v.40 n.4, p.434-446, July, 2007[doi>10.1016/j.vlsi.2006.10.001]\n", "S. Chen, L. Zhang, Y. Fei, and T. Cao. 2012. Bistability and self-pulsation phenomena in silicon microring resonators based on nonlinear optical effects. Opt. Express 20, 7, 7454--7468.\n", "Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555809]\n", "Christopher Dwyer , Alvin Lebeck, Introduction to DNA Self-Assembled Computer Design, Artech House, Inc., Norwood, MA, 2007\n", "D. Feng, S. Liao, P. Dong, et al. 2009. High-speed Ge photodetector monolithically integrated with large cross-section silicon-on-insulator waveguide. Appl. Phys. Lett. 95, 261105.\n", "A. Gopal, K. Hoshino, S. Kim, and X. Zhang. 2009. Multi-color colloidal quantum dot based light emitting diodes micropatterned on silicon hole transporting layers. Nanotechnology 20, 23, 235201.\n", "F. Hargart, C. A. Kessler, T. Schwarzback, E. Koroknay, S. Weidenfeld, M. Jetter, and P. Michler. 2013. Electrically driven quantum dot single-photon source at 2 GHz excitation repetition rate with ultra-low emission time jitter. Appl. Phys. Lett. 102, 1, 011126--011126.\n", "Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]\n", "John Kim , William J. Dally , Brian Towles , Amit K. Gupta, Microarchitecture of a High-Radix Router, ACM SIGARCH Computer Architecture News, v.33 n.2, p.420-431, May 2005[doi>10.1145/1080695.1070005]\n", "K. H. Kim, D. L. Nguyen, H. Lim, P. T. Nga, Y. H. Cho, and others. 2011. Shell layer dependence of photoblinking in CdSe/ZnSe/ZnS quantum dots. Appl. Phys. Lett. 98, 012109.\n", "L. A. Kim, P. O. Anikeeva, S. A. Coe-Sullivan, J. S. Steckel, M. G. Bawendi, and V. Bulovic. 2008. Contact printing of quantum dot light-emitting devices. Nano Lett. 8, 12, 4513--4517.\n", "Nevin Kirman , Meyrem Kirman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, Leveraging Optical Technology in Future Bus-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.492-503, December 09-13, 2006[doi>10.1109/MICRO.2006.28]\n", "T. K\u00fcmmell, R. Arians, A. Gust, C. Kruse, S. Zaitsev, D. Hommel, and G. Bacher. 2009. Electrically driven room temperature operation of a single quantum dot emitter. Proc. SPIE, 7211, 72110G.\n", "J. R. Lakowicz. 2006. Principles of Fluorescence Spectroscopy. Vol. 1. Springer.\n", "H. Langhais. 1995. Cyclic carboxylic imide structures as structure elements of high stability novel developments in perylene dye chemistry. Heterocycles-Sendai Institute of Heterocyclic Chemistry 40, 1, 477.\n", "H. Langhals. 2005. Control of the interactions in multichromophores: Novel concepts. Perylene bis-imides as components for larger functional units. Helv. Chim. Acta 88, 6, 1309--1343.\n", "H. Langhals, J. Karolin, and L. B. A. Johansson. 1998. Spectroscopic properties of new and convenient standards for measuring fluorescence quantum yields. J. Chem. Soc., Faraday Transactions 94, 19, 2919--2922.\n", "S\u00e9Bastien Le Beux , Ian O'Connor , Gabriela Nicolescu , Guy Bois , Pierre Paulin, Reduction methods for adapting optical network on chip topologies to 3D architectures, Microprocessors & Microsystems, v.37 n.1, p.87-98, February, 2013[doi>10.1016/j.micpro.2012.11.001]\n", "S. Le Beux , J. Trajkovic , I. O'Connor , G. Nicolescu , G. Bois , P. Paulin, Multi-Optical Network-on-Chip for Large Scale MPSoC, IEEE Embedded Systems Letters, v.2 n.3, p.77-80, September 2010[doi>10.1109/LES.2010.2057407]\n", "Zheng Li , Dan Fay , Alan Mickelson , Li Shang , Manish Vachharajani , Dejan Filipovic , Wounjhang Park , Yihe Sun, Spectrum: a hybrid nanophotonic-electric on-chip network, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630060]\n", "Zheng Li , Moustafa Mohamed , Xi Chen , Hongyu Zhou , Alan Mickelson , Li Shang , Manish Vachharajani, Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.2, p.1-22, June 2011[doi>10.1145/1970406.1970410]\n", "S. Liao, N. N. Feng, D. Feng, et al. 2011. 36 GHz submicron silicon waveguide germanium photodetector. Opt. Express 19, 11, 10967--10972.\n", "O. Liboiron-Ladouceur, I. Cerutti, P. G. Raponi, N. Andriolli, and P. Castoldi. 2011. Energy-efficient design of a scalable optical multiplane interconnection architecture. IEEE J. Sel. Top. Quantum Electron. 17, 2, 377--383.\n", "O. Liboiron-Ladouceur, A. Shacham, B. A. Small, B. G. Lee, H. Wang, C. P. Lai, A. Biberman, and K. Bergman. 2008. The data vortex optical packet switched interconnection network. J. Lightwave Technol. 26, 13, 1777--1789.\n", "B. S. Mashford, M. Stevenson, Z. Popovic, et al. 2013. High-efficiency quantum-dot light-emitting devices with enhanced charge injection. Nature Photonics.\n", "J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. 2010. Graphite: A distributed parallel simulator for multicores. In Proceedings of the IEEE 16th International Symposium onHigh Performance Computer Architecture. IEEE, 1--12.\n", "Christopher Nitta , Matthew Farrens , Venkatesh Akella, Addressing system-level trimming issues in on-chip nanophotonic networks, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.122-131, February 12-16, 2011\n", "H. Ow, D. R. Larson, M. Srivastava, B. A. Baird, W. W. Webb, and U. Wiesner. 2005. Bright and stable core-shell fluorescent silica nanoparticles. Nano Lett. 5, 1, 113--117.\n", "Y. Pan, J. Kim, and G. Memik. 2010. Flexishare: Channel sharing for an energy-efficient nanophotonic crossbar. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture. IEEE, 1--12.\n", "Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555808]\n", "Jun Pang , Christopher Dwyer , Alvin R. Lebeck, Exploiting emerging technologies for nanoscale photonic networks-on-chip, Proceedings of the Sixth International Workshop on Network on Chip Architectures, December 08-08, 2013, Davis, California, USA[doi>10.1145/2536522.2536525]\n", "H. Park, Y. Kuo, A. W. Fang, R. Jones, O. Cohen, M. J. Paniccia, and J. E. Bowers. 2007a. A hybrid AlGaInAssilicon evanescent preamplifier and photodetector. Opt. Express 15, 21, 230--232.\n", "I. K. Park, M. K. Kwon, J. O. Kim, S. B. Seo, J. Y. Kim, J. H. Lim, S. J. Park, and Y. S. Kim. 2007b. Green light-emitting diodes with self-assembled In-rich InGaN quantum dots. Appl. Phys. Lett. 91, 133105.\n", "G. Priem, P. Dumon, W. Bogaerts, D. Van Thourhout, G. Morthier, and R. Baets. 2006. Nonlinear effects in ultrasmall silicon-on-insulator ring resonators. Proc. SPIE 6183.\n", "Luca Ramini , Paolo Grani , Herv\u00e9 Tatenguem Fankem , Alberto Ghiribaldi , Sandro Bartolini , Davide Bertozzi, Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany\n", "K. Rurack and M. Spieles. 2011. Fluorescence Quantum Yields of a Series of Red and Near-Infrared Dyes Emitting at 600--1000nm. Anal. Chem. 83, 4, 1232--1242.\n", "S. Sahni, X. Luo, J. Liu, Y. Xie, and E. Yablonovitch. 2008. Junction field-effect-transistor-based germanium photodetector on silicon-on-insulator. Opt. Lett. 33, 1138--1140.\n", "S. Sahni, E. Yablonovitch, J. Liu, and Y. Xie. 2007. Germanium-on-SOI photo-detector based on an FET structure. In Proceedings of the Conference on Lasers and Electro-Optics. Optical Society of America.\n", "L. Tong, R. R. Gattass, J. B. Ashcom, S. He, J. Lou, M. Shen, I. Maxwell, and E. Mazur. 2003. Subwavelength-diameter silica wires for low-loss optical wave guiding. Nature 426, 6968, 816--819.\n", "B. Valeur. 2001. Molecular Fluorescence: Principles and Applications. Wiley.\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]\n", "J. Wang, W. Y. Loh, K. T. Chua, H. Zang, Y. Z. Xiong, T. H. Loh, M. B. Yu, S. J. Lee, G. Q. Lo, and D. L. Kwong. 2008. Evanescent-coupled Ge pin photodetectors on Si-waveguide with SEG-Ge and comparative study of lateral and vertical pin configurations. IEEE Electron Device Lett. 29, 5, 445--448.\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]\n", "V. Wood and V. Bulovi\u0107. 2010. Colloidal quantum dot light-emitting devices. Nano Rev. 1.\n", "Yi Xu , Jun Yang , Rami Melhem, Tolerating process variations in nanophotonic on-chip networks, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon\n", "Yaoyao Ye , Jiang Xu , Xiaowen Wu , Wei Zhang , Weichen Liu , Mahdi Nikdast, A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.1, p.1-26, February 2012[doi>10.1145/2093145.2093150]\n", "P. P. Yupapin, C. Teeka, and P. Chitsakul. 2006. Mathematical simulation of nonlinear effects in micro ring resonator. In Proceedings of the IEEE Conference on Emerging Technologies-Nanoelectronics. IEEE, 316--321.\n"], "doi": "doi>10.1145/2700241", "ref_links": {}, "abstract": "Moore's law and the continuity of device scaling have led to an increasing number of cores&sol;nodes on a chip, creating a need for new mechanisms to achieve high-performance and power-efficient Network-on-Chip (NoC). Nanophotonics based NoCs provide for higher bandwidth and more power efficient designs than electronic networks. Present approaches often use an external laser source, ring resonators, and waveguides. However, they still suffer from important limitations: large static power consumption, and limited network scalability.In this article, we explore the use of emerging molecular scale devices to construct nanophotonic networks: Molecular-scale Network-on-Chip (mNoC). We leverage on-chip emitters such as quantum dot LEDs, which provide electrical to optical signal modulation, and chromophores, which provide optical signal filtering for receivers. These devices replace the ring resonators and the external laser source used in contemporary nanophotonic NoCs. They reduce energy consumption or enable scaling to larger crossbars for a reduced energy budget. We present a Single Writer Multiple Reader (SWMR) bus based crossbar mNoC. Our evaluation shows that an mNoC can achieve more than 88&percnt; reduction in energy for a 64\u00d764 crossbar compared to similar ring resonator based designs. Additionally, an mNoC can scale to a 256\u00d7256 crossbar with an average 10&percnt; performance improvement and 54&percnt; energy reduction.", "authors": [{"name": "jun pang", "link": "http://dl.acm.org/author_page.cfm?id=84758704357"}, {"name": "christopher dwyer", "link": "http://dl.acm.org/author_page.cfm?id=81100013289"}, {"name": "alvin r lebeck", "link": "http://dl.acm.org/author_page.cfm?id=81100265767"}], "title": "mNoC: Large Nanophotonic Network-on-Chip Crossbars with Molecular Scale Devices", "citations": [], "Metrics": {"Downloads (12 months)": "207\n", "Downloads (6 weeks) ": "105\n", "Downloads (cumulative)": "207\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university", "city": null, "Name": "jun pang"}, {"country": null, "university": null, "affiliation_string": "duke university", "city": null, "Name": "christopher dwyer"}, {"country": null, "university": null, "affiliation_string": "duke university", "city": null, "Name": "alvin r lebeck"}]}, "Article No.: 5": {"references": ["AMD. 2013. BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h. Tech. Document.\n", "Sorav Bansal , Dharmendra S. Modha, CAR: Clock with Adaptive Replacement, Proceedings of the 3rd USENIX Conference on File and Storage Technologies, March 31-31, 2004, San Francisco, CA\n", "Sergey Blagodurov , Sergey Zhuravlev , Mohammad Dashti , Alexandra Fedorova, A case for NUMA-aware contention management on multicore systems, Proceedings of the 2011 USENIX conference on USENIX annual technical conference, p.1-1, June 15-17, 2011, Portland, OR\n", "Sergey Blagodurov , Sergey Zhuravlev , Alexandra Fedorova , Ali Kamali, A case for NUMA-aware contention management on multicore systems, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854350]\n", "Martin J. Bligh, Matt Dobson, Darren Hart, and Gerrit Huizenga. 2004. Linux on NUMA systems. In Proceedings of the Linux Symposium, Vol. 1. 89--102.\n", "Henricus Bouwmeester , Mathias Jacquelin , Julien Langou , Yves Robert, Tiled QR factorization algorithms, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063393]\n", "Alfredo Buttari , Julien Langou , Jakub Kurzak , Jack Dongarra, A class of parallel tiled linear algebra algorithms for multicore architectures, Parallel Computing, v.35 n.1, p.38-53, January, 2009[doi>10.1016/j.parco.2008.10.002]\n", "Richard W. Carr , John L. Hennessy, WSCLOCK\u2014a simple and effective algorithm for virtual memory management, Proceedings of the eighth ACM symposium on Operating systems principles, p.87-95, December 14-16, 1981, Pacific Grove, California, USA[doi>10.1145/800216.806596]\n", "F. J. Corbato and MIT Cambridge Project MAC. 1968. A Paging Experiment with the Multics System. Defense Technical Information Center.\n", "Asit Dan , Don Towsley, An approximate analysis of the LRU and FIFO buffer replacement schemes, Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.143-152, April 1990, Univ. of Colorado, Boulder, Colorado, USA[doi>10.1145/98457.98525]\n", "Xiangyu Dong , Yuan Xie , Naveen Muralimanohar , Norman P. Jouppi, Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-11, November 13-19, 2010[doi>10.1109/SC.2010.50]\n", "Kinshuk Govil , Dan Teodosiu , Yongqiang Huang , Mendel Rosenblum, Cellular Disco: resource management using virtual clusters on shared-memory multiprocessors, Proceedings of the seventeenth ACM symposium on Operating systems principles, p.154-169, December 12-15, 1999, Charleston, South Carolina, USA[doi>10.1145/319151.319162]\n", "R. Iyer, Performance implications of chipset caches in web servers, Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, p.176-185, March 06-08, 2003\n", "Song Jiang , Feng Chen , Xiaodong Zhang, CLOCK-Pro: an effective improvement of the CLOCK replacement, Proceedings of the annual conference on USENIX Annual Technical Conference, p.35-35, April 10-15, 2005, Anaheim, CA\n", "Song Jiang , Xiaodong Zhang, LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California[doi>10.1145/511334.511340]\n", "Xiaowei Jiang, N. Madan, Li Zhao, M. Upton, R. Iyer, S. Makineni, D. Newell, Y. Solihin, and R. Balasubramonian. 2010. CHOP: Adaptive filter-based DRAM caching for CMP server platforms. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture. 1--12. DOI:http://dx.doi.org/10.1109/HPCA.2010.5416642\n", "Theodore Johnson , Dennis Shasha, 2Q: A Low Overhead High Performance Buffer Management Replacement Algorithm, Proceedings of the 20th International Conference on Very Large Data Bases, p.439-450, September 12-15, 1994\n", "Taeho Kgil , Shaun D'Souza , Ali Saidi , Nathan Binkert , Ronald Dreslinski , Trevor Mudge , Steven Reinhardt , Krisztian Flautner, PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168873]\n", "Kangho Kim , Cheiyol Kim , Sung-In Jung , Hyun-Sup Shin , Jin-Soo Kim, Inter-domain socket communications supporting high performance and full binary compatibility on Xen, Proceedings of the fourth ACM SIGPLAN/SIGOPS international conference on Virtual execution environments, March 05-07, 2008, Seattle, WA, USA[doi>10.1145/1346256.1346259]\n", "Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]\n", "D. Lee , J. Choi , J. H. Kim , S. H. Noh , S. L. Min , Y. Cho , C. S. Kim, LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies, IEEE Transactions on Computers, v.50 n.12, p.1352-1361, December 2001[doi>10.1109/TC.2001.970573]\n", "Christianto C. Liu , Ilya Ganusov , Martin Burtscher , Sandip Tiwari, Bridging the Processor-Memory Performance Gapwith 3D IC Technology, IEEE Design & Test, v.22 n.6, p.556-564, November 2005[doi>10.1109/MDT.2005.134]\n", "Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]\n", "Pin Lu , Kai Shen, Virtual machine memory access tracing with hypervisor exclusive cache, 2007 USENIX Annual Technical Conference on Proceedings of the USENIX Annual Technical Conference, p.1-15, June 17-22, 2007, Santa Clara, CA\n", "Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]\n", "Dan Magenheimer. 2008. Memory Overcommit... without the Commitment. Xen Summit.\n", "Dan Magenheimer. 2009. Transcendent Memory on Xen. Xen Summit.\n", "Zoltan Majo , Thomas R. Gross, Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead, Proceedings of the international symposium on Memory management, June 04-05, 2011, San Jose, California, USA[doi>10.1145/1993478.1993481]\n", "Justin Meza , Jichuan Chang , HanBin Yoon , Onur Mutlu , Parthasarathy Ranganathan, Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management, IEEE Computer Architecture Letters, v.11 n.2, p.61-64, July 2012[doi>10.1109/L-CA.2012.2]\n", "G. Nimako , E. J. Otoo , D. Ohene-Kwofie, Fast parallel algorithms for blocked dense matrix multiplication on shared memory architectures, Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing, September 04-07, 2012, Fukuoka, Japan[doi>10.1007/978-3-642-33078-0_32]\n", "Elizabeth J. O'Neil , Patrick E. O'Neil , Gerhard Weikum, The LRU-K page replacement algorithm for database disk buffering, Proceedings of the 1993 ACM SIGMOD international conference on Management of data, p.297-306, May 25-28, 1993, Washington, D.C., USA[doi>10.1145/170035.170081]\n", "Hyunsun Park , Sungjoo Yoo , Sunggu Lee, Power management of hybrid DRAM/PRAM-based main memory, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024738]\n", "Kyu Ho Park , Sung Kyu Park , Woomin Hwang , Hyunchul Seok , Dong-Jae Shin , Ki-Woong Park, Resource Management of Manycores with a Hierarchical and a Hybrid Main Memory for MN-MATE Cloud Node, Proceedings of the 2012 IEEE Eighth World Congress on Services, p.301-308, June 24-29, 2012[doi>10.1109/SERVICES.2012.26]\n", "Kyu Ho Park , Sung Kyu Park , Hyunchul Seok , Woomin Hwang , Dong-Jae Shin , Jong Hun Choi , Ki-Woong Park, Efficient memory management of a hierarchical and a hybrid main memory for MN-MATE platform, Proceedings of the 2012 International Workshop on Programming Models and Applications for Multicores and Manycores, p.83-92, February 26-26, 2012, New Orleans, Louisiana[doi>10.1145/2141702.2141712]\n", "Kyu Ho Park , Youngwoo Park , Woomin Hwang , Ki-Woong Park, MN-Mate: Resource Management of Manycores with DRAM and Nonvolatile Memories, Proceedings of the 2010 IEEE 12th International Conference on High Performance Computing and Communications, p.24-34, September 01-03, 2010[doi>10.1109/HPCC.2010.35]\n", "Youngwoo Park, Sung Kyu Park, and Kyu Ho Park. 2010a. Linux kernel support to exploit phase change memory. In Proceedings of the Linux Symposium. 217--224.\n", "Youngwoo Park, Dong-Jae Shin, Sung Kyu Park, and Kyu-Ho Park. 2011a. Power-aware memory management for hybrid main memory. In Proceedings of the 2nd International Conference on Next Generation Information Technology. 82--85.\n", "Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]\n", "Luiz E. Ramos , Eugene Gorbatov , Ricardo Bianchini, Page placement in hybrid memory systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995911]\n", "John T. Robinson , Murthy V. Devarakonda, Data cache management using frequency-based replacement, Proceedings of the 1990 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.134-142, April 1990, Univ. of Colorado, Boulder, Colorado, USA[doi>10.1145/98457.98523]\n", "Martin Schwidefsky, Hubertus Franke, Ray Mansell, Damian Osisek, Himanshu Raj, and Jonghyuk Choi. 2006. Collaborative memory management in hosted linux systems. In Proceedings of the Ottawa Linux Symposium.\n", "Dong-Jae Shin , Sung Kyu Park , Seong Min Kim , Kyu Ho Park, Adaptive page grouping for energy efficiency in hybrid PRAM-DRAM main memory, Proceedings of the 2012 ACM Research in Applied Computation Symposium, October 23-26, 2012, San Antonio, Texas[doi>10.1145/2401603.2401689]\n", "Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]\n", "SPEC. 2012. Spec's benchmark. http://www.spec.org/cpu2006.\n", "UMass TraceRepository. 2007. OLTP Application I/O and Search Engine I/O. http://traces.cs.umass.edu/index.php/Storage/Storage.\n", "VMware. 2005. ESX Server 2 NUMA Support. WhitePaper, http://www.vmware.com/pdf/esx2_NUMA.pdf.\n", "Carl A. Waldspurger, Memory resource management in VMware ESX server, Proceedings of the 5th symposium on Operating systems design and implementationCopyright restrictions prevent ACM from being able to make the PDFs for this conference available for downloading, December 09-11, 2002, Boston, Massachusetts[doi>10.1145/1060289.1060307]\n", "Dong Hyuk Woo, Nak Hee Seong, D. L. Lewis, and H.-H. S. Lee. 2010. An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture. 1--12. DOI:http://dx.doi.org/10. 1109/HPCA.2010.5416628\n", "Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]\n", "Xiaolan Zhang , Suzanne McIntosh , Pankaj Rohatgi , John Linwood Griffin, XenSocket: a high-throughput interdomain transport for virtual machines, Proceedings of the ACM/IFIP/USENIX 2007 International Conference on Middleware, November 26-30, 2007, Newport Beach, California\n", "Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, Design and Optimization of Large Size and Low Overhead Off-Chip Caches, IEEE Transactions on Computers, v.53 n.7, p.843-855, July 2004[doi>10.1109/TC.2004.27]\n", "Li Zhao, R. Iyer, R. Illikkal, and D. Newell. 2007. Exploring DRAM cache architectures for CMP server platforms. In Proceedings of the 25th International Conference onComputer Design (ICCD'07). 55--62. DOI:http://dx.doi.org/10.1109/ICCD.2007.4601880\n", "Weiming Zhao , Zhenlin Wang, Dynamic memory balancing for virtual machines, Proceedings of the 2009 ACM SIGPLAN/SIGOPS international conference on Virtual execution environments, March 11-13, 2009, Washington, DC, USA[doi>10.1145/1508293.1508297]\n", "Yuanyuan Zhou , James Philbin , Kai Li, The Multi-Queue Replacement Algorithm for Second Level Buffer Caches, Proceedings of the General Track: 2001 USENIX Annual Technical Conference, p.91-104, June 25-30, 2001\n", "Sergey Zhuravlev , Sergey Blagodurov , Alexandra Fedorova, Addressing shared resource contention in multicore processors via scheduling, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736036]\n"], "doi": "doi>10.1145/2701429", "ref_links": {"43": "http://www.spec.org/cpu2006.", "44": "http://traces.cs.umass.edu/index.php/Storage/Storage.", "45": "http://www.vmware.com/pdf/esx2_NUMA.pdf."}, "abstract": "Recent advent of manycore system increases needs for larger but faster memory hierarchy. Emerging next generation memories such as on-chip DRAM and nonvolatile memory (NVRAM) are promising candidates for replacement of DRAM-only main memory. Combined with the manycore trends, it gives an opportunity to rethink conventional resource management system with a memory hierarchy for a single cloud node. In an attempt to mitigate the energy and memory problems, we propose MN-MATE, an elastic resource management architecture for a single cloud node with manycores, on-chip DRAM, and large size of off-chip DRAM and NVRAM. In MN-MATE, the hypervisor places consolidated VMs and balances memory among them. Based on the monitored information about the allocated memory, a guest OS co-schedules tasks accessing different types of memory with complementary access intensity. Polymorphic management of DRAM hierarchy accelerates average memory access speed inside each guest OS. A guest OS reduces energy consumption with small performance loss based on the NVRAM-aware data placement policy and the hybrid page cache. A new lightweight kernel is developed to reduce the overhead from the guest OS for scientific applications. Experiment results show that our techniques in MN-MATE platform improve system performance and reduce energy consumption.", "authors": [{"name": "kyu ho park", "link": "http://dl.acm.org/author_page.cfm?id=81351598076"}, {"name": "woomin hwang", "link": "http://dl.acm.org/author_page.cfm?id=81474690405"}, {"name": "hyunchul seok", "link": "http://dl.acm.org/author_page.cfm?id=81330498064"}, {"name": "chulmin kim", "link": "http://dl.acm.org/author_page.cfm?id=81556959056"}, {"name": "dong-jae shin", "link": "http://dl.acm.org/author_page.cfm?id=81498655609"}, {"name": "dong jin kim", "link": "http://dl.acm.org/author_page.cfm?id=99658734652"}, {"name": "min kyu maeng", "link": "http://dl.acm.org/author_page.cfm?id=87358820657"}, {"name": "seong min kim", "link": "http://dl.acm.org/author_page.cfm?id=81550861656"}], "title": "MN-MATE: Elastic Resource Management of Manycores and a Hybrid Memory Hierarchy for a Cloud Node", "citations": [], "Metrics": {"Downloads (12 months)": "103\n", "Downloads (6 weeks) ": "14\n", "Downloads (cumulative)": "103\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Cameroon", "university": null, "affiliation_string": "computer engineering research laboratory kaist daejeon south korea", "city": "south", "Name": "kyu ho park"}, {"country": "Cameroon", "university": null, "affiliation_string": "computer engineering research laboratory kaist daejeon south korea", "city": "south", "Name": "woomin hwang"}, {"country": "Cameroon", "university": null, "affiliation_string": "computer engineering research laboratory kaist daejeon south korea", "city": "south", "Name": "hyunchul seok"}, {"country": "Cameroon", "university": null, "affiliation_string": "computer engineering research laboratory kaist daejeon south korea", "city": "south", "Name": "chulmin kim"}, {"country": "Cameroon", "university": null, "affiliation_string": "computer engineering research laboratory kaist daejeon south korea", "city": "south", "Name": "dong-jae shin"}, {"country": "Cameroon", "university": null, "affiliation_string": "computer engineering research laboratory kaist daejeon south korea", "city": "south", "Name": "dong jin kim"}, {"country": "Cameroon", "university": null, "affiliation_string": "computer engineering research laboratory kaist daejeon south korea", "city": "south", "Name": "min kyu maeng"}, {"country": "Cameroon", "university": null, "affiliation_string": "computer engineering research laboratory kaist daejeon south korea", "city": "south", "Name": "seong min kim"}]}, "Article No.: 3": {"references": ["F. Alibart, L. Gao, B. D. Hoskins, and D. B. Strukov. 2012. High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology 23, 7, 075201.\n", "F. Bedeschi, R. Fackenthal, A. Resta, et al. 2008. A multi-level-cell bipolar-selected phase-change memory. In Proceedings of the International Solid-State Circuits Conference. IEEE, 428.\n", "A. Benso, A. Bosio, S. D. Carlo, G. D. Natale, and P. Prinetto. 2005. March AB, March AB1: New march tests for unlinked dynamic memory faults. In Proceedings of the International Test Conference. IEEE, 8.\n", "Kwang-Ting Tim Cheng , Dmitri B. Strukov, 3D CMOS-memristor hybrid circuits: devices, integration, architecture, and applications, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA[doi>10.1145/2160916.2160925]\n", "P.-Y. Chiu and M.-D. Ker. 2014. Metal-layer capacitors in the 65nm CMOS process and the application for low-leakage power-rail ESD clamp circuit. Microelectron. Reliab. 54, 1, 64--70.\n", "L. Chua. 2011. Resistance switching memories are memristors. Appl. Phys. A 102, 4, 765--783.\n", "Xiangyu Dong , Cong Xu , Yuan Xie , Norman P. Jouppi, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.7, p.994-1007, July 2012[doi>10.1109/TCAD.2012.2185930]\n", "A. Driskillsmith, D. Apalkov, V. Nikitin, et al. 2011. Latest advances and roadmap for in-plane and perpendicular STT-RAM. In Proceedings of the 3rd International Memory Workshop. IEEE, 1--3.\n", "Emerging Devices, ITRS 2011. International Technology Roadmap for Semiconductors (ITRS), Emerging Research Devices.\n", "S. Gaba, P. Sheridan, J. Zhou, S. Choi, and W. Lu. 2013. Stochastic memristive devices for computing and neuromorphic applications. Nanoscale 5, 5872--5878.\n", "A. Ghofrani, M. A. Lastras-Monta\u00f1o, and K.-T. Cheng. 2013. Towards data reliable crossbar-based memristive memories. In Proceedings of the International Test Conference. IEEE, 1--10.\n", "A. Ghofrani, M. A. Lastras-Monta\u00f1o, and K.-T. Cheng. 2015. Toward large-scale access- transistor-free memristive crossbars. In Proceedings of the Asia South-Pacific Design Automation Conference.\n", "Nor Zaidi Haron , Said Hamdioui , Nor Zaidi Haron, On Defect Oriented Testing for Hybrid CMOS/Memristor Memory, Proceedings of the 2011 Asian Test Symposium, p.353-358, November 20-23, 2011[doi>10.1109/ATS.2011.66]\n", "G. Harutunyan , V. A. Vardanian , Y. Zorian Zorian, Minimal March Test Algorithm for Detection of Linked Static Faults in Random Access Memories, Proceedings of the 24th IEEE VLSI Test Symposium, p.120-127, April 30-May 04, 2006[doi>10.1109/VTS.2006.46]\n", "C. Ho, C.-L. Hsu, C.-C. Chen, J.-T. Liu, C.-S. Wu, C.-C. Huang, C. Hu, and F.-L. Yang. 2010. 9nm half-pitch functional resistive memory cell with 1 \u03bca programming current using thermally oxidized sub-stoichiometric WOx film. In Proceedings of the International Electron Devices Meeting. IEEE, 19.1.1--19.1.4.\n", "ITRS 2011. International Technology Roadmap for Semiconductors (ITRS).\n", "Kwan-Hee Jo , Chul-Moon Jung , Kyeong-Sik Min , Sung-Mo Kang, Self-Adaptive Write Circuit for Low-Power and Variation-Tolerant Memristors, IEEE Transactions on Nanotechnology, v.9 n.6, p.675-678, November 2010[doi>10.1109/TNANO.2010.2052108]\n", "S. H. Jo, K. H. Kim, and W. Lu. 2008. Programmable resistance switching in nanoscale two-terminal devices. Nano Lett. 9, 1, 496--500.\n", "A. Kawahara, R. Azuma, Y. Ikeda, et al. 2013. An 8 Mb multi-layered cross-point ReRAM macro with 443 MB/s write throughput. IEEE J. Solid-State Circuits 48, 1, 178--185.\n", "K.-H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu. 2012. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Lett. 12, 1, 389--395.\n", "F. Lee, Y. Y. Lin, M. H. Lee, W. C. Chien, H. L. Lung, K. Y. Hsieh, and C. Y. Lu. 2012. A novel cross-point one-resistor (0T1R) conductive bridge random access memory (CBRAM) with ultra low set/reset operation current. In Proceedings of the Symposium on VLSI Technology. 67--68.\n", "K. K. Likharev and D. B. Strukov. 2005. CMOL: Devices, Circuits, and Architectures. Springer, 447--477.\n", "D. Long, X. Hong, and S. Dong. 2005. Optimal two-dimension common centroid layout generation for mos transistors unit-circuit. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05). IEEE, 2999--3002.\n", "Harika Manem , Garrett S. Rose , Xiaoli He , Wei Wang, Design considerations for variation tolerant multilevel CMOS/Nano memristor memory, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785548]\n", "M. Payvand, A. Madhavan, M. A. Lastras-Monta\u00f1o, A. Ghofrani, J. Roheh, K.-T. Cheng, D. B. Strukov, and L. Theogarajan. 2015. A configurable CMOS memory platform for 3D integrated memristors. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'15). IEEE.\n", "Abbas Rahimi , Amirali Ghofrani , Kwang-Ting Cheng , Luca Benini , Rajesh K. Gupta, Approximate associative memristive memory for energy-efficient GPUs, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France\n", "Abbas Rahimi , Amirali Ghofrani , Miguel Angel Lastras-Montano , Kwang-Ting Cheng , Luca Benini , Rajesh K. Gupta, Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593132]\n", "B. Razavi. 2009. Fundamentals of Microelectronics. Vol. 1, Wiley.\n", "J. P. Strachan, A. C. Torrezan, M. F. Miao, M. D. Pickett, J. J. Yang, W. Yi, G. Medeiros-Ribeiro, and R. S. Williams. 2011. Measuring the switching dynamics and energy efficiency of tantalum oxide memristors. Nanotechnology 22, 50, 505402.\n", "D. S. Suk , S. M. Reddy, A March Test for Functional Faults in Semiconductor Random Access Memories, IEEE Transactions on Computers, v.30 n.12, p.982-985, December 1981[doi>10.1109/TC.1981.1675739]\n", "A. J. van de Goor, Testing semiconductor memories: theory and practice, John Wiley & Sons, Inc., New York, NY, 1991\n", "W. Z. Wan Hasan, M. Othman, and B. S. Suparjo. 2006. A realistic march-12N test and diagnosis algorithm for SRAM memories. In Proceedings of the International Conference on Semiconductor Electronics. IEEE, 919--923.\n", "R. Waser and M. Aono. 2007. Nanoionics-based resistive switching memories. Nat. Mater. 6, 833--840.\n", "N. H. E. Weste and D. Money. 2005. CMOS VLSI Design: A Circuits and Systems Perspective. Pearson Education India.\n", "Q. Xia, W. M. Tong, W. Wu, et al. 2009. On the integration of memristors with CMOS using nanoimprint lithography. In SPIE Advanced Lithography. International Society for Optics and Photonics, 727106--727106.\n", "J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams. 2008. Memristive switching mechanism for metal/oxide/metal nanodevices. Nat. Nanotechnol. 3, 7, 429--433.\n", "J. J. Yang, D. B. Strukov, and D. R. Stewart. 2013. Memristive devices for computing. Nat. Nanotechnol. 8, 1, 13--24.\n", "J. J. Yang, M.-X. Zhang, M. D. Pickett, et al. 2012. Engineering nonlinearity into memristors for passive crossbar applications. Appl. Phys. Lett. 100, 11, 113501.\n", "W. Yi, F. Perner, M. S. Qureshi, H. Abdalla, M. D. Pickett, J. J. Yang, M.-X. M. Zhang, G. Medeiros-Ribeiro, and R. S. Williams. 2011. Feedback write scheme for memristive switching devices. Appl. Phys. A 102, 4, 973--982.\n", "S. Yu, X. Guan, and H.-S. P. Wong. 2012. On the switching parameter variation of metal oxide RRAM: Part II: Model corroboration and device design strategy. IEEE Trans. Electron Devices 59, 4, 1183--1188.\n", "S. Yu, Y. Wu, and H.-S. P. Wong. 2011. Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. Appl. Phys. Lett. 98, 10, 103514.\n", "Mohammed Affan Zidan , Hossam Aly Hassan Fahmy , Muhammad Mustafa Hussain , Khaled Nabil Salama, Memristor-based memory, Microelectronics Journal, v.44 n.2, p.176-183, February, 2013[doi>10.1016/j.mejo.2012.10.001]\n"], "doi": "doi>10.1145/2717313", "ref_links": {}, "abstract": "Recent advances in access-transistor-free memristive crossbars have demonstrated the potential of memristor arrays as high-density and ultra-low-power memory. However, with considerable variations in the write-time characteristics of individual memristors, conventional fixed-pulse write schemes cannot guarantee reliable completion of the write operations and waste significant amount of energy.We propose an adaptive write scheme that adaptively adjusts the write pulses to address such variations in memristive arrays, resulting in 7\u00d7--11\u00d7 average energy saving in our case studies. Our scheme embeds an online monitor to detect the completion of a write operation and takes into account the parasitic effect of line-shared devices in access-transistor-free crossbars. This feature also helps shorten the test time of memory march algorithms by eliminating the need of a verifying read right after a write, which is commonly employed in the test sequences of march algorithms.", "authors": [{"name": "amirali ghofrani", "link": "http://dl.acm.org/author_page.cfm?id=81456634710"}, {"name": "miguel-angel lastras-montano", "link": "http://dl.acm.org/author_page.cfm?id=89558776657"}, {"name": "siddharth gaba", "link": "http://dl.acm.org/author_page.cfm?id=81482661417"}, {"name": "melika payvand", "link": "http://dl.acm.org/author_page.cfm?id=99658710316"}, {"name": "wei lu", "link": "http://dl.acm.org/author_page.cfm?id=99658682687"}, {"name": "luke theogarajan", "link": "http://dl.acm.org/author_page.cfm?id=81466648361"}, {"name": "kwang-ting cheng", "link": "http://dl.acm.org/author_page.cfm?id=81440604818"}], "title": "A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory", "citations": [], "Metrics": {"Downloads (12 months)": "193\n", "Downloads (6 weeks) ": "9\n", "Downloads (cumulative)": "193\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california santa barbara", "city": "california", "Name": "amirali ghofrani"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california santa barbara", "city": "california", "Name": "miguel-angel lastras-montano"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan ann arbor", "city": "michigan", "Name": "siddharth gaba"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california santa barbara", "city": "california", "Name": "melika payvand"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan ann arbor", "city": "michigan", "Name": "wei lu"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california santa barbara", "city": "california", "Name": "luke theogarajan"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california santa barbara", "city": "california", "Name": "kwang-ting cheng"}]}, "Article No.: 6": {"references": ["Mohammad Abdel-Majeed , Murali Annavaram, Warped register file: A power efficient register file for GPGPUs, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.412-423, February 23-27, 2013[doi>10.1109/HPCA.2013.6522337]\n", "A. Bakhoda, G. L. Yuan, W. W. L. Fung, and others. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software.\n", "Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]\n", "Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]\n", "Xiangyu Dong , Cong Xu , Yuan Xie , Norman P. Jouppi, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.7, p.994-1007, July 2012[doi>10.1109/TCAD.2012.2185930]\n", "Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, Energy-efficient mechanisms for managing thread context in throughput processors, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000093]\n", "Mark Gebhart , Stephen W. Keckler , William J. Dally, A compile-time managed multi-level register file hierarchy, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155675]\n", "R. Gonzalez and M. Horowitz. 1996. Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits 31, 9, 1277--1284.\n", "Nilanjan Goswami , Bingyi Cao , Tao Li, Power-performance co-optimization of throughput core architecture using resistive memory, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.342-353, February 23-27, 2013[doi>10.1109/HPCA.2013.6522331]\n", "Naifeng Jing , Yao Shen , Yao Lu , Shrikanth Ganapathy , Zhigang Mao , Minyi Guo , Ramon Canal , Xiaoyao Liang, An energy-efficient and scalable eDRAM-based register file architecture for GPGPU, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485952]\n", "T. Kawahara, R. Takemura, K. Miura, and others. 2008. 2Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read. IEEE J. Solid-State Circuits 43, 1, 109--120.\n", "Samuel Liu, John Erik Lindholm, Ming Y. Siu, BrettWCoon, and Stuart F. Oberman. 2010. Operand collector architecture. US Patent 7,834,881.\n", "N. Brookwood. 2010. AMD Fusion. Family of APUs: Enabling superior, immersive PC Experience. AMD White Paper.\n", "Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155656]\n", "NVIDIA. 2010. Geforce GTX 480. http://www.geforce.com/hardware/desktop-gpus.\n", "NVIDIA. 2012. Geforce GTX 680. http://www.geforce.com/hardware/desktop-gpus.\n", "NVIDIA Corporation. 2009. NVIDIA's Next Generation CUDA Compute Architecture: Fermi. (2009). Nvidia White Paper.\n", "Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011\n", "Guangyu Sun, Xiangyu Dong, Yuan Xie, and others. 2009. A Novel 3D Stacked MRAM Cache Architecture for CMPs. In Proceedings of the International Symposium on High-Performance Computer Architecture. 239--249.\n", "Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]\n", "Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]\n", "K. Tsuchida, T. Inaba, K. Fujita, et al. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. In Proceedings of the International Solid-State Circuits Conference. 258--259.\n", "Wei Xu , Hongbin Sun , Xiaobin Wang , Yiran Chen , Tong Zhang, Design of last-level on-chip cache using spin-torque transfer RAM (STT RAM), IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.3, p.483-493, March 2011[doi>10.1109/TVLSI.2009.2035509]\n", "Wing-kei S. Yu , Ruirui Huang , Sarah Q. Xu , Sung-En Wang , Edwin Kan , G. Edward Suh, SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000094]\n"], "doi": "doi>10.1145/2700230", "ref_links": {"14": "http://www.geforce.com/hardware/desktop-gpus.", "15": "http://www.geforce.com/hardware/desktop-gpus."}, "abstract": "The massively parallel processing capacity of GPGPUs requires a large register file (RF), and its size keeps increasing to support more concurrent threads from generation to generation. Using traditional SRAM-based RFs, there are concerns in both area cost and energy consumption, and soon they will become unrealistic. In this work, we analyze the feasibility of using STTRAM-based RF designs, which have benefits in terms of smaller silicon area and zero standby leakage power. However, STTRAM long write latency and high write energy bring new challenges. Therefore, we propose a write-aware STTRAM-based RF architecture (WarRF), which contains two techniques:Split Bank Writemodifies the arbitrator design to increase the parallelism of read and write accesses in the same bank;Write Poolreduces the number of repeated write accesses to RFs. Our experiment shows that the performance of STTRAM-based RF is improved by 13&percnt; and up to 23&percnt; after adopting WarRF. In addition, the energy consumption is reduced by 38&percnt; on average compared to SRAM-based RFs.", "authors": [{"name": "jue wang", "link": "http://dl.acm.org/author_page.cfm?id=81496674095"}, {"name": "yuan xie", "link": "http://dl.acm.org/author_page.cfm?id=81100418590"}], "title": "A Write-Aware STTRAM-Based Register File Architecture for GPGPU", "citations": [], "Metrics": {"Downloads (12 months)": "96\n", "Downloads (6 weeks) ": "17\n", "Downloads (cumulative)": "96\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "pennsylvania state university", "city": null, "Name": "jue wang"}, {"country": "Honduras", "university": null, "affiliation_string": "university of california santa barbara santa barbara", "city": "santa barbara", "Name": "yuan xie"}]}, "Article No.: 4": {"references": ["C. Augustine, A. Raychowdhury, B. Behin-Aein, S. Srinivasan, J. Tschanz, V. K. De, and K. Roy. 2011. Numerical analysis of domain wall propagation for dense memory arrays. In Proceedings of the International Electron Devices Meeting. 17.6.1--17.6.4.\n", "C. Augustine, A. Raychowdhury, D. Somasekhar, J. Tschanz, K. Roy, and V. K. De. 2010. Numerical analysis of typical STT-MTJ stacks for 1T-1R memory arrays. In Proceedings of the International Electron Devices Meeting. 22.7.1--22.7.4.\n", "Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]\n", "A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. 163--174.\n", "K. Bernstein, R. K. Cavin, W. Porod, A. Seabaugh, and J. Welser. 2010. Device and Architecture Outlook for Beyond CMOS Switches. Proc. IEEE 98, 12, 2169--2184.\n", "V. R. Bhumireddy, K. A. Shaik, A. Amara, S. Sen, C. D. Parikh, D. Nagchoudhuri, and A. Ioinovici. 2013. Design of low power and high speed comparator with sub-32-nm Double Gate-MOSFET. In Proceedings of the IEEE International Conference on Circuits and Systems. 1--4.\n", "CACTI. http://www.hpl.hp.com/research/cacti/.\n", "Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]\n", "Yiran Chen, Xiaobin Wang, Wenzhong Zhu, Hai Li, Zhenyu Sun, Guangyu Sun, and Yuan Xie. 2010. Access scheme of multi-level cell spin-transfer torque random access memory and its optimization. In Proceedings of the International Midwest Symposium on Circuits and Systems. 1109--1112.\n", "Yiran Chen , Weng-Fai Wong , Hai Li , Cheng-Kok Koh, Processor caches with multi-level spin-transfer torque ram cells, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "D. Chiba, G. Yamada, T. Koyama, K. Ueda, H. Tanigawa, S. Fukami, T. Suzuki, N. Ohshima, N. Ishiwata, Y. Nakatani, and T. Ono. 2010. Control of multiple magnetic domain walls by current in a Co/Ni nano-wire. Appl. Phys. Exp. 3, 073004, 1--3.\n", "S. Fukami, H. Sato, M. Yamanouchi, S. Ikeda, F. Matsukura, and H. Ohno. 2014. Advances in spintronics devices for microelectronics: From spin-transfer torque to spin-orbit torque. In Proceedings of the Asia and South Pacific Design Automation Conference. 684--691. DOI:http://dx.doi.org/10.1109/ASPIEEE. 2014.6742970\n", "S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, Y. Ozaki, S. Saito, R. Nebashi, N. Sakimura, H. Honjo, K. Mori, C. Igarashi, S. Miura, N. Ishiwata, and T. Sugibayashi. 2009. Low-current perpendicular domain wall motion cell for scalable high-speed MRAM. In Proceedings of the IEEE Symposium on VLSI Technology. 230--231.\n", "Steven M. George. 2010. Atomic layer deposition: An overview. Chem. Rev. 110, 1, 111--131. PMID: 19947596.\n", "Sumeet Kumar Gupta , Sang Phill Park , Niladri Narayan Mojumder , Kaushik Roy, Layout-aware optimization of STT MRAMs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany\n", "T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka, and H. Ohno. 2010. A multi-level cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In Proceedings of the IEEE Symposium on VLSI Technology. 47--48.\n", "Amin Jadidi , Mohammad Arjomand , Hamid Sarbazi-Azad, High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "Lei Jiang , Bo Zhao , Youtao Zhang , Jun Yang, Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228521]\n", "Adwait Jog , Asit K. Mishra , Cong Xu , Yuan Xie , Vijaykrishnan Narayanan , Ravishankar Iyer , Chita R. Das, Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228406]\n", "Yusung Kim , Sumeet Kumar Gupta , Sang Phill Park , Georgios Panagopoulos , Kaushik Roy, Write-optimized reliable design of STT MRAM, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333664]\n", "K. Lee and S. H. Kang. 2011. Development of Embedded STT-MRAM for Mobile System-on-Chips. IEEE Trans. Magnetics 47, 1, 131--136.\n", "Jing Li , Patrick Ndai , Ashish Goel , Haixin Liu , Kaushik Roy, An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan\n", "C. K. Lim, T. Devolder, C. Chappert, J. Grollier, V. Cros, A. Vaurs, A. Fert, and G. Faini. 2004. Domain wall displacement induced by subnanosecond pulsed current. Appl. Phys. Lett. 84, 15, 2820--2822.\n", "Xiaohua Lou, Zheng Gao, Dimitar V. Dimitrov, and M. X. Tang. 2008. Demonstration of multilevel cell spin transfer switching in MgO magnetic tunnel junctions. Appl. Phys. Lett. 93, 24 (2008), 242502--242502--3.\n", "Tai Min, Qiang Chen, R. Beach, et al. 2010. A study of write margin of spin torque transfer magnetic random access memory technology. IEEE Trans. Magnetics 46, 6, 2322--2327.\n", "N. N. Mojumder, S. K. Gupta, S. H. Choday, D. E. Nikonov, and K. Roy. 2011. A Three-Terminal Dual-Pillar STT-MRAM for High-Performance Robust Memory Applications. IEEE Trans Electron Devices 58, 5, 1508--1516.\n", "N. N. Mojumder and K. Roy. 2011. Switching current reduction and thermally induced delay spread compression in tilted magnetic anisotropy spin-transfer torque (STT) MRAM. IEEE Trans. Magnetics.\n", "Duc-The Ngo, Kotato Ikeda, and Hiroyuki Awano. 2011. Direct Observation of Domain Wall Motion Induced by Low-Current Density in TbFeCo Wires. Appl. Phys. Express 4, 9, 093002.\n", "Anurag Nigam , Clinton W. Smullen, IV , Vidyabhushan Mohan , Eugene Chen , Sudhanva Gurumurthi , Mircea R. Stan, Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM), Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "A. Nozoe, H. Kotani, T. Tsujikawa, et al. 1999. A 256-Mb multilevel flash memory with 2-MB/s program rate for mass storage applications. IEEE J. Solid-State Circuits 34, 11, 1544--1550.\n", "Mitchelle Rasquinha , Dhruv Choudhary , Subho Chatterjee , Saibal Mukhopadhyay , Sudhakar Yalamanchili, An energy efficient cache design using spin torque transfer (STT) RAM, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840931]\n", "Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011\n", "Won-Chul Song, Hae-Wook Choi, Sung-Ung Kwak, and Bang-Sup Song. 1995. A 10-b 20-Msample/s low-power CMOS ADC. IEEE J. Solid-State Circuits 30, 5, 514--521.\n", "S. Srinivasan, A. Sarkar, B. Behin-Aein, and S. Datta. 2011. All-spin logic device with inbuilt nonreciprocity. IEEE Trans. Magnetics 47, 10, 4026--4032. DOI:http://dx.doi.org/10.1109/TMAG.2011.2159106\n", "John A. Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, vLi Wen Chang, Nasser Anssari, Geng Daniel Liu, and Wen mei W. Hwu. 2012. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Tech. Rep., IMPACT.\n", "G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the International Symposium on High-Performance Computer Architecture. 239--249.\n", "Zhenyu Sun , Xiuyuan Bi , Hai (Helen) Li , Weng-Fai Wong , Zhong-Liang Ong , Xiaochun Zhu , Wenqing Wu, Multi retention level STT-RAM cache designs with a dynamic refresh scheme, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155659]\n", "Zhenyu Sun , Wenqing Wu , Hai (Helen) Li, Cross-layer racetrack memory design for ultra high density and low power consumption, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488799]\n", "K. Takeuchi, Y. Kameda, S. Fujimura, et al. 2006. A 56nm CMOS 99mm2 8Gb multi-level NAND flash memory with 10MB/s program throughput. In Proceedings of the IEEE International Solid-State Circuits Conference. 507--516.\n", "Hong-Phuc Trinh, Weisheng Zhao, J.-O. Klein, Yue Zhang, D. Ravelsona, and C. Chappert. 2013. Magnetic Adder Based on Racetrack Memory. IEEE Trans. Circuits Syst. 60, 6, 1469--1477.\n", "T. Valet and A. Fert. 1993. Theory of the perpendicular magnetoresistance in magnetic multilayers. Phys. Rev. B 48, 10, 7099--7113.\n", "Rangharajan Venkatesan , Vivek Kozhikkottu , Charles Augustine , Arijit Raychowdhury , Kaushik Roy , Anand Raghunathan, TapeCache: a high density, energy efficient cache based on domain wall memory, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333707]\n", "Rangharajan Venkatesan , Mrigank Sharad , Kaushik Roy , Anand Raghunathan, DWM-TAPESTRI - an energy efficient all-spin cache using domain wall shift based writes, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France\n", "Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]\n", "Byung-Do Yang, Jae-Eun Lee, Jang-Su Kim, Junghyun Cho, Seung-Yun Lee, and Byoung-Gon Yu. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3014--3017.\n", "Y. Zhang, W. S. Zhao, D. Ravelosona, J. O. Klein, J. V. Kim, and C. Chappert. 2012. Perpendicular-magneticanisotropy CoFeB racetrack memory. J. Appl. Phys. 111, 9, 093925--093925--5. DOI:http://dx.doi. org/10.1063/1.4716460\n", "W. S. Zhao, Y. Zhang, H.-P. Trinh, et al. 2012. Magnetic domain-wall racetrack memory for high density and fast data storage. In Proceedings of the International Conference on Solid-State and Integrated Circuit Technology. 1--4.\n", "Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]\n"], "doi": "doi>10.1145/2723165", "ref_links": {"6": "http://www.hpl.hp.com/research/cacti/."}, "abstract": "Spintronic memories are considered to be promising candidates for future on-chip memories due to their high density, nonvolatility, and near-zero leakage. However, they also face challenges such as high write energy and latency and limited read speed due to single-ended sensing. Further, the conflicting requirements of read and write operations lead to stringent design constraints that severely compromises their benefits.Recently, domain wall memory was proposed as a spintronic memory that has a potential for very high density by storing multiple bits in the domains of a ferromagnetic nanowire. While reliable operation of DWM memory with multiple domains faces many challenges, single-bit cells that utilize domain wall motion for writes have been experimentally demonstrated [Fukami et al. 2009]. This bit-cell, which we refer to as Domain Wall Memory with Shift-based Write (DWM-SW), achieves improved write efficiency and features decoupled read-write paths, enabling independent optimizations of read and write operations. However, these benefits are achieved at the cost of sacrificing the original goal of improved density. In this work, we explore multilevel storage as a new direction to enhance the density benefits of DWM-SW. At the device level, we propose a new device--multilevel DWM with shift-based write (ML-DWM-SW)--that is capable of storing 2 bits in a single device. At the circuit level, we propose a ML-DWM-SW based bit-cell design and layout. The ML-DWM-SW bit-cell incurs no additional area overhead compared to the DWM-SW bit-cell despite storing an additional bit, thereby achieving roughly twice the density. However, it requires a two-step write operation and has data-dependent read and write energies, which pose unique challenges. To address these issues, we propose suitable architectural optimizations: (i) intra-word interleaving and (ii) bit encoding. We design \u201call-spin\u201d cache architectures using the proposed ML-DWM-SW bit-cell for both general purpose processors as well as general purpose graphics processing units (GPGPUs). We perform an iso-capacity replacement of SRAM with spintronic memories and study the energy and area benefits at iso-performance conditions. For general purpose processors, the ML-DWM-SW cache achieves 10X reduction in energy and 4.4X reduction in cache area compared to an SRAM cache and 2X and 1.7X reduction in energy and area, respectively, compared to an STT-MRAM cache. For GPGPUs, the ML-DWM-SW cache achieves 5.3X reduction in energy and 3.6X area reduction compared to SRAM and 3.5X energy reduction and 1.9X area reduction compared to STT-MRAM.", "authors": [{"name": "rangharajan venkatesan", "link": "http://dl.acm.org/author_page.cfm?id=81490645111"}, {"name": "mrigank sharad", "link": "http://dl.acm.org/author_page.cfm?id=81482661247"}, {"name": "kaushik roy", "link": "http://dl.acm.org/author_page.cfm?id=81100654574"}, {"name": "anand raghunathan", "link": "http://dl.acm.org/author_page.cfm?id=81351596312"}], "title": "Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage", "citations": [], "Metrics": {"Downloads (12 months)": "275\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "275\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "rangharajan venkatesan"}, {"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "mrigank sharad"}, {"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "kaushik roy"}, {"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "anand raghunathan"}]}, "Article No.: 9": {"references": ["Dorit Aharonov, Michael Ben-Or, and Elad Eban. 2008. Interactive proofs for quantum computations. http://arxiv.org/abs/0810.5375.\n", "Pablo Arrighi and Louis Salvail. 2006. Blind quantum computation. Int. J. Quantum Info. 4, 5, 883--898. DOI:http://dx.doi.org/10.1142/S0219749906002171\n", "Dave Bacon , Wim van Dam, Recent progress in quantum algorithms, Communications of the ACM, v.53 n.2, February 2010[doi>10.1145/1646353.1646375]\n", "Stefanie Barz, Elham Kashefi, Anne Broadbent, Joseph F. Fitzsimons, Anton Zeilinger, and Philip Walther. 2012. Demonstration of blind quantum computing. Science 335, 6066, 303--308. DOI:http://dx.doi.org/10.1126/science.1214707\n", "David Beckman, Amalavoyal N. Chari, Srikrishna Devabhaktuni, and John Preskill. 1996. Efficient networks for quantum factoring. Phys. Rev. A 54, 2, 1034--1063. DOI:http://dx.doi.org/10.1103/PhysRevA.54.1034\n", "Anne Broadbent , Joseph Fitzsimons , Elham Kashefi, Universal Blind Quantum Computation, Proceedings of the 2009 50th Annual IEEE Symposium on Foundations of Computer Science, p.517-526, October 25-27, 2009[doi>10.1109/FOCS.2009.36]\n", "Nai-Hui Chia , Chia-Hung Chien , Wei-Ho Chung , Sy-Yen Kuo, Quantum Blind Computation with Teleportation-based Computation, Proceedings of the 2012 Ninth International Conference on Information Technology - New Generations, p.769-774, April 16-18, 2012[doi>10.1109/ITNG.2012.149]\n", "Andrew M. Childs, Secure assisted quantum computation, Quantum Information & Computation, v.5 n.6, p.456-466, September 2005\n", "Vincent Danos and Elham Kashefi. 2006. Determinism in the one-way model. Phys. Rev. A 74, 5, Article 052310. DOI:http://dx.doi.org/10.1103/PhysRevA.74.052310\n", "Simon J. Devitt, Kae Nemoto, and William J. Munro. 2011. Quantum error correction for beginners. http://arxiv.org/abs/0905.2794.\n", "Thomas G. Draper , Samuel A. Kutin , Eric M. Rains , Krysta M. Svore, A logarithmic-depth quantum carry-lookahead adder, Quantum Information & Computation, v.6 n.4, p.351-369, July 2006\n", "Vedran Dunjko, Elham Kashefi, and Anthony Leverrier. 2012. Blind quantum computing with weak coherent pulses. Phys. Rev. Lett. 108, 20, Article 200502. DOI:http://dx.doi.org/10.1103/PhysRevLett.108.200502\n", "W. D\u00fcr, H.-J. Briegel, J. I. Cirac, and P. Zoller. 1999. Quantum repeaters based on entanglement purification. Phys. Rev. A 59, 169--181. DOI:http://dx.doi.org/10.1103/PhysRevA.59.169\n", "Craig Gentry , Dan Boneh, A fully homomorphic encryption scheme, Stanford University, Stanford, CA, 2009\n", "Craig Gentry, Fully homomorphic encryption using ideal lattices, Proceedings of the forty-first annual ACM symposium on Theory of computing, May 31-June 02, 2009, Bethesda, MD, USA[doi>10.1145/1536414.1536440]\n", "Nicolas Gisin and Rob Thew. 2007. Quantum communication. Nature Photonics 1, 165--171. DOI:http://dx.doi.org/10.1038/nphoton.2007.22\n", "Daniel Gottesman. 1997. Stabilizer codes and quantum error correction. Ph.D. Dissertation, California Institute of Technology. http://arxiv.org/abs/1302.3428.\n", "Daniel Gottesman. 2009. An introduction to quantum error correction and fault-tolerant quantum computation. http://arxiv.org/abs/0904.2557\n", "N. Cody Jones, Rodney Van Meter, Austin G. Fowler, Peter L. McMahon, Jungsang Kim, Thaddeus D. Ladd, and Yoshihisa Yamamoto. 2012a. Layered architecture for quantum computing. Phys. Rev. X 2, Article 8. DOI:http://dx.doi.org/10.1103/PhysRevX.2.031007\n", "N. Cody Jones, James D. Whitfield, Peter L. McMahon, Man-Hong Yung, Rodney Van Meter, Alan Aspuru-Guzik, and Yoshihisa Yamamoto. 2012b. Faster quantum chemistry simulation on fault-tolerant quantum computers. New J. Phys. 14, Article 115023. DOI:http://dx.doi.org/10.1088/1367-2630/14/11/115023\n", "Ivan Kassal, James D. Whitfield, Alejandro Perdomo-Ortiz, Man-Hong Yung, and Alan Aspuru-Guzik. 2011. Simulating chemistry using quantum computers. Annu. Rev. Phys. Chem. 62, 185--207. DOI:http://dx.doi.org/10.1146/annurev-physchem-032210-103512\n", "H. J. Kimble. 2008. The quantum internet. Nature Photonics 453, 1023--1030. DOI:http://dx.doi.org/10.1038/nature07127\n", "T. D. Ladd, F. Jelezko, R. Laflamme, Y. Nakamura, C. Monroe, and J. L. OBrien. 2010. Quantum computers. Nature 464, 45--53. DOI:http://dx.doi.org/10.1038/nature08812\n", "Tomoyuki Morimae and Keisuke Fujii. 2012. Blind topological measurement-based quantum computation. Nature Commun. 3, Article 1036. DOI:http://dx.doi.org/10.1038/ncomms2043\n", "Michele Mosca. 2008. Quantum algorithms. http://arxiv.org/abs/0808.0369\n", "Michael A. Nielsen and Isaac L. Chuang. 2010. Quantum Computation and Quantum Information (10th anniversary Ed.). Cambridge University Press, Cambridge, UK.\n", "Robert Raussendorf and Hans J. Briegel. 2001. A one-way quantum computer. Phys. Rev. Lett. 86, 22, 5188--5191. DOI:http://dx.doi.org/10.1103/PhysRevLett.86.5188\n", "Robert Raussendorf, Daniel E. Browne, and Hans J. Briegel. 2003. Measurement-based quantum computation on cluster states. Phys. Rev. A 68, 2, Article 022312. DOI:http://dx.doi.org/10.1103/PhysRevA.68.022312\n", "Robert Raussendorf and Jim Harrington. 2007. Fault-tolerant quantum computation with high threshold in two dimensions. Phys. Rev. Lett. 98, Article 190504 (May 2007), 4 pages. DOI:http://dx.doi.org/10.1103/PhysRevLett.98.190504\n", "Robert Raussendorf, Jim Harrington, and Kovid Goyal. 2007. Topological fault-tolerance in cluster state quantum computation. New J. Phys. 9, Article 199. DOI:http://dx.doi.org/10.1088/1367-2630/9/6/199\n", "Vivek V. Shende , Igor L. Markov, On the CNOT-cost of TOFFOLI gates, Quantum Information & Computation, v.9 n.5, p.461-486, May 2009\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "Andrew M. Steane. 1996. Multiple-particle interference and quantum error correction. Proc. R. Soc. London, Ser. A 452, 1954, 2551--2577. DOI:http://dx.doi.org/10.1098/rspa.1996.0136\n", "Takahiro Sueki, Takeshi Koshiba, and Tomoyuki Morimae. 2013. Ancilla-driven universal blind quantum computation. Phys. Rev. A 87, 6, Article 060301. DOI:http://dx.doi.org/10.1103/PhysRevA.87.060301\n", "Barbara M. Terhal. 2013. Quantum error correction for quantum memories. http://arxiv.org/abs/1302.3428\n", "Rodney Van Meter. 2012. Quantum networking and internetworking. IEEE Network 26, 4, 59--64. DOI:http://dx.doi.org/10.1109/MNET.2012.6246754\n", "Rodney Van Meter and Kohei M. Itoh. 2005. Fast quantum modular exponentiation. Phys. Rev. A 71, 5, 052320.\n", "Rodney Van Meter, Thaddeus D. Ladd, Austin G. Fowler, and Yoshihisa Yamamoto. 2010. Distributed quantum computation architecture using semiconductor nanophotonics. Int. J. Quantum Info. 8, 295--323. DOI:http://dx.doi.org/10.1142/S0219749910006435\n", "Rodney Van Meter and Joe Touch. 2013. Designing Quantum Repeater Networks. IEEE Commun. 64--71.\n", "Vlatko Vedral, Adriano Barenco, and Artur Ekert. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 1, 147--153. DOI:http://dx.doi.org/10.1103/PhysRevA.54.147\n"], "doi": "doi>10.1145/2700248", "ref_links": {"34": "http://arxiv.org/abs/1302.3428", "16": "http://arxiv.org/abs/1302.3428.", "9": "http://arxiv.org/abs/0905.2794.", "24": "http://arxiv.org/abs/0808.0369", "17": "http://arxiv.org/abs/0904.2557", "0": "http://arxiv.org/abs/0810.5375."}, "abstract": "Blind quantum computation is an appealing use of quantum information technology because it can conceal both the client's data and the algorithm itself from the server. However, problems need to be solved in the practical use of blind quantum computation and fault-tolerance is a major challenge. Broadbent et al. proposed running error correction over blind quantum computation, and Morimae and Fujii proposed using fault-tolerant entangled qubits as the resource for blind quantum computation. Both approaches impose severe demands on the teleportation channel, the former requiring unrealistic data rates and the latter near-perfect fidelity. To extend the application range of blind quantum computation, we suggest that Alice send input qubits encoded with error correction code instead of single input qubits. Two fault-tolerant protocols are presented and we showed the trade-off of the computational overhead using the ten-bit quantum carry-lookahead adder as an example. Though these two fault-tolerant protocols require the client to have more quantum computing ability than using approaches from prior work, they provide better fault-tolerance when the client and the server are connected by realistic quantum repeater networks.", "authors": [{"name": "chia-hung chien", "link": "http://dl.acm.org/author_page.cfm?id=81503663254"}, {"name": "rodney van meter", "link": "http://dl.acm.org/author_page.cfm?id=81388596470"}, {"name": "sy-yen kuo", "link": "http://dl.acm.org/author_page.cfm?id=81503644939"}], "title": "Fault-Tolerant Operations for Universal Blind Quantum Computation", "citations": [], "Metrics": {"Downloads (12 months)": "84\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "84\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university taiwan", "city": "taibei", "Name": "chia-hung chien"}, {"country": "japan", "university": "keio university", "affiliation_string": "keio university japan", "city": "tokyo", "Name": "rodney van meter"}, {"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university taiwan", "city": "taibei", "Name": "sy-yen kuo"}]}}, "date": {"month": "July", "year": "2015"}}, "Issue3": {"articles": {"Article No.: 22": {"references": ["S. Adve, A. F. Harris, C. J. Hughes, D. L. Jones, R. H. Kravets, et al. 2002. The Illinois GRACE project: Global resource adaptation through cooperation. In Proceedings of the Workshop on Self-Healing, Adaptive and Self-MANaged Systems (SHAMAN'02).\n", "Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]\n", "E. F. Camacho and C. Bordons Alba. 2007. Model Predictive Control 2<sup>nd</sup> Ed. Springer.\n", "Thidapat Chantem , Robert P. Dick , X. Sharon Hu, Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403446]\n", "Yuanqing Cheng , Lei Zhang , Yinhe Han , Xiaowei Li, Thermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.2, p.239-249, February 2013[doi>10.1109/TVLSI.2011.2182067]\n", "Jeonghwan Choi , Chen-Yong Cher , Hubertus Franke , Henrdrik Hamann , Alan Weger , Pradip Bose, Thermal-aware task scheduling at the system software level, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283826]\n", "Sung Woo Chung , Kevin Skadron, A novel software solution for localized thermal problems, Proceedings of the 4th international conference on Parallel and Distributed Processing and Applications, December 04-06, 2006, Sorrento, Italy[doi>10.1007/11946441_11]\n", "Jason Cong , Bo Yuan, Energy-efficient scheduling on heterogeneous multi-core architectures, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333737]\n", "Ayse Kivilcim Coskun , Tajana \u0160imunic Rosing , Keith A. Whisnant , Kenny C. Gross, Static and dynamic temperature-aware scheduling for multiprocessor SoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.9, p.1127-1140, September 2008[doi>10.1109/TVLSI.2008.2000726]\n", "Ayse Kivilcim Coskun , Tajana Simunic Rosing , Kenny C. Gross, Proactive temperature management in MPSoCs, Proceedings of the 2008 international symposium on Low Power Electronics & Design, August 11-13, 2008, Bangalore, India[doi>10.1145/1393921.1393966]\n", "M. Cox, A. K. Singh, A. Kumar, and H. Corporaal. 2013. Thermal-aware mapping of streaming applications on 3D multi-processor systems. In Proceedings of the Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia'13). 11--20.\n", "V. Gandhi, V. R. Devanathan, V. Visvanathan, M. Patnaik, and V. Kamakoti. 2013. Supply and body-bias voltage assignment based technique for power and temperature control on a chip at iso-performance conditions. J. Low Power Electron. 9, 2, 207--228.\n", "K. C. Gross, K. Whisnant, and A. Urmanov. 2006. Electronic prognostics through continuous system telemetry. In Proceedings of the 60<sup>th</sup> Meeting of the Society for Machine Failure Prevention Technology (MFPT'06).\n", "Sebastian Herbert , Siddharth Garg , Diana Marculescu, Exploiting process variability in voltage/frequency control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.8, p.1392-1404, August 2012[doi>10.1109/TVLSI.2011.2160001]\n", "Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]\n", "W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , M. J. Irwin, Interconnect and Thermal-aware Floorplanning for 3D Microprocessors, Proceedings of the 7th International Symposium on Quality Electronic Design, p.98-104, March 27-29, 2006[doi>10.1109/ISQED.2006.77]\n", "Intel Core Processors Technical Resources. 2015. http://www.intel.com/content/www/us/en/processors/core/CoreTechnicalResources.html.\n", "Heba Khdr , Thomas Ebi , Muhammad Shafique , Hussam Amrouch , J\u00f6rg Henkel, mDTM: multi-objective dynamic thermal management for on-chip systems, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany\n", "Pratyush Kumar , Hoeseok Yang , Iuliana Bacivarov , Lothar Thiele, COOLIP: simple yet effective job allocation for distributed thermally-throttled processors, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany\n", "S. Liu, J. Zhang, Q. Wu, and Q. Qui. 2010. Thermal-aware job allocation and scheduling for three dimensional chip multiprocessor. In Proceedings of the International Symposium on Quality Electronic Design (ISQED'10). 390--398.\n", "Andreas Merkel , Frank Bellosa, Task activity vectors: a new metric for temperature-aware scheduling, Proceedings of the 3rd ACM SIGOPS/EuroSys European Conference on Computer Systems 2008, April 01-04, 2008, Glasgow, Scotland UK[doi>10.1145/1352592.1352594]\n", "C. A. Moritz, M. Krishna, I. Koren, and O. S. Unsal. 2005. US Patent 6934865 B2.\n", "Koichi Nose , Takayasu Sakurai, Optimization of VDD and VTH for low-power and high speed applications, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.469-474, January 2000, Yokohama, Japan[doi>10.1145/368434.368755]\n", "R. K. Pasumarthi, V. R. Devanathan, V. Visvanathan, S. Potluri, and V. Kamakoti. 2012. Thermal-safe dynamic test scheduling method using on-chip temperature sensors for 3D MPSoCs. J. Low Power Electron. 8, 5, 684--695.\n", "S. Pinel, A. Marty, J. Tasselli, J.-P. Bailbe, E. Beyne, et al. 2002. Thermal modeling and management in ultrathin chip stack technology. IEEE Trans. Compon. Packag. Technol. 25, 2, 244--253.\n", "M. D. Powell, A. Biswas, J. S. Emer, S. S. Mukherjee, B. R. Sheeikh, and S. Yardi. 2009. CAMP: A technique to estimate per-structure power at run-time using a few simple parameters. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'09). 289--300.\n", "Abbas Rahimi , Luca Benini , Rajesh K. Gupta, Aging-aware compiler-directed VLIW assignment for GPGPU architectures, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488754]\n", "Shervin Sharifi , Dilip Krishnaswamy , Tajana Simunic Rosing, PROMETHEUS: A Proactive Method for Thermal Management of Heterogeneous MPSoCs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.7, p.1110-1123, July 2013[doi>10.1109/TCAD.2013.2247656]\n", "Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871529]\n", "Texas Instruments. 2013. Adaptive body bias (ABB) on-chip LDO driver. http://lwn.net/Articles/549462/.\n", "B. Vandevelde, M. Gonzalez, P. Limaye, P. Ratchev, and E. Beyne. 2007. Thermal cycling reliability of SnAgCu and SnPb solder joints: A comparison for several IC-packages. In Proceedings of the International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems (ESIME'07).\n", "Chunhua Yao , Kewal K. Saluja , Parameswaran Ramanathan, Thermal-Aware Test Scheduling Using On-chip Temperature Sensors, Proceedings of the 2011 24th International Conference on VLSI Design, p.376-381, January 02-07, 2011[doi>10.1109/VLSID.2011.22]\n", "Inchoon Yeo , Chih Chun Liu , Eun Jung Kim, Predictive dynamic thermal management for multicore systems, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391658]\n", "Xiuyi Zhou , Jun Yang , Yi Xu , Youtao Zhang , Jianhua Zhao, Thermal-Aware Task Scheduling for 3D Multicore Processors, IEEE Transactions on Parallel and Distributed Systems, v.21 n.1, p.60-71, January 2010[doi>10.1109/TPDS.2009.27]\n", "Xiuyi Zhou , Jun Yang , Yi Xu , Youtao Zhang , Jianhua Zhao, Thermal-Aware Task Scheduling for 3D Multicore Processors, IEEE Transactions on Parallel and Distributed Systems, v.21 n.1, p.60-71, January 2010[doi>10.1109/TPDS.2009.27]\n", "Xiuyi Zhou , Jun Yang , Marek Chrobak , Youtao Zhang, Performance-aware thermal management via task scheduling, ACM Transactions on Architecture and Code Optimization (TACO), v.7 n.1, p.1-31, April 2010[doi>10.1145/1736065.1736070]\n", "Sergey Zhuravlev , Juan Carlos Saez , Sergey Blagodurov , Alexandra Fedorova , Manuel Prieto, Survey of Energy-Cognizant Scheduling Techniques, IEEE Transactions on Parallel and Distributed Systems, v.24 n.7, p.1447-1464, July 2013[doi>10.1109/TPDS.2012.20]\n"], "doi": "doi>10.1145/2753762", "ref_links": {"16": "http://www.intel.com/content/www/us/en/processors/core/CoreTechnicalResources.html.", "29": "http://lwn.net/Articles/549462/."}, "abstract": "With the increase in process variations and diversity in workloads, it is imperative to holistically explore optimization techniques for power and temperature from the circuit layer right up to the compiler/operating system(OS) layer. This article proposes one such holistic technique, calledproactive workload aware temperature management framework for low-power chip multi-processors(ProWATCh). At the compiler level ProWATCh includes two techniques: (1) a novel compiler design for estimating the architectural parameters of a task at compile time; and (2) a model-based technique for dynamic estimation of architectural parameters at runtime. At the OS level ProWATCh integrates two techniques: (1) a workload- and temperature-aware process manager for dynamic distribution of tasks to different cores; and (2) a model predictive control-based task scheduler for generating the efficient sequence of task execution. At the circuit level ProWATCh implements either of two techniques: (1) a workload-aware voltage manager for dynamic supply and body bias voltage assignment for a given frequency in processors that supportadaptive body bias(ABB); or (2) a workload-aware frequency governor for efficient assignment of upper and lower frequency bounds for frequency scaling in processors that do not support an ABB. Employing ProWATCh (with voltage manager) on an ABB-compatible 3D OpenSPARC architecture usingMiBenchbenchmarks resulted in an average18&percnt;(19\u02c6C) reduction in peak temperature. Evaluating ProWATCh on an existing quad-core Intel Corei7 processor with frequency governor alone (as the processor does not support an ABB interface) resulted in10&percnt;(8\u02c6C) reduction in peak temperature when compared to what was obtained using the native Linux 3.0completely fair scheduler(CFS). To study the effectiveness of the proposed framework across benchmark suites, ProWATCh was evaluated on a quad-core Intel Corei7 processor usingCPU SPEC 2006benchmarks which resulted in7\u02c6Creduction in peak temperature as compared to the native Linux 3.0 CFS.", "authors": [{"name": "milan patnaik", "link": "http://dl.acm.org/author_page.cfm?id=99658752332"}, {"name": "chidhambaranathan r", "link": "http://dl.acm.org/author_page.cfm?id=99658750298"}, {"name": "chirag garg", "link": "http://dl.acm.org/author_page.cfm?id=99658744497"}, {"name": "arnab roy", "link": "http://dl.acm.org/author_page.cfm?id=99658745538"}, {"name": "v r devanathan", "link": "http://dl.acm.org/author_page.cfm?id=81100444294"}, {"name": "shankar balachandran", "link": "http://dl.acm.org/author_page.cfm?id=81100277084"}, {"name": "v kamakoti", "link": "http://dl.acm.org/author_page.cfm?id=81456627809"}], "title": "ProWATCh: A Proactive Cross-Layer Workload-Aware Temperature Management Framework for Low-Power Chip Multi-Processors", "citations": [], "Metrics": {"Downloads (12 months)": "95\n", "Downloads (6 weeks) ": "9\n", "Downloads (cumulative)": "95\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "india", "university": "indian institute of technology madras", "affiliation_string": "indian institute of technology madras chennai india", "city": "madras", "Name": "milan patnaik"}, {"country": "india", "university": "indian institute of technology madras", "affiliation_string": "indian institute of technology madras chennai india", "city": "madras", "Name": "chidhambaranathan r"}, {"country": "india", "university": "indian institute of technology madras", "affiliation_string": "indian institute of technology madras chennai india", "city": "madras", "Name": "chirag garg"}, {"country": "india", "university": "indian institute of technology madras", "affiliation_string": "indian institute of technology madras chennai india", "city": "madras", "Name": "arnab roy"}, {"country": "India", "university": null, "affiliation_string": "texas instruments ltd bengaluru india", "city": "bengaluru", "Name": "v r devanathan"}, {"country": "india", "university": "indian institute of technology madras", "affiliation_string": "indian institute of technology madras chennai india", "city": "madras", "Name": "shankar balachandran"}, {"country": "india", "university": "indian institute of technology madras", "affiliation_string": "indian institute of technology madras chennai india", "city": "madras", "Name": "v kamakoti"}]}, "Article No.: 25": {"references": ["G. Antonini. 2003. SPICE equivalent circuits of frequency domain responses. IEEE Trans. Electromagnetic Compatabil. 45, 3, 502--512.\n", "Karim Arabi , Resve Saleh , Xiongfei Meng, Power Supply Noise in SoCs: Metrics, Management, and Measurement, IEEE Design & Test, v.24 n.3, p.236-244, May 2007[doi>10.1109/MDT.2007.79]\n", "Tsung-Hao Chen , Charlie Chung-Ping Chen, Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods, Proceedings of the 38th annual Design Automation Conference, p.559-562, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379023]\n", "E. Chiprout, Fast flip-chip power grid analysis via locality and grid shells, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.485-488, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382626]\n", "Abhijit Dharchoudhury , Rajendran Panda , David Blaauw , Ravi Vaidyanathan , Bogdan Tutuianu , David Bearden, Design and analysis of power distribution networks in PowerPC microprocessors, Proceedings of the 35th annual Design Automation Conference, p.738-743, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277229]\n", "Zhuo Feng , Peng Li, Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Nahi H. Abdul Ghani , Farid N. Najm, Fast vectorless power grid verification using an approximate inverse technique, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629962]\n", "Q. He, D. Chen, and D. Jiao. 2012. From layout directly to simulation: A first-principle guided circuit simulator of linear complexity and its efficient parallelization. IEEE Trans. Compon. Packag. Manufact. Technol. 2, 4, 687--699.\n", "Asim Husain, Models For Interconnect Capacitance Extraction, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.167, March 26-28, 2001\n", "Yi-Min Jiang , Kwang-Ting Cheng, Vector generation for power supply noise estimation and verification of deep submicron designs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.2, p.329-340, April 2001[doi>10.1109/92.924055]\n", "Hailin Jiang , Malgorzata Marek-Sadowska, Power gating scheduling for power/ground noise reduction, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391716]\n", "Hailin Jiang , Malgorzata Marek-Sadowska , Sani R. Nassif, Benefits and Costs of Power-Gating Technique, Proceedings of the 2005 International Conference on Computer Design, p.559-566, October 02-05, 2005[doi>10.1109/ICCD.2005.34]\n", "W. Kao, C. Lo, M. Basel, and R. Singh. 2001. Parasitic extraction: Current state of the art and future trends. Proc. IEEE 89, 5, 729--739.\n", "J. N. Kozhaya , S. R. Nassif , F. N. Najm, A multigrid-like technique for power grid analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.10, p.1148-1160, November 2006[doi>10.1109/TCAD.2002.802271]\n", "Y. Le Coz and R. Iverson. 1992. A stochastic algorithm for high speed capacitance extraction in integrated circuits. Solid-State Electron. 35, 7, 1005--1012.\n", "Y. Le Coz and J. Jere. 1993. An improved floating-random-walk algorithm for solving the multi-dielectric Dirichlet problem. IEEE Trans. Microwave Theory Techniq. 41, 2, 325--329.\n", "Yu-Min Lee , Yahong Cao , Tsung-Hao Chen , J. M. Wang , C. C.-P. Chen, HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.797-806, November 2006[doi>10.1109/TCAD.2005.847938]\n", "S. Lin, M. Nagata, K. Shimazaki, K. Satoh, M. Sumita, H. Tsujikawa, and A. Yang. 2004. Full-chip vectorless dynamic PI analysis and verification against 100uV/100ps-resolution measurement. In Proceedings of the Custom Integrated Circuits Conference (CICC'04). 509--512.\n", "Y. Liu, B. Wang, M. Xu, X. Liu, J. Chen, and M. Desmith. 2008. Correlation of on-die capacitance for power delivery network. In Proceedings of the IEEE-EPEP Conference on Electrical Performance on Electronic Packaging (EPEP'08). 123--126.\n", "Changbo Long , Lei He, Distributed sleep transistor network for power reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.9, p.937-946, September 2004[doi>10.1109/TVLSI.2004.832939]\n", "Mattan Kamon , Steve McCormick , Ken Sheperd, Interconnect parasitic extraction in the digital IC design methodology, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.223-231, November 07-11, 1999, San Jose, California, USA\n", "Rajendran Panda , David Blaauw , Rajat Chaudhry , Vladimir Zolotov , Brian Young , Ravi Ramaraju, Model and analysis for combined package and on-chip power grid simulation, Proceedings of the 2000 international symposium on Low power electronics and design, p.179-184, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344574]\n", "Joel Phillips , L. Miguel Silveira, Poor Man's TBR: A Simple Model Reduction Scheme, Proceedings of the conference on Design, automation and test in Europe, p.20938, February 16-20, 2004\n", "Haifeng Qian , S. R. Nassif , S. S. Sapatnekar, Power grid analysis using random walks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.8, p.1204-1224, November 2006[doi>10.1109/TCAD.2005.850863]\n", "Haifeng Qian , S. R. Nassif , S. S. Sapatnekar, Early-stage power grid analysis for uncertain working modes, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.5, p.676-682, May 2005[doi>10.1109/TCAD.2005.846370]\n", "Yiyu Shi , Lei He, Modeling and design for beyond-the-die power integrity, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California\n", "Jaskirat Singh , Sachin S. Sapatnekar, A fast algorithm for power grid design, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055153]\n", "X.-D. Sheldon Tan , C.-J. Richard Shi, Fast power/ground network optimization based on equivalent circuit modeling, Proceedings of the 38th annual Design Automation Conference, p.550-554, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379021]\n", "J. Zhao, J. Zhang, and J. Fang. 1998. Effects of power/ground via distribution on the power/ground performance of C4/BGA packages. In Proceedings of the IEEE Topical Meeting on Electrical Performance on Electronic Packaging (EPEP'98). 177--180.\n", "H. Zheng, B. Krauter, and L. Pileggi. 2003. On-package decoupling optimization with package macromodels. In Proceedings of the Custom Integrated Circuits Conference (CICC'03). 723--726.\n", "Cheng Zhuo , Jiang Hu , Min Zhao , Kangsheng Chen, Power Grid Analysis and Optimization Using Algebraic Multigrid, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.4, p.738-751, April 2008[doi>10.1109/TCAD.2008.917587]\n", "Cheng Zhuo , Gustavo Wilke , Ritochit Chakraborty , Alaeddin Aydiner , Sourav Chakravarty , Wei-Kai Shih, A silicon-validated methodology for power delivery modeling and simulation, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429434]\n", "Cheng Zhuo , Houle Gan , Wei-Kai Shih, Early-Stage Power Grid Design: Extraction, Modeling and Optimization, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593129]\n"], "doi": "doi>10.1145/2700246", "ref_links": {}, "abstract": "Power integrity has become increasingly important for sub-32nm designs. Many prior works have discussed power grid design and optimization in the post-layout stage, when design change is inevitably expensive and difficult. In contrast, during the early stage of a development cycle, designers have more flexibility to improve the design quality. However, there are several fundamental challenges at early stage when the design database is not complete, including extraction, modeling, and optimization. This article tackles these fundamental issues of early-stage power grid design from architecture to layout. The proposed methods have been silicon validated on 32nm on-market chips and successfully applied to a 22nm design for its early-stage power grid design. The findings from such practices reveal that, for sub-32nm chips, an intrinsic on-die capacitance and power gate scheme may have more significant impact than expected on power integrity, and needs to be well addressed at early stage.", "authors": [{"name": "cheng zhuo", "link": "http://dl.acm.org/author_page.cfm?id=81452600992"}, {"name": "houle gan", "link": "http://dl.acm.org/author_page.cfm?id=89558801157"}, {"name": "wei-kai shih", "link": "http://dl.acm.org/author_page.cfm?id=81552968956"}, {"name": "alaeddin a aydiner", "link": "http://dl.acm.org/author_page.cfm?id=81553251756"}], "title": "A Cross-Layer Approach for Early-Stage Power Grid Design and Optimization", "citations": [], "Metrics": {"Downloads (12 months)": "141\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "141\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "intel corporation hillsboro or", "city": null, "Name": "cheng zhuo"}, {"country": null, "university": null, "affiliation_string": "intel corporation hillsboro or", "city": null, "Name": "houle gan"}, {"country": null, "university": null, "affiliation_string": "intel corporation hillsboro or", "city": null, "Name": "wei-kai shih"}, {"country": null, "university": null, "affiliation_string": "intel corporation hillsboro or", "city": null, "Name": "alaeddin a aydiner"}]}, "Article No.: 23": {"references": ["L. F. Abbott. 1999. Lapicque's introduction of the integrate-and-fire model neuron (1907). Brain Res. Bull. 50, 303--304.\n", "P. E. Allen and D. R. Holberg. 2002. CMOS Analog Circuit Design. Oxford University Press.\n", "J. V. Arthur and K. Boahen. 2011. Silicon-neuron design: A dynamical systems approach. IEEE Trans. Circ. Syst. 58, 1034--1043.\n", "T. Asai , Y. Kanazawa , Y. Amemiya, A subthreshold MOS neuron circuit based on the Volterra system, IEEE Transactions on Neural Networks, v.14 n.5, p.1308-1312, September 2003[doi>10.1109/TNN.2003.816357]\n", "R. Jacob Baker, CMOS Circuit Design, Layout, and Simulation, Wiley-IEEE Press, 2010\n", "A. Bindal and S. Hamedi-Hagh. 2007. The design of a new spiking neuron using dual work function silicon nanowire transistors. Nanotechnol. 18, 9.\n", "L. Binstock and H. Lecar. 1969. Ammonium ion currents in the squid giant axon. J. General Physiol. 53, 342--361.\n", "R. Brasselet, S. Panzeri, N. K. Logothetis, and C. Kayser. 2012. Neurons with stereotyped and rapid responses provide a reference frame for relative temporal coding in primate auditory cortex. J. Neurosci. 32, 2998--3008.\n", "M. A. B. Brazier. 1951. The Electrical Activity of the Nervous System: A Textbook for Students. Pitman.\n", "R. Brette and W. Gerstner. 2005. Adaptive exponential integrate-and-fire model as an effective description of neuronal activity. J. Neurophysiol. 94, 3637--3642.\n", "N. Burkitt, A Review of the Integrate-and-fire Neuron Model: I. Homogeneous Synaptic Input, Biological Cybernetics, v.95 n.1, p.1-19, June 2006[doi>10.1007/s00422-006-0068-6]\n", "Andrew S. Cassidy , Julius Georgiou , Andreas G. Andreou, 2013 Special Issue: Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization, Neural Networks, 45, p.4-26, September, 2013[doi>10.1016/j.neunet.2013.05.011]\n", "Y.-K. Chang, C.-S. Wang, and C.-K. Wang. 2007. A 8-bit 500-KS/s low power SAR ADC for bio-medical applications. In Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC'07). 228--231.\n", "S. M. Chase and E. D. Young. 2007. First-spike latency information in single neurons increases when referenced to population onset. Proc. Nat. Acad. Sci. 104, 5175--5180.\n", "K. S. Cole and A. L. Hodgkin. 1939. Membrane and protoplasm resistance in the squid giant axon. J. General Physiol. 22, 671--687.\n", "E. Culurciello and A. Andreou. 2003. An 8-bit, 1mW successive approximation ADC in SOI CMOS. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'03). 301--304.\n", "P. Dautriche. 2011. Analog design trends and challenges in 28 and 20nm CMOS technology. In Proceedings of the European Solid-State Device Research Conference (ESSCIRC'11). 1--4.\n", "N. Ding and J. Z. Simon. 2012. Neural coding of continuous speech in auditory cortex during monaural and dichotic listening. J. Neurophysiol. 107, 78--89.\n", "I. E. Ebong and P. Mazumder. 2012. CMOS and memristor-based neural network design for position detection. Proc. IEEE 100, 2050--2060.\n", "R. Fitzhugh. 1961. Impulses and physiological states in theoretical models of nerve membrane. Biophys. J. 1, 445--466.\n", "A. K. Friesz, A. C. Parker, C. Zhou, K. Ryu, J. M. Sanders, H.-S. P. Wong, and J. Deng. 2007. A biomimetic carbon nanotube synapse circuit. In Proceedings of the Biomedical Engineering Society Annual Fall Meeting (BMES'07).\n", "Wulfram Gerstner , Werner Kistler, Spiking Neuron Models: An Introduction, Cambridge University Press, New York, NY, 2002\n", "D. J. Griffiths and R. College. 1999. Introduction to Electrodynamics. Prentice Hall, Upper Saddle River, NJ.\n", "X. Guo, X. Qi, and J. G. Harris. 2007. A time-to-first-spike CMOS image sensor. IEEE Sens. J. 7, 1165.\n", "I. S. Han. 2006. Mixed-signal neuron-synapse implementation for large-scale neural network. Neurocomput. 69, 1860--1867.\n", "P. J. Harpe, C. Zhou, Y. Bi, N. P. Van Der Meijs, X. Wang, K. Philips, G. Dolmans, and H. De Groot. 2011. A 26 W 8 bit 10 MS/s asynchronous SAR ADC for low energy radios. IEEE J. Solid-State Circ. 46, 1585--1595.\n", "R. M. Harris-Warrick. 1992. Dynamic Biological Networks: The Stomatogastric Nervous System. MIT Press.\n", "W. Himmelbauer and A. G. Andreou. 1997. Log-domain circuits in subthreshold MOS. In Proceedings of the 40<sup>th</sup> IEEE Midwest Symposium on Circuits and Systems (MWSCAS'97). 26--30.\n", "A. L. Hodgkin and A. F. Huxley. 1952. A quantitative description of membrane current and its application to conduction and excitation in nerve. J. Physiol. 117, 500.\n", "Miao Hu , Hai Li , Qing Wu , Garrett S. Rose, Hardware realization of BSB recall function using memristor crossbar arrays, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228448]\n", "G. Indiveri. 2003. A low-power adaptive integrate-and-fire neuron circuit. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 820--823.\n", "G. Indiveri, E. Chicca, and R. J. Douglas. 2009. Artificial cognitive systems: From VLSI networks of spiking neurons to neuromorphic cognition. Cogn. Comput. 1, 119--127.\n", "G. Indiveri and T. K. Horiuchi. 2011. Frontiers in neuromorphic engineering. Frontiers Neurosci. 5, 118.\n", "G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. Van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. H\u00e4fliger, and S. Renaud. 2011. Neuromorphic silicon neuron circuits. Frontiers Neurosci. 5, 73.\n", "H. Jaeger. 2001. The \u201cecho state\u201d approach to analysing and training recurrent neural networks-with an erratum note. German Nat. Res. Center Inf. Technol. 148, 34.\n", "O. Jensen, B. Gips, T. O. Bergmann, and M. Bonnefond. 2014. Temporal coding organized by coupled alpha and gamma oscillations prioritize visual processing. Trends Neurosci. 37, 7, 357--369.\n", "A. Joubert, B. Belhadj, and R. H\u00e9liot. 2011. A robust and compact 65 nm LIF analog neuron for computational purposes. In Proceedings of the 9<sup>th</sup> IEEE International Conference on New Circuits and Systems (NEWCAS'11). 9--12.\n", "A. Joubert, B. Belhadj, O. Temam, and R. Heliot. 2012. Hardware spiking neurons design: Analog or digital? In Proceedings of the IEEE International Joint Conference on Neural Networks (IJCNN'12). 1--5.\n", "B. Katz and B. Katz. 1966. Nerve, Muscle, and Synapse. McGraw-Hill, New York.\n", "Y. Kim, Y. Zhang, and P. Li. 2012. A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning. In Proceedings of the IEEE International SOC Conference (SOCC'12). 328--333.\n", "T. Le-Ngoc and F. Trans. 2005. Channel equalization system and method. https://www.google.com/patents/US20030016770.\n", "Yun Young Lee , Sam Harwell , Sarfraz Khurshid , Darko Marinov, Temporal code completion and navigation, Proceedings of the 2013 International Conference on Software Engineering, May 18-26, 2013, San Francisco, CA, USA\n", "Yamei Li , Lili He, First-Order Continuous-Time Sigma-Delta Modulator, Proceedings of the 8th International Symposium on Quality Electronic Design, p.229-232, March 26-28, 2007[doi>10.1109/ISQED.2007.77]\n", "Beiye Liu , Yiran Chen , Bryant Wysocki , Tingwen Huang, The circuit realization of a neuromorphic computing system with memristor-based synapse design, Proceedings of the 19th international conference on Neural Information Processing, November 12-15, 2012, Doha, Qatar[doi>10.1007/978-3-642-34475-6_43]\n", "Y.-H. Liu and X.-J. Wang. 2001. Spike-frequency adaptation of a generalized leaky integrate-and-fire model neuron. J. Comput. Neurosci. 10, 25--45.\n", "Wolfgang Maass , Henry Markram, On the computational power of circuits of spiking neurons, Journal of Computer and System Sciences, v.69 n.4, p.593-616, December 2004[doi>10.1016/j.jcss.2004.04.001]\n", "C. Mead and M. Ismail. 1989. Analog VLSI Implementation of Neural Systems. Springer.\n", "S. Millner, A. Gr\u00fcbl, K. Meier, J. Schemmel, and M.-O. Schwartz. 2010. A VLSI implementation of the adaptive exponential integrate-and-fire neuron model. http://papers.nips.cc/paper/3995-a-vlsi-implementation-of-the-adaptive-exponential-integrate-and-fire-neuron-model.pdf.\n", "Liam Paninski , Jonathan W. Pillow , Eero P. Simoncelli, Maximum Likelihood Estimation of a Stochastic Integrate-and-Fire Neural Encoding Model, Neural Computation, v.16 n.12, p.2533-2561, December 2004[doi>10.1162/0899766042321797]\n", "S. Panzeri, N. Brunel, N. K. Logothetis, and C. Kayser. 2010. Sensory neural codes using multiplexed temporal scales. Trends Neurosci. 33, 111--120.\n", "V. Patil and S. Shimpi. 2011. Handwritten English character recognition using neural network. Elixir Comput. Sci. Engin. 41, 5587--5591.\n", "X. Qi, X. Guo, and J. G. Harris. 2004. A time-to-first spike CMOS imager. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 824--827.\n", "R. Q. Quiroga and S. Panzeri. 2013. Principles of Neural Coding. CRC Press.\n", "Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., New York, NY, 2000\n", "D. S. Reich, F. Mechler, K. P. Purpura, and J. D. Victor. 2000. Interspike intervals, receptive fields, and information encoding in primary visual cortex. The J. Neurosci. 20, 1964--1974.\n", "Rahul Sarpeshkar, Analog versus digital: extrapolating from electronics to neurobiology, Neural Computation, v.10 n.7, p.1601-1638, Oct. 1998[doi>10.1162/089976698300017052]\n", "D. J. Sauer. 1996. Wide frequency range CMOS relaxation oscillator with variable hysteresis. http://www.google.dj/patents/US5497127.\n", "Mrcio Cherem Schneider , Carlos Galup-Montoro, CMOS Analog Design Using All-Region MOSFET Modeling, Cambridge University Press, New York, NY, 2010\n", "Benjamin Schrauwen , Jeroen Defour , David Verstraeten , Jan Van Campenhout, The introduction of time-scales in reservoir computing, applied to isolated digits recognition, Proceedings of the 17th international conference on Artificial neural networks, September 09-13, 2007, Porto, Portugal\n", "R. Z. Shi and T. K. Horiuchi. 2003. A summating, exponentially-decaying CMOS synapse for spiking neural systems. In Proceedings of the Conference on Neural Information Processing Systems (NIPS'03).\n", "C. Shoushun and A. Bermak. 2005. A low power CMOS imager based on time-to-first-spike encoding and fair AER. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05). 5306--5309.\n", "J. Sikarwar and R. Gurjar. 2012. A low-cost first-order sigma-delta converter design and analysis in 0.18 \u03bc m technology. http://www.ijera.com/papers/Vol2_issue1/DD21668671.pdf.\n", "K. Ueno. 2010. CMOS Voltage and Current Reference Circuits Consisting of Subthreshold MOSFETs. Solid State Circuits Technologies. Intech Press.\n", "Ken Ueno , Tetsuya Hirose , Tetsuya Asai , Yoshihito Amemiya, A 1-\u00b5W 600-ppm/\u00b0C current reference circuit consisting of subthreshold CMOS circuits, IEEE Transactions on Circuits and Systems II: Express Briefs, v.57 n.9, p.681-685, September 2010[doi>10.1109/TCSII.2010.2056051]\n", "A. Van Schaik. 2001. Building blocks for electronic spiking neural networks. Neural Netw. 14, 617--628.\n", "D. Wei and J. G. Harris. 2004. Signal reconstruction from spiking neuron models. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 353--356.\n", "Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010\n", "Jayawan H. B. Wijekoon , Piotr Dudek, 2008 Special Issue: Compact silicon neuron circuit with spiking and bursting behaviour, Neural Networks, v.21 n.2-3, p.524-534, March, 2008[doi>10.1016/j.neunet.2007.12.037]\n", "J. H. Wijekoon and P. Dudek. 2008b. Integrated circuit implementation of a cortical neuron. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'08). 1784--1787.\n", "R. Wojtyna and T. Talaska. 2006. Transresistance CMOS neuron for adaptive neural networks implemented in hardware. Bull. Polish Acad. Sci. Tech. Sci. 54, 4.\n", "H. Wu, B. Li, M. Zou, W. Huang, and Y. Wang. 2011. An 1.2 V 8-bit 1-MS/s single-input res-cap segment SAR ADC for temperature sensor in LTE. In Proceedings of the IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC'11). 1--2.\n", "M. L. Ya, S. Khan, A. N. Nordin, A. Z. Alam, J. Omar, K. A. S. Al-Khateeb, M. R. Islam, and A. W. Naji. 2011. A low-cost first-order sigma-delta converter design and analysis. In Proceedings of the Instrumentation and Measurement Technology Conference (I2MTC'11). 1--5.\n", "F. M. Yaul and A. P. Chandrakasan. 2014. 11.3 A 10b 0.6 nW SAR ADC with data-dependent energy savings using LSB-first successive approximation. In Proceedings of the IEEE International Solid-State Circuits Conference; Digest of Technical Papers (ISSCC'14). 198--199.\n", "K. Yeh, C.-W. Chen, D. Lo, and K. F. Liu. 2012. Neural-network fuzzy control for chaotic tuned mass damper systems with time delays. J. Vibrat. Control 18, 785--795.\n", "Ben Yuhas , Nirwan Ansari, Neural Networks in Telecommunications, Springer Publishing Company, Incorporated, 2012\n", "Y. Zhu, C.-H. Chan, U.-F. Chio, S.-W. Sin, U. Seng-Pan, R. P. Martins, and F. Aloberti. 2010. A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS. IEEE J. Solid-State Circ. 45, 1111--1121.\n", "Q. Zou , Y. Bornat , J. Tomas , S. Renaud , A. Destexhe, Real-time simulations of networks of Hodgkin-Huxley neurons using analog circuits, Neurocomputing, v.69 n.10-12, p.1137-1140, June, 2006[doi>10.1016/j.neucom.2005.12.061]\n"], "doi": "doi>10.1145/2738040", "ref_links": {"61": "http://www.ijera.com/papers/Vol2_issue1/DD21668671.pdf.", "56": "http://www.google.dj/patents/US5497127.", "47": "http://papers.nips.cc/paper/3995-a-vlsi-implementation-of-the-adaptive-exponential-integrate-and-fire-neuron-model.pdf."}, "abstract": "This article presents our research towards developing novel and fundamental methodologies for data representation using spike-timing-dependent encoding. Time encoding efficiently maps a signal's amplitude information into a spike time sequence that represents the input data and offers perfect recovery for band-limited stimuli. In this article, we pattern the neural activities across multiple timescales and encode the sensory information using time-dependent temporal scales. The spike encoding methodologies for autonomous classification of time-series signatures are explored using near-chaotic reservoir computing. The proposed spiking neuron is compact, low power, and robust. A hardware implementation of these results is expected to produce an agile hardware implementation of time encoding as a signal conditioner for dynamical neural processor designs.", "authors": [{"name": "chenyuan zhao", "link": "http://dl.acm.org/author_page.cfm?id=99658746963"}, {"name": "bryant t wysocki", "link": "http://dl.acm.org/author_page.cfm?id=81466643499"}, {"name": "yifang liu", "link": "http://dl.acm.org/author_page.cfm?id=81414612101"}, {"name": "clare d thiem", "link": "http://dl.acm.org/author_page.cfm?id=99658746987"}, {"name": "nathan r mcdonald", "link": "http://dl.acm.org/author_page.cfm?id=81466641864"}, {"name": "yang yi", "link": "http://dl.acm.org/author_page.cfm?id=99658750357"}], "title": "Spike-Time-Dependent Encoding for Neuromorphic Processors", "citations": [], "Metrics": {"Downloads (12 months)": "215\n", "Downloads (6 weeks) ": "17\n", "Downloads (cumulative)": "215\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of kansas", "city": null, "Name": "chenyuan zhao"}, {"country": null, "university": null, "affiliation_string": "air force research laboratory", "city": null, "Name": "bryant t wysocki"}, {"country": null, "university": null, "affiliation_string": "google inc", "city": null, "Name": "yifang liu"}, {"country": null, "university": null, "affiliation_string": "air force research laboratory", "city": null, "Name": "clare d thiem"}, {"country": null, "university": null, "affiliation_string": "air force research laboratory", "city": null, "Name": "nathan r mcdonald"}]}, "Article No.: 30": {"references": ["P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, et al. 2004. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 \u03bc m2 SRAM cell. In Proceedings of the IEEE International Electron Devices Meeting Technical Digest (IEDM'04). 657--660.\n", "C. Bencher, H. Dai, and Y. Chen. 2009. Gridded design rule scaling: Taking the CPU toward the 16nm node. Proc. SPIE Optic. Microlithograph. 7274, 22.\n", "L. Burn. 2010. Lithography candidates for the 16nm, 11nm, and 8nm logic nodes. http://www.semi.org.cn/DownLoad/DownLoading.aspx?flag=videoPPT&fileName;=201009181155305000.pdf.\n", "X. Chen, S. Samavedam, V. Narayanan, K. Stein, C. Hobbs, et al. 2008. A cost effective 32nm high-K/metal gate CMOS technology for low power applications with single-metal/gate-first process. In Proceedings of the Symposium on VLSI Technology (VLSIT'08). 88--89.\n", "K.-L. Cheng, C. C. Wu, Y. P. Wang, D.-W. Lin, C. M. Chu, and Y. Y. Tarng. 2007. A highly scaled, high performance 45nm bulk logic CMOS technology with 0.242 \u03bc m2 SRAM cell. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'07). 243--246.\n", "C. H. Diaz, K. Goto, H. T. Huang, Y. Yasuda, C. P. Tsao, et al. 2008. 32nm gate-first high-k/metal-gate technology for high performance low power applications. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'08). 1--4.\n", "B. Greene, Q. Liang, K. Amarnath, Y. Wang, J. Schaeffer, and M. Cai. 2009. High performance 32nm SOI CMOS with high-k/metal gate and 0.149\u03bc m2 SRAM and ultra low-k back end with eleven levels of copper. In Proceedings of the Symposium on VLSI Technology (VLSIT'09). 140--141.\n", "R. T. Greenway, R. Hendel, K. Jeong, A. B. Kahng, J. S. Petersen, Z. Rao, and M. C. Smayling. 2009. Nanowire volatile RAM as an alternative to SRAM interference assisted lithography for patterning of 1D gridded design. Proc. SPIE Alternat. Lithograph. Technol. 7271.\n", "J. R. Heath. 2008. Superlattice nanowire pattern transfer (SNAP). Accounts Chem. Res. 41, 12, 1609--1617.\n", "C.-H. Jan, P. Bai, J. Choi, G. Curello, S. Jacobs, et al. 2005. A 65nm ultra low power logic platform technology using uni-axial strained silicon transistors. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'05). 60--63.\n", "B. Keeth, R. J. Baker, B. Johnson, and F. Lin. 2008. Introduction to DRAM. In DRAM Circuit Design: Fundamental and High-Speed Topics. Wiley, 1--31.\n", "E. Leobandung, H. Nayakama, D. Mocuta, K. Miyamoto, M. Angyal, et al. 2005. High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell. In Symposium on VLSI Technology Digest of Technical Papers (VLSIT'05). 126--127.\n", "T. Martensson, P. Carlberg, M. Borgstrom, L. Montelius, W. Seifert, and L. Samuelson. 2004. Nanowire arrays defined by nanoimprint lithography. Nano Lett. 4, 4, 699--702.\n", "K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, et al. 2007. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100&percnt; Pb-free packaging. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'07). 247--250.\n", "S. Narasimha, K. Onishi, H. M. Nayfeh, A. Waite, M. Weybright, and J. Johnson. 2006. High performance 45-nm SOI technology with enhanced strain, porous low-k BEOL, and immersion lithography. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'06). 1--4.\n", "Pritish Narayanan , Jorge Kina , Pavan Panchapakeshan , Chi On Chui , Csaba Andras Moritz, Integrated Device\u2013Fabric Explorations and Noise Mitigation in Nanoscale Fabrics, IEEE Transactions on Nanotechnology, v.11 n.4, p.687-700, July 2012[doi>10.1109/TNANO.2012.2189413]\n", "S. Natarajan, M. Armstrong, M. Bost, R. Brain, M. Brazier, and C.-H. Chang. 2008. A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171\u03bc m2 SRAM cell size in a 291Mb array. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'08). 1--3.\n", "Pavan Panchapakeshan , Pritish Narayanan , Csaba Andras Moritz, N3ASICs: Designing nanofabrics with fine-grained CMOS integration, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.196-202, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941504]\n", "P. Panchapakeshan, P. Vijayakumar, P. Narayanan, C. O. Chui, and C. A. Moritz. 2011b. 3-D integration requirements for hybrid nanoscale-CMOS fabrics. In Proceedings of the IEEE International Conference on Nanotechnology (NANO'11). 849--853.\n", "Predictive Technology Model. 2012. PTM. www.eas.asu.edu/\u223cptm/.\n", "M. Rahman, P. Narayanan, and C. A. Moritz. 2011. N<sup>3</sup>ASIC based nanowire volatile RAM. In Proceedings of the IEEE International Conference on Nanotechnology (NANO'11). 1097--1101.\n", "Mostafizur Rahman , Pritish Narayanan , Santosh Khasanvis , John Nicholson , Csaba Andras Moritz, Experimental prototyping of beyond-CMOS nanowire computing fabrics, Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, July 15-17, 2013, New York, New York\n", "A. Steegen, R. Mo, R. Mann, M.-C. Sun, M. Eller, et al. 2005. 65nm cmos technology for low power applications. In IEEE International Electronic Devices Meeting Technical Digest (IEDM'05). 64--67.\n", "Synopsys Inc. 2009. Sentaurus device users' manual, version C-2009. http://www.synopsys.com/home.aspx.\n", "J. Vounckx, N. Azemard, and P. Maurine. 2006. Power and timing modeling, optimization and simulation. In Integrated Circuit and System Design, Springer, 25--28.\n", "D. Wang, B. A. Sheriff, M. Mcalpine, and J. R. Heath. 2008. Development of high density silicon nanowire arrays for electronics applications. Nano Res. 1, 1, 9--21.\n"], "doi": "doi>10.1145/2714567", "ref_links": {"23": "http://www.synopsys.com/home.aspx.", "2": "http://www.semi.org.cn/DownLoad/DownLoading.aspx?flag=videoPPT&fileName;=201009181155305000.pdf."}, "abstract": "Maintaining benefits of CMOS technology scaling is becoming challenging, primarily due to increased manufacturing complexities and unwanted passive power dissipations. This is particularly challenging in SRAM, where manufacturing precision and leakage power control are critical issues. To alleviate these challenges, we proposed a novel volatile memory alternative to SRAM callednanowire volatile RAM(NWRAM). Due to NWRAM's regular grid-based layout and innovative circuit style, manufacturing complexities are reduced and, at the same time, considerable benefits are attained in terms of performance and leakage power reduction. In this article we elaborate NWRAM's circuit aspects and manufacturability, and quantify benefits at 16nm technology node through simulation against state-of-the-art 6T-SRAM and gridded 8T-SRAM designs. Our results show that when lower bounds in design rules are considered, 10T-NWRAM's read and write time are 1.38x and 2x faster, and the leakage power is 14x better in comparison to high-performance 6T-SRAM. Similarly the 10T-NWRAM achieves 1.3x and 1.9x read and write performance, and 35x leakage power improvements compared to high-performance 8T-SRAM. 10T-NWRAM's density is comparable to 6T-SRAM and 8T-SRAM for lower bounds, but exhibits higher active power in similar comparisons. This article details all benchmarking results and provides thorough analysis of NWRAM's evaluations.", "authors": [{"name": "mostafizur rahman", "link": "http://dl.acm.org/author_page.cfm?id=81502659194"}, {"name": "santosh khasanvis", "link": "http://dl.acm.org/author_page.cfm?id=81490688384"}, {"name": "csaba andras moritz", "link": "http://dl.acm.org/author_page.cfm?id=81466642118"}], "title": "Nanowire Volatile RAM as an Alternative to SRAM", "citations": [], "Metrics": {"Downloads (12 months)": "114\n", "Downloads (6 weeks) ": "10\n", "Downloads (cumulative)": "114\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of massachusetts amherst ma", "city": null, "Name": "mostafizur rahman"}, {"country": null, "university": null, "affiliation_string": "university of massachusetts amherst ma", "city": null, "Name": "santosh khasanvis"}, {"country": null, "university": null, "affiliation_string": "university of massachusetts amherst ma", "city": null, "Name": "csaba andras moritz"}]}, "Article No.: 26": {"references": ["Benny Akesson , Po-Chun Huang , Fabien Clermidy , Denis Dutoit , Kees Goossens , Yuan-Hao Chang , Tei-Wei Kuo , Pascal Vivet , Drew Wingard, Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan[doi>10.1145/2039370.2039374]\n", "Maryam Bahmani , Abbas Sheibanyrad , Frederic Petrot , Florentine Dubois , Paolo Durante, A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.9-14, August 19-21, 2012[doi>10.1109/ISVLSI.2012.19]\n", "Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]\n", "S. Borkar , R. Cohn , G. Cox , S. Gleason , T. Gross, Warp: an integrated solution of high-speed parallel computing, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.330-339, November 12-17, 1988, Orlando, Florida, USA\n", "Nizar Dahir , Ra'ed Al-Dujaily , Alex Yakovlev , Petros Missailidis , Terrence Mak, Deadlock-free and plane-balanced adaptive routing for 3D networks-on-chip, Proceedings of the Fifth International Workshop on Network on Chip Architectures, December 01-01, 2012, Vancouver, British Columbia, Canada[doi>10.1145/2401716.2401724]\n", "W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]\n", "Florian Darve , Abbas Sheibanyrad , Pascal Vivet , Frederic Petrot, Physical Implementation of an Asynchronous 3D-NoC Router Using Serial Vertical Links, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.25-30, July 04-06, 2011[doi>10.1109/ISVLSI.2011.59]\n", "Florentine Dubois , Abbas Sheibanyrad , Frederic Petrot , Maryam Bahmani, Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs, IEEE Transactions on Computers, v.62 n.3, p.609-615, March 2013[doi>10.1109/TC.2011.239]\n", "Chris Fallin , Greg Nazario , Xiangyao Yu , Kevin Chang , Rachata Ausavarungnirun , Onur Mutlu, MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.1-10, May 09-11, 2012[doi>10.1109/NOCS.2012.8]\n", "Jose Flich , Tor Skeie , Andres Mejia , Olav Lysne , Pedro Lopez , Antonio Robles , Jose Duato , Michihiro Koibuchi , Tomas Rokicki , Jose Carlos Sancho, A Survey and Evaluation of Topology-Agnostic Deterministic Routing Algorithms, IEEE Transactions on Parallel and Distributed Systems, v.23 n.3, p.405-425, March 2012[doi>10.1109/TPDS.2011.190]\n", "Sahar Foroutan, Abbas Sheibanyrad, and Frederic Petrot. 2014. Assignment of vertical-links to routers in vertically-partially-connected 3-D-NoCs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 33, 1208--1218.\n", "Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]\n", "Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Kyungsu Kang, Luca Benini, and Giovanni De Micheli. 2014. Cost-effective design of mesh-of-tree interconnect for multi-core clusters with 3-D stacked L2 scratchpad memory. IEEE Trans. VLSI Syst. (to appear).\n", "Nishit Kapadia , Sudeep Pasricha, A Power Delivery Network Aware Framework for Synthesis of 3D Networks-on-Chip with Multiple Voltage Islands, Proceedings of the 2012 25th International Conference on VLSI Design, p.262-267, January 07-11, 2012[doi>10.1109/VLSID.2012.81]\n", "Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]\n", "Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Reetuparna Das , Yuan Xie , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A novel dimensionally-decomposed router for on-chip communication in 3D architectures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250680]\n", "Michihiro Koibuchi , Akira Funahashi , Akiya Jouraku , Hideharu Amano, L-Turn Routing: An Adaptive Routing in Irregular Networks, Proceedings of the 2001 International Conference on Parallel Processing, p.383-392, September 03-07, 2001\n", "M. Pawan Kumar , Anish S. Kumar , Srinivasan Murali , Luca Benini , Kamakoti Veezhinathan, A Method for Integrating Network-on-Chip Topologies with 3D ICs, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.60-65, July 04-06, 2011[doi>10.1109/ISVLSI.2011.74]\n", "Jinho Lee , Dongwoo Lee , Sunwook Kim , Kiyoung Choi, Deflection routing in 3D network-on-chip with limited vertical bandwidth, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013[doi>10.1145/2505011]\n", "Jinho Lee, Dongwoo Lee, Sunwook Kim, and Kiyoung Choi. 2013b. Deflection routing in 3D network-on-chip with TSV serialization. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'13). 29--34.\n", "Feihui Li , Chrysostomos Nicopoulos , Thomas Richardson , Yuan Xie , Vijaykrishnan Narayanan , Mahmut Kandemir, Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Proceedings of the 33rd annual international symposium on Computer Architecture, p.130-141, June 17-21, 2006[doi>10.1109/ISCA.2006.18]\n", "Cheng Liu , Lei Zhang , Yinhe Han , Xiaowei Li, Vertical interconnects squeezing in symmetric 3D mesh network-on-chip, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.357-362, January 25-28, 2011, Yokohama, Japan\n", "Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]\n", "I. Loi , F. Angiolini , S. Fujita , S. Mitra , L. Benini, Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.124-134, January 2011[doi>10.1109/TCAD.2010.2065990]\n", "Olav Lysne , Tor Skeie , Sven-Arne Reinemo , Ingebjorg Theiss, Layered Routing in Irregular Networks, IEEE Transactions on Parallel and Distributed Systems, v.17 n.1, p.51-65, January 2006[doi>10.1109/TPDS.2006.12]\n", "Hiroki Matsutani, Paul Bogdan, Radu Marculescu, Yasuhiro Take, Daisuke Sasaki, Hao Zhang, Michihiro Koibuchi, Tadahiro Kuroda, and Hideharu Amano. 2013. A case for wireless 3D NoCs for CMPs. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'13). 23--28.\n", "A. Mejia , J. Flich , J. Duato , Sven-Arne Reinemo , Tor Skeie, Segment-based routing: an efficient fault-tolerant routing algorithm for meshes and Tori, Proceedings of the 20th international conference on Parallel and distributed processing, p.105-105, April 25-29, 2006, Rhodes Island, Greece\n", "Jin Ouyang , Jing Xie , Matthew Poremba , Yuan Xie, Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California\n", "Dongkook Park , Soumya Eachempati , Reetuparna Das , Asit K. Mishra , Yuan Xie , N. Vijaykrishnan , Chita R. Das, MIRA: A Multi-layered On-Chip Interconnect Router Architecture, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.251-261, June 21-25, 2008[doi>10.1109/ISCA.2008.13]\n", "Sudeep Pasricha, Exploring serial vertical interconnects for 3D ICs, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630061]\n", "Sudeep Pasricha, A Framework for TSV Serialization-aware Synthesis of Application Specific 3D Networks-on-Chip, Proceedings of the 2012 25th International Conference on VLSI Design, p.268-273, January 07-11, 2012[doi>10.1109/VLSID.2012.82]\n", "Amir-Mohammad Rahmani , Khalid Latif , Kameswar Rao Vaddina , Pasi Liljeberg , Juha Plosila , Hannu Tenhunen, Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999957]\n", "Jos\u00e9 Carlos Sancho , Antonio Robles , Jos\u00e9 Duato, A Flexible Routing Scheme for Networks of Workstations, Proceedings of the Third International Symposium on High Performance Computing, p.260-267, October 16-18, 2000\n", "Jos\u00e9 Carlos Sancho , Antonio Robles , Jos\u00e9 Duato, A New Methodology to Computer Deadlock-Free Routing Tables for Irregular Networks, Proceedings of the 4th International Workshop on Network-Based Parallel Computing: Communication, Architecture, and Applications, p.45-60, January 08, 2000\n", "M. D. Schroeder , A. D. Birrell , M. Burrows , H. Murray , R. M. Needham , T. L. Rodeheffer , E. H. Satterthwaite , C. P. Thacker, Autonet: a high-speed, self-configuring local area network using point-to-point links, IEEE Journal on Selected Areas in Communications, v.9 n.8, p.1318-1335, September 2006[doi>10.1109/49.105178]\n", "Ciprian Seiculescu , Srinivasan Murali , Luca Benini , Giovanni De Micheli, SunFloor 3D: a tool for networks on chip topology synthesis for 3D systems on chips, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Tor Skeie , Olav Lysne , Ingebj\u00f8rg Theiss, Layered Shortest Path (LASH) Routing in Irregular System Area Networks, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.194, April 15-19, 2002\n", "Tor Skeie , Frank Olaf Sem-Jacobsen , Samuel Rodrigo , Jos\u00e9 Flich , Davide Bertozzi , Simone Medardoni, Flexible DOR routing for virtualization of multicore chips, Proceedings of the 11th international conference on System-on-chip, p.73-76, October 05-07, 2009, Tampere, Finland\n", "Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]\n", "Tilera. 2009. The TILE-GxTM processor family. http://www.tilera.com/products/processors.\n", "Paul Wettin , Jacob Murray , Ryan Kim , Xinmin Yu , Partha Pratim Pande , Deukhyoun Heo, Performance evaluation of wireless NoCs in presence of irregular network routing strategies, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]\n", "Jie Wu and Li Sheng. 1999. Deadlock-free routing in irregular networks using prefix routing. In Proceedings of the International Symposium on Computer Architecture (ISCA'99). 424--430.\n", "Thomas Canhao Xu, Pasi Liljeberg, and Hannu Tenhunen. 2010. A study of through silicon via impact to 3D network-on-chip design. In Proceedings of the International Conference on Electronics and Information Engineering (ICEIE'10). V1-333--V1-337.\n", "Yi Xu, Yu Du, Bo Zhao, Xiuyi Zhou, Youtao Zhang, and Jun Yang. 2009. A low-radix and low-diameter 3D interconnection network design. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'09). 30--42.\n", "Shan Yan and Bill Lin. 2011. Design of application-specific 3D networks-on-chip architectures. In 3D Integration for NoC-Based SoC Architectures. Springer, 167--191.\n", "Mingyang Zhu, Jinho Lee, and Kiyoung Choi. 2012. An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth. In Proceedings of the International Conference on VLSI and System-on-Chip (VLSI-SoC'12). 18--23.\n"], "doi": "doi>10.1145/2751560", "ref_links": {"40": "http://www.tilera.com/products/processors."}, "abstract": "3Dintegrated circuits(3D ICs) usingthrough-silicon vias(TSVs) allow to envision the stacking of dies with different functions and technologies, using as an interconnect backbone a 3Dnetwork-on-chip(NoC). However, partial vertical connection in 3D NoCs seems unavoidable because of the large overhead of TSV itself (e.g., large footprint, low fabrication yield, additional fabrication processes) as well as the heterogeneity in dimension. This article proposes an energy-efficient deadlock-free routing algorithm for 3D mesh topologies where vertical connections partially exist. By introducing some rules for selecting elevators (i.e., vertical links between dies), the routing algorithm can eliminate the dedicated virtual channel requirement. In this article, the rules themselves as well as the proof of deadlock freedom are given. By eliminating the virtual channels for deadlock avoidance, the proposed routing algorithm reduces the energy consumption by 38.9&percnt; compared to a conventional routing algorithm. When the virtual channel is used for reducing the head-of-line blocking, the proposed routing algorithm increases performance by up to 23.1&percnt; and 6.9&percnt; on average.", "authors": [{"name": "jinho lee", "link": "http://dl.acm.org/author_page.cfm?id=84460095557"}, {"name": "kyungsu kang", "link": "http://dl.acm.org/author_page.cfm?id=99658743594"}, {"name": "kiyoung choi", "link": "http://dl.acm.org/author_page.cfm?id=81452601575"}], "title": "REDELF: An Energy-Efficient Deadlock-Free Routing for 3D NoCs with Partial Vertical Connections", "citations": [], "Metrics": {"Downloads (12 months)": "145\n", "Downloads (6 weeks) ": "13\n", "Downloads (cumulative)": "145\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "philippines", "university": "national university", "affiliation_string": "seoul national university seoul south korea", "city": "manila", "Name": "jinho lee"}, {"country": null, "university": null, "affiliation_string": "samsung gyeonggi-do korea", "city": null, "Name": "kyungsu kang"}, {"country": "philippines", "university": "national university", "affiliation_string": "seoul national university seoul south korea", "city": "manila", "Name": "kiyoung choi"}]}, "Article No.: 27": {"references": ["Kanak Agarwal , Kevin Nowka , Harmander Deogun , Dennis Sylvester, Power Gating with Multiple Sleep Modes, Proceedings of the 7th International Symposium on Quality Electronic Design, p.633-637, March 27-29, 2006[doi>10.1109/ISQED.2006.102]\n", "N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. 2009. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'09). 33--42.\n", "A. Alhussien, C. Wang, and N. Bagherzadeh. 2010. A scalable delay insensitive asynchronous NoC with adaptive routing. In Proceedings of the 17<sup>th</sup> IEEE International Conference on Telecommunications (ICT'10). 995--1002.\n", "Arnab Banerjee , Robert Mullins , Simon Moore, A Power and Energy Exploration of Network-on-Chip Architectures, Proceedings of the First International Symposium on Networks-on-Chip, p.163-172, May 07-09, 2007[doi>10.1109/NOCS.2007.6]\n", "Andrea Bartolini , Matteo Cacciari , Andrea Tilli , Luca Benini , Matthias Gries, A virtual platform environment for exploring power, thermal and reliability management control strategies in high-performance multicores, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785553]\n", "E. Beign\u00e9 , F. Clermidy , S. Miermont , P. Vivet, Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.129-138, April 07-10, 2008\n", "E. Beigne , P. Vivet, Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture, Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems, p.172, March 13-15, 2006[doi>10.1109/ASYNC.2006.16]\n", "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]\n", "Leticia Bolzani , Andrea Calimera , Alberto Macii , Enrico Macii , Massimo Poncino, Enabling concurrent clock and power gating in an industrial design flow, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]\n", "J. C. Butcher. 2003. Numerical Methods for Ordinary Differential Equations. Wiley.\n", "Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-aware power gating for concurrent leakage and aging optimization, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594264]\n", "Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-aware sleep transistor design for reliable power-gating, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531618]\n", "Trevor E. Carlson , Wim Heirman , Lieven Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063454]\n", "Ajanta Chakraborty , Mark R. Greenstreet, Efficient Self-Timed Interfaces for Crossing Clock Domains, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.78, May 12-15, 2003\n", "Xi Chen , Zheng Xu , Hyungjun Kim , Paul V. Gratz , Jiang Hu , Michael Kishinevsky , Umit Ogras , Raid Ayoub, Dynamic voltage and frequency scaling for shared resources in multicore processor designs, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488874]\n", "M. H. Chowdhury, J. Gjanci, and P. Khaled. 2008. Innovative power gating for leakage reduction. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'08). 1568--1571.\n", "Simone Corbetta , Davide Zoni , William Fornaciari, A Temperature and Reliability Oriented Simulation Framework for Multi-core Architectures, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.51-56, August 19-21, 2012[doi>10.1109/ISVLSI.2012.22]\n", "Reetuparna Das , Satish Narayanasamy , Sudhir K. Satpathy , Ronald G. Dreslinski, Catnap: energy proportional multiple network-on-chip, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485950]\n", "T. Ducroux, G. Haugou, V. Risson, and P. Vivet. 2013. Fast and accurate power annotated simulation: Application to a many-core architecture. In Proceedings of the 23<sup>rd</sup> International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'13). 191--198.\n", "A. Elshazly, R. Inti, M. Talegaonkar, and P. K. Hanumolu. 2012. A 1.5GHz 1.35mW 112dBc/Hz in-band noise digital phase-locked loop with 50fs/mV supply-noise sensitivity. In Proceedings of the Symposium on VLSI Circuits (VLSIC'12). 188--189.\n", "M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]\n", "Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]\n", "Ming-yu Hsieh , Arun Rodrigues , Rolf Riesen , Kevin Thompson , William Song, A framework for architecture-level power, area, and thermal simulation and its application to network-on-chip design exploration, ACM SIGMETRICS Performance Evaluation Review, v.38 n.4, March 2011[doi>10.1145/1964218.1964229]\n", "Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]\n", "Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Andrew B. Kahng , Bill Lin , Siddhartha Nath, Explicit modeling of control and data for improved NoC router estimation, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228430]\n", "Hugo Lebreton , Pascal Vivet, Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.463-466, April 07-09, 2008[doi>10.1109/ISVLSI.2008.71]\n", "Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.1, p.1-29, April 2013[doi>10.1145/2445572.2445577]\n", "Sheng Li , Ke Chen , Jung Ho Ahn , Jay B. Brockman , Norman P. Jouppi, CACTI-P: architecture-level modeling for SRAM-based structures with advanced leakage reduction techniques, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California\n", "Linear Technology. 2013. Ltc3589 datasheet. http://cds.linear.com/docs/en/datasheet/3589ff.pdf.\n", "Mieszko Lis , Pengju Ren , Myong Hyon Cho , Keun Sup Shim , Christopher W. Fletcher , Omer Khan , Srinivas Devadas, Scalable, accurate multicore simulation in the 1000-core era, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.175-185, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762734]\n", "Changbo Long , Lei He, Distributed sleep transistor network for power reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.9, p.937-946, September 2004[doi>10.1109/TVLSI.2004.832939]\n", "A. J. Martin and M. Nystrom. 2006. Asynchronous techniques for system-on-chip design. Proc. IEEE 94, 6, 1089--1120.\n", "Ivan Miro Panades , Alain Greiner, Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures, Proceedings of the First International Symposium on Networks-on-Chip, p.83-94, May 07-09, 2007[doi>10.1109/NOCS.2007.14]\n", "Asit K. Mishra , Aditya Yanamandra , Reetuparna Das , Soumya Eachempati , Ravi Iyer , N. Vijaykrishnan , Chita R. Das, RAFT: A router architecture with frequency tuning for on-chip networks, Journal of Parallel and Distributed Computing, v.71 n.5, p.625-640, May, 2011[doi>10.1016/j.jpdc.2010.09.005]\n", "Umit Y. Ogras , Radu Marculescu , Puru Choudhary , Diana Marculescu, Voltage-frequency island partitioning for GALS-based networks-on-chip, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278509]\n", "S. Prabhu, B. Grot, P. Gratz, and J. Hu. 2009. Ocin_tsim-DVFS aware simulator for NoCs. http://homepages.inf.ed.ac.uk/bgrot/pubs/TSIM_SAW09.pdf.\n", "J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. 2005. SESC simulator. http://sesc.sourceforge.net.\n", "Luis F. G. Sarmenta , Gill A. Pratt , Stephen A. Ward, Rational clocking [digital systems design], Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.271-278, October 02-04, 1995\n", "K. Shi and D. Howard. 2006. Sleep transistor design and implementation - Simple concepts yet challenges to be optimum. In Proceedings of the International Symposium on VLSI Design, Automation, and Test (VDAT'06). 1--4.\n", "V. Soteriou, N. Eisley, H. Wang, B. Li, and L.-S. Peh. 2006. Polaris: A system-level roadmap for on-chip interconnection networks. In Proceedings of the International Conference on Computer Design (ICCD'06). 134--141.\n", "J. Srinivasan. 2011. An overview of static power dissipation. http://wenku.baidu.com/view/6215a71455270722192ef711.html.\n", "F. Terraneo, D. Zoni, and W. Fornaciari. 2013. A cycle accurate simulation framework for asynchronous NoC design. In Proceedings of the International Symposium on System-on-Chip (SOC'13).\n", "Yvain Thonnart , Pascal Vivet , Fabien Clermidy, A fully-asynchronous low-power framework for GALS NoC integration, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n", "David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]\n", "Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]\n", "Davide Zoni , Simone Corbetta , William Fornaciari, HANDS: heterogeneous architectures and networks-on-chip design and simulation, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333721]\n", "D. Zoni and W. Fornaciari. 2015. Sources of the simulation flow. http://hipeaclab.deib.polimi.it.\n", "D. Zoni and W. Fornaciari. 2012. A sensor-less NBTI mitigation methodology for NoC architectures. In Proceedings of the IEEE International SOC Conference (SOCC'12). 340--345.\n", "Davide Zoni , William Fornaciari, Sensor-wise methodology to face NBTI stress of NoC buffers, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France\n"], "doi": "doi>10.1145/2751561", "ref_links": {"37": "http://homepages.inf.ed.ac.uk/bgrot/pubs/TSIM_SAW09.pdf.", "38": "http://sesc.sourceforge.net.", "48": "http://hipeaclab.deib.polimi.it.", "42": "http://wenku.baidu.com/view/6215a71455270722192ef711.html.", "30": "http://cds.linear.com/docs/en/datasheet/3589ff.pdf."}, "abstract": "Networks-on-chip(NoCs) are a widely recognized viable interconnection paradigm to support the multi-core revolution. One of the major design issues of multicore architectures is still the power, which can no longer be considered mainly due to the cores, since the NoC contribution to the overall energy budget is relevant. To face both static and dynamic power while balancing NoC performance, different actuators have been exploited in literature, mainlydynamic voltage frequency scaling(DVFS) and power gating. Typically, simulation-based tools are employed to explore the huge design space by adopting simplified models of the components. As a consequence, the majority of state-of-the-art on NoC power-performance optimization do not accurately consider timing and power overheads of actuators, or (even worse) do not consider them at all, with the risk of overestimating the benefits of the proposed methodologies.This article presents a simulation framework for power-performance analysis of multicore architectures with specific focus on the NoC. It integrates accurate power gating and DVFS models encompassing also their timing and power overheads. The value added of our proposal is manyfold: (i) DVFS and power gating actuators are modeled starting from SPICE-level simulations; (ii) such models have been integrated in the simulation environment; (iii) policy analysis support is plugged into the framework to enable assessment of different policies; (iv) a flexible GALS (globally asynchronous locally synchronous) support is provided, covering both handshake and FIFO re-synchronization schemas. To demonstrate both the flexibility and extensibility of our proposal, two simple policies exploiting the modeled actuators are discussed in the article.", "authors": [{"name": "davide zoni", "link": "http://dl.acm.org/author_page.cfm?id=81501681240"}, {"name": "william fornaciari", "link": "http://dl.acm.org/author_page.cfm?id=81548033674"}], "title": "Modeling DVFS and Power-Gating Actuators for Cycle-Accurate NoC-Based Simulators", "citations": [], "Metrics": {"Downloads (12 months)": "76\n", "Downloads (6 weeks) ": "13\n", "Downloads (cumulative)": "76\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "italy", "university": null, "affiliation_string": "politecnico di milano milano italy", "city": null, "Name": "davide zoni"}, {"country": "italy", "university": null, "affiliation_string": "politecnico di milano milano italy", "city": null, "Name": "william fornaciari"}]}, "Article No.: 20": {"references": [], "doi": "doi>10.1145/2767131", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "yiyu shi", "link": "http://dl.acm.org/author_page.cfm?id=99658752146"}, {"name": "takashi sato", "link": "http://dl.acm.org/author_page.cfm?id=99658747124"}], "title": "Introduction to: Special Issue on Cross-Layer System Design", "citations": [], "Metrics": {"Downloads (12 months)": "126\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "126\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "sudan", "university": "university of science and technology", "affiliation_string": "missouri university of science and technology", "city": "umm durman", "Name": "yiyu shi"}, {"country": "japan", "university": "kyoto university", "affiliation_string": "kyoto university", "city": "kyoto", "Name": "takashi sato"}]}, "Article No.: 29": {"references": ["Ravindra K. Ahuja , \u00d6zlem Ergun , James B. Orlin , Abraham P. Punnen, A survey of very large-scale neighborhood search techniques, Discrete Applied Mathematics, v.123 n.1-3, p.75-102, 15 November 2002[doi>10.1016/S0166-218X(01)00338-9]\n", "Thomas B\u00e4ck, David B. Fogel, and Zbigniew Michalewicz. 2000. Evolutionary Computation: Basic Algorithms and Operators, Vol. 1. CRC Press.\n", "Steven Balensiefer, Lucas Kreger-Stickles, and Mark Oskin. 2005a. QUALE: Quantum architecture layout evaluator. Proc. SPIE 5815, 103--114.\n", "Steven Balensiefer , Lucas Kregor-Stickles , Mark Oskin, An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures, ACM SIGARCH Computer Architecture News, v.33 n.2, p.186-196, May 2005[doi>10.1145/1080695.1069986]\n", "Adriano Barenco, Charles H. Bennett, Richard Cleve, David P. Divincenzo, Norman Margolus, Peter Shor, Tycho Sleator, John A. Smolin, and Harald Weinfurter. 1995. Elementary gates for quantum computation. Phys. Rev. A52, 5, 3457.\n", "Mahdi Bashiri and Hossein Karimi. 2012. Effective heuristics and meta-heuristics for the quadratic assignment problem with tuned parameters and analytical comparisons. J. Industr. Engin. Int. 8, 1, 1--9.\n", "Rainer E. Burkard and Franz Rendl. 1984. A thermodynamically motivated simulation procedure for combinatorial optimization problems. Euro. J. Oper. Res. 17, 2, 169--174.\n", "Juan I. Cirac and Peter Zoller. 1995. Quantum computations with cold trapped ions. Phys. Rev. Lett. 74, 20, 4091.\n", "Andrew W. Cross. 2005. Synthesis and evaluation of fault-tolerant quantum computer architectures. Ph.D. dissertation. MIT, Cambridge, MA. http://dspace.mit.edu/handle/1721.1/30175\n", "Andrew W. Cross , David P. Divincenzo , Barbara M. Terhal, A comparative code study for quantum fault tolerance, Quantum Information & Computation, v.9 n.7, p.541-572, July 2009\n", "Kenneth Alan De Jong, An analysis of the behavior of a class of genetic adaptive systems., University of Michigan, Ann Arbor, MI, 1975\n", "David Deutsch. 1989. Quantum computational networks. Proc. Royal Soc. London. A. Math. Phys. Sci. 425, 73--90.\n", "Mohammad Javad Dousti , Massoud Pedram, Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany\n", "Marshall L. Fisher, The Lagrangian Relaxation Method for Solving Integer Programming Problems, Management Science, v.50 n.12 Supplement, p.1861-1871, December 2004[doi>10.1287/mnsc.1040.0263]\n", "Michel Gendreau , Jean-Yves Potvin, Handbook of Metaheuristics, Springer Publishing Company, Incorporated, 2010\n", "Fred Glover and Manuel Laguna. 1999. Tabu search. In Handbook of Combinatorial Optimization. Springer, 2093--2229.\n", "David E. Goldberg and Deb Kalyanmoy. 1991. A comparative analysis of selection schemes used in genetic algorithms. In Foundations of Genetic Algorithms. Morgan Kaufmann, San Fransisco, 69--93.\n", "H. Goudarzi , M. J. Dousti , A. Shafaei , M. Pedram, Design of a universal logic block for fault-tolerant realization of any logic operation in trapped-ion quantum circuits, Quantum Information Processing, v.13 n.5, p.1267-1299, May       2014[doi>10.1007/s11128-013-0725-3]\n", "Markus Grassl. 2003. Circuits for quantum error-correcting codes. http://iaks-www.ira.uka.de/home/grassl/QECC/index.html.\n", "Lov K. Grover, A fast quantum mechanical algorithm for database search, Proceedings of the twenty-eighth annual ACM symposium on Theory of computing, p.212-219, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237814.237866]\n", "Hartmut H\u00e4ffner, Christian F. Roos, and Rainer Blatt. 2008. Quantum computing with trapped ions. Phys. Rep. 469, 4, 155--203.\n", "D. Hucul , M. Yeo , S. Olmschenk , C. Monroe , W. K. Hensinger , J. Rabchuk, On the transport of atomic ions in linear and multidimensional ion trap arrays, Quantum Information & Computation, v.8 n.6, p.501-578, July 2008\n", "Nemanja Isailovic. 2010. An investigation into the realities of a quantum datapath. Ph.D. dissertation. University of California, Berkeley, CA. http://www.eecs.berkeley.edu/Pubs/TechRpts/2010/EECS-2010-60.pdf.\n", "David Kielpinski, Christopher Monroe, and David J. Wineland. 2002. Architecture for a large-scale ion-trap quantum computer. Nature 417, 6890, 709--711.\n", "Thaddeus D. Ladd, Fedor Jelezko, Raymond Laflamme, Yasunobu Nakamura, Christopher Monroe, and Jeremy L. O'Brien. 2010. Quantum computers. Nature 464, 7285, 45--53.\n", "Dmitri Maslov, Gerhard W. Dueck, and Nathan Scott. 2005. Reversible logic synthesis benchmarks page. http://www.cs.uvic.ca/\u223cdmaslov.\n", "Tzvetan S. Metodi, Darshan D. Thaker, Andrew W. Cross, Frederic T. Chong, and Isaac L. Chuang. 2006. Scheduling physical operations in a quantum information processor. In Proceedings of the Defense and Security Symposium. International Society for Optics and Photonics, 62440T.\n", "Mina C. Moghadam, Naser Mohammadzadeh, Mehdi Sedighi, and Morteza Saheb ZAMANI. 2013. A hierarchical layout generation method for quantum circuits. In Proceedings of the 17<sup>th</sup> CSI International Symposium on Computer Architecture and Digital Systems (CADS'13). 51--57.\n", "Naser Mohammadzadeh , Mehdi Sedighi , Morteza Saheb Zamani, Quantum physical synthesis: Improving physical design by netlist modifications, Microelectronics Journal, v.41 n.4, p.219-230, April, 2010[doi>10.1016/j.mejo.2010.02.005]\n", "Naser Mohammadzadeh , Morteza Saheb Zamani , Mehdi Sedighi, Auxiliary qubit selection: a physical synthesis technique for quantum circuits, Quantum Information Processing, v.10 n.2, p.139-154, April     2011[doi>10.1007/s11128-010-0183-0]\n", "Naser Mohammadzadeh, Morteza Saheb Zamani, and Mehdi Sedighi. 2012. Gate location changing: An optimization technique for quantum circuits. World Sci. Int. J. Quantum Inf. 10, 3, 1250037.1-1250037.20.\n", "Naser Mohammadzadeh , Morteza Saheb Zamani , Mehdi Sedighi, Quantum circuit physical design methodology with emphasis on physical synthesis, Quantum Information Processing, v.13 n.2, p.445-465, February  2014[doi>10.1007/s11128-013-0661-2]\n", "Naser Mohammadzadeh , Tayebeh Bahreini , Hossein Badri, Optimal ILP-based approach for gate location assignment and scheduling in quantum circuits, Modelling and Simulation in Engineering, 2014, p.7-7, January 2014[doi>10.1155/2014/571374]\n", "Christopher Monroe and Jungsang Kim. 2013. Scaling the ion trap quantum processor. Sci. 339, 6124, 1164--1169.\n", "Mauricio G. C. Resende. 2001. Greedy randomized adaptive search procedures (GRASP). Encyclopedia Optimizat. 2, 373--382.\n", "Sartaj Sahni , Teofilo Gonzalez, P-Complete Approximation Problems, Journal of the ACM (JACM), v.23 n.3, p.555-565, July 1976[doi>10.1145/321958.321975]\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "Jadranka Skorin-Kapo. 1990. Tabu search applied to the quadratic assignment problem. ORSA J. Comput. 2, 1, 33--45.\n", "Andrew M. Steane. 2003. Overhead and noise threshold of fault-tolerant quantum error correction. Phys. Rev. A68, 4.\n", "Robin C. Sterling, Hwanjit Rattanasonti, Sebastian Weidt, Kimberley Lake, Prasanna Srinivasan, Simon Webster, Marcus Schultze-Kraft, and Winfried Hensinger. 2013. Two-dimensional ion trap lattice on a microchip. http://arxiv.org/abs/1302.3781.\n", "Krysta M. Svore , Alfred V. Aho , Andrew W. Cross , Isaac Chuang , Igor L. Markov, A Layered Software Architecture for Quantum Computing Design Tools, Computer, v.39 n.1, p.74-83, January 2006[doi>10.1109/MC.2006.4]\n", "Krista Svore, Andrew Cross, Alfred Aho, Isaac Chuang, and Igor Markov. 2004. Toward a software architecture for quantum computing design tools. In Proceedings of the 2<sup>nd</sup> International Workshop on Quantum Programming Languages (QPL'04). 145--162.\n", "Mark Whitney , Nemanja Isailovic , Yatish Patel , John Kubiatowicz, Automated generation of layout and control for quantum circuits, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy[doi>10.1145/1242531.1242546]\n", "Mark Gregory Whitney , John D. Kubiatowicz, Practical fault tolerance for quantum circuits, University of California at Berkeley, Berkeley, CA, 2009\n", "Mark G. Whitney , Nemanja Isailovic , Yatish Patel , John Kubiatowicz, A fault tolerant, area efficient architecture for Shor's factoring algorithm, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555802]\n", "David J. Wineland, C. Monroe, Wayne Itano, Dietrich Leibfried, Brian E. King, and Dawn M. Meekhof. 1997. Experimental issues in coherent quantum-state manipulation of trapped atomic ions. http://arxiv.org/abs/quant-ph/9710025.\n", "William K. Wootters and Zurek H. Wojciech. 1982. A single quantum cannot be cloned. Nature 299, 802--803.\n", "Maryam Yazdani , Morteza Saheb Zamani , Mehdi Sedighi, A quantum physical design flow using ILP and graph drawing, Quantum Information Processing, v.12 n.10, p.3239-3264, October   2013[doi>10.1007/s11128-013-0597-6]\n", "Christof Zalka. 1998. Simulating quantum systems on a quantum computer. Proc. Royal Soc. London Ser. A Math. Phys. Engin. Sci. 454, 1969, 313--322.\n", "Xiao-Hu Zhi, Qingxiao Wang, Hua Zhang, Xiaowei Yang, Chun-Guang Zhou, and Chao Liang. 2004. A discrete PSO method for generalized TSP problem. In Proceedings of International Conference on Machine Learning and Cybernetics (ICMLC'04). 2378--2383.\n"], "doi": "doi>10.1145/2766452", "ref_links": {"39": "http://arxiv.org/abs/1302.3781.", "25": "http://www.cs.uvic.ca/\u223cdmaslov.", "18": "http://iaks-www.ira.uka.de/home/grassl/QECC/index.html.", "45": "http://arxiv.org/abs/quant-ph/9710025.", "8": "http://dspace.mit.edu/handle/1721.1/30175", "22": "http://www.eecs.berkeley.edu/Pubs/TechRpts/2010/EECS-2010-60.pdf."}, "abstract": "Recent works on quantum physical design have pushed the scheduling and placement of quantum circuit into their prominent positions. In this article, a mixed integer nonlinear programming model is proposed for the placement and scheduling of quantum circuits in such a way that latency is minimized. The proposed model determines locations of gates and the sequence of operations. The proposed model is proved reducible to a quadratic assignment problem which is a well-known NP-complete combinatorial optimization problem. Since it is impossible to find the optimal solution of this NP-complete problem for large quantum circuits within a reasonable amount of time, a metaheuristic solution method is developed for the proposed model. Some experiments are conducted to evaluate the performance of the developed solution approach. Experimental results show that the proposed approach improves average latency by about 24.09&percnt; for the attempted benchmarks.", "authors": [{"name": "tayebeh bahreini", "link": "http://dl.acm.org/author_page.cfm?id=99658620979"}, {"name": "naser mohammadzadeh", "link": "http://dl.acm.org/author_page.cfm?id=81325489399"}], "title": "An MINLP Model for Scheduling and Placement of Quantum Circuits with a Heuristic Solution Approach", "citations": [], "Metrics": {"Downloads (12 months)": "65\n", "Downloads (6 weeks) ": "26\n", "Downloads (cumulative)": "65\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "iran", "university": "shahed university", "affiliation_string": "shahed university tehran iran", "city": "tehran", "Name": "tayebeh bahreini"}, {"country": "iran", "university": "shahed university", "affiliation_string": "shahed university tehran iran", "city": "tehran", "Name": "naser mohammadzadeh"}]}, "Article No.: 24": {"references": ["Martin Barke, Michael Kaergel, Weiyun Lu, Felix Salfelder, Lars Hedrich, Markus Olbrich, Martin Radetzki, and Ulf Schlichtmann. 2012. Robustness validation of integrated circuits and systems. In Proceedings of the Asia Symposium on Quality Electronic Design (ASQED'12). 145--154.\n", "Martin Barke, Veit B. Kleeberger, Christoph Werner, Doris Schmitt-Landsiedel, and Ulf Schlichtmann. 2013. Analysis of aging mitigation techniques for digital circuits considering recovery effects. In Proceedings of the EDA Workshop. 19--24.\n", "Martin Barke, Michael Kaergel, Markus Olbrich, and Ulf Schlichtmann. 2014. Robustness measurement of integrated circuits and its adaptation to aging effects. Microelectron. Reliab. 54, 6--7, 1058--1065.\n", "Franc Brglez. 1985. Neutral netlist of ten combinational benchmark circuits and a target translator in FORTRAN. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'85). 677--692.\n", "Ilja N. Bronstein, Konstantin A. Semendjajew, Gerhard Musiol, and Heiner Muhlig. 2005. Taschenbuch der Mathematik ( (6. Auflage) ed.). Verlag Harri Deutsch, Frankfurt am Main.\n", "Brent Bryan, Jeff Schneider, Robert C. Nichol, Christopher J. Miller, Christopher R. Genovese, and Larry Wasserman. 2005. Active learning for identifying function threshold boundaries. http://papers.nips.cc/paper/2940-active-learning-for-identifying-function-threshold-boundaries.pdf.\n", "Noel Cressie. 1990. The origins of kriging. Math. Geol. 22, 3, 239--253.\n", "Scott Davidson. 1999. ITC'99 benchmark circuits\u2014Preliminary results. In Proceedings of the IEEE International Test Conference (ITC'99). 1125.\n", "Behdis Eslamnour and Shoukat Ali. 2009. Measuring robustness of computing systems. Simul. Modell. Practice Theory 17, 9, 1457--1467.\n", "Ga\u00ebl Guennebaud, Benoit Jacob, Philip Avery, Abraham Bachrach, Sebastien Barthelemy, et al. 2010. Eigen v3. http://eigen.tuxfamily.org.\n", "Nicholas J. Higham, Accuracy and Stability of Numerical Algorithms, Society for Industrial and Applied Mathematics, Philadelphia, PA, 1996\n", "Dominik Lorenz, Georg Georgakos, and Ulf Schlichtmann. 2009. Aging analysis of circuit timing considering NBTI and HCI. In Proceedings of the IEEE International On-Line Testing Symposium (IOLTS'09). 3--8.\n", "Dominik Lorenz , Martin Barke , Ulf Schlichtmann, Aging analysis at gate and macro cell level, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California\n", "Jorge Nocedal and Stephen J. Wright. 1999. Numerical Optimization. Springer.\n", "Martin Radetzki, Oliver Bringmann, Wolfgang Nebel, Markus Olbrich, Felix Salfelder, and Ulf Schlichtmann. 2010. Robustheit nanoelektronischer Schaltungen und Systeme. In 4. GMM/GI/ITG-Fachtagung Zuver- l\u00e4ssigkeit und Entwurf (ZuE). 9--16. http://www.iti.uni-stuttgart.de/\u223cradetzki/publications/zue2010.pdf.\n", "SAE. 2007. Handbook for robustness validation of semiconductor devices in automotive applications-SAE international standard J1879. http://standards.sae.org/j1879_200710/.\n", "SAE. 2008. Handbook for robustness validation of automotive electrical/electronic modules---SAE international standard J1211. http://standards.sae.org/j1211_200904/.\n", "Udo Sobe , Karl-Heinz Rooch , Andreas Ripp , Michael Pronath, Robust Analog Design for Automotive Applications by Design Centering with Safe Operating Areas, Proceedings of the 9th international symposium on Quality Electronic Design, p.848-854, March 17-19, 2008\n", "Michael L. Stein. 1999. Interpolation of Spatial Data-Some Theory for Kriging. Springer.\n", "C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan , D. K. Beece , J. Piaget , N. Venkateswaran , J. G. Hemmett, First-Order Incremental Block-Based Statistical Timing Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2170-2180, October 2006[doi>10.1109/TCAD.2005.862751]\n", "Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]\n", "Kai-Chiang Wu , Diana Marculescu, Joint logic restructuring and pin reordering against NBTI-induced performance degradation, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n"], "doi": "doi>10.1145/2743022", "ref_links": {"16": "http://standards.sae.org/j1211_200904/.", "14": "http://www.iti.uni-stuttgart.de/\u223cradetzki/publications/zue2010.pdf.", "9": "http://eigen.tuxfamily.org.", "5": "http://papers.nips.cc/paper/2940-active-learning-for-identifying-function-threshold-boundaries.pdf.", "15": "http://standards.sae.org/j1879_200710/."}, "abstract": "The demands on system robustness and its immunity against perturbations are getting increasingly important. Nearly everybody has an intuitive understanding of what robustness means, but there is no proper way how to measure robustness of integrated circuits already during the design phase. Therefore, a general cross-layer robustness model and methods to quantitatively measure robustness are presented. Moreover, these methods are refined to predict the robustness against degradation of digital circuits due to aging effects.", "authors": [{"name": "martin barke", "link": "http://dl.acm.org/author_page.cfm?id=81496688606"}, {"name": "ulf schlichtmann", "link": "http://dl.acm.org/author_page.cfm?id=81100008833"}], "title": "A Cross-Layer Approach to Measure the Robustness of Integrated Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "75\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "75\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "germany", "university": "technische universitat munchen", "affiliation_string": "technische universitat munchen munchen germany", "city": "munich", "Name": "martin barke"}, {"country": "germany", "university": "technische universitat munchen", "affiliation_string": "technische universitat munchen munchen germany", "city": "munich", "Name": "ulf schlichtmann"}]}, "Article No.: 28": {"references": ["Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003[doi>10.1109/ICCAD.2003.130]\n", "ARM LTD. and TSMC LTD. 2012. ARM and TSMC collaborate to optimize next-generation 64-bit ARM processors for FinFET process technology. http://www.tsmc.com.\n", "Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]\n", "Ajay N. Bhoj , Niraj K. Jha, Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.11, p.1975-1988, November 2013[doi>10.1109/TVLSI.2012.2227850]\n", "Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011\n", "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]\n", "Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]\n", "David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]\n", "R. L. Burden and J. D. Faires. 2004. Interpolation and polynomial approximation. In Numerical Analysis, 8<sup>th</sup> Ed. Brooks Cole, Pacific Grove, CA.\n", "A. Carlson, Z. Guo, S. Balasubramanian, L. T. Pang, T.-J. K. Liu, and B. Nikolic. 2006. FinFET SRAM with enhanced read/write margins. In Proceedings of the International SOI Conference (SOI'06). 105--106.\n", "Saumya Chandra , Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Variation-tolerant dynamic power management at the system-level, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1220-1232, September 2009[doi>10.1109/TVLSI.2009.2019803]\n", "Hongliang Chang , Sachin S. Sapatnekar, Full-chip analysis of leakage power under process variations, including spatial correlations, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065716]\n", "James Donald , Margaret Martonosi, Power efficiency for variation-tolerant multicore processors, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165645]\n", "Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]\n", "D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong. 2001. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89, 3, 259--288.\n", "Siddharth Garg , Diana Marculescu , Sebastian X. Herbert, Process variation aware performance modeling and dynamic power management for multi-core systems, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California\n", "M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler. 2009. Running PARSEC 2.1 on M5. Tech. rep. The University of Texas at Austin, Department of Computer Science. http://www.cs.utexas.edu/\u223cparsec_m5/TR-09-32.pdf.\n", "GlobalFoundries. 2012. GLOBALFOUNDRIES unveils FinFET transistor architecture optimized for next-generation mobile devices. http://www.globalfoundries.com/newsroom/2012/20120920.aspx.\n", "S. Herbert and D. Marculescu. 2009. Variation-aware dynamic voltage/frequency scaling. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA'09). 301--312.\n", "Eric Humenay , David Tarjan , Kevin Skadron, Impact of process variations on multicore performance symmetry, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Intel Corporation. 2011. Intel's revolutionary 22 nm transistor technology. http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-DetailsPresentation.pdf.\n", "Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Chun-Yi Lee , Niraj K. Jha, FinFET-based power simulator for interconnection networks, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.1, p.1-18, March 2010[doi>10.1145/1721650.1721652]\n", "Chun-Yi Lee , Niraj K. Jha, Variable-Pipeline-Stage Router, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.9, p.1669-1682, September 2013[doi>10.1109/TVLSI.2012.2217401]\n", "C.-Y. Lee and N. K. Jha. 2014. FinCANON: A PVT-aware integrated delay and power modeling framework for FinFET-based caches and on-chip networks. IEEE Trans. VLSI Syst. 22, 5, 1150--1163.\n", "Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]\n", "Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]\n", "P. Mishra, A. Muttreja, and N. K. Jha. 2011. FinFET circuit design. In Nanoelectronic Circuit Design, N. K. Jha and D. Chen, Eds. Springer, 23--54.\n", "Naveen Muralimanohar , Rajeev Balasubramonian , Norman P. Jouppi, Architecting Efficient Interconnects for Large Caches with CACTI 6.0, IEEE Micro, v.28 n.1, p.69-79, January 2008[doi>10.1109/MM.2008.2]\n", "A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design (ICCD'07). 560--567.\n", "Patrick Ndai , Swarup Bhunia , Amit Agarwal , Kaushik Roy, Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput, IEEE Transactions on Computers, v.57 n.7, p.940-951, July 2008[doi>10.1109/TC.2008.40]\n", "E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, and C.-T. Chung. 2004. Turning silicon on its edge. IEEE Circ. Dev. Mag. 4, 1, 20--31.\n", "Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]\n", "Standard Performance Evaluation Corporation. 2006. SPEC2006. http://www.spec.org/cpu2006/.\n", "Synopsys. 2012. Sentaurus TCAD tool suite, version G-2012.06. 2012. http://www.synopsys.com.\n", "A. Tang, Y. Yang, C.-Y. Lee, and N. K. Jha. 2015. McPAT-PVT: Delay and power modeling framework for FinFET processor architectures under PVT variations. IEEE Trans. VLSI Syst. 23, 9, 1616--1627.\n", "Radu Teodorescu , Josep Torrellas, Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors, ACM SIGARCH Computer Architecture News, v.36 n.3, p.363-374, June 2008[doi>10.1145/1394608.1382152]\n", "Y. Yang and N. K. Jha. 2014. FinPrin: FinFET logic circuit analysis and optimization under PVT variations. IEEE Trans. VLSI Syst. 22, 12, 2462--2475.\n"], "doi": "doi>10.1145/2755564", "ref_links": {"34": "http://www.synopsys.com.", "16": "http://www.cs.utexas.edu/\u223cparsec_m5/TR-09-32.pdf.", "33": "http://www.spec.org/cpu2006/.", "17": "http://www.globalfoundries.com/newsroom/2012/20120920.aspx.", "1": "http://www.tsmc.com.", "20": "http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-DetailsPresentation.pdf."}, "abstract": "FinFET has begun replacing CMOS at the 22nm technology node and beyond. Compared to planar CMOS, FinFET has a higher on-current and lower leakage due to its double-gate structure. A FinFET-based system simulation framework can be very helpful to system architects for early-stage design-space exploration using this new technology. However, such a simulator does not exist. We fill this gap by presenting the details of one such simulation framework, called gem5-PVT, that we have developed. Our simulation framework combines and extends existing lower-level FinFET simulators to support timing, power, and thermal studies of FinFET-based chip multiprocessor systems underprocess, voltage, and temperature(PVT) variations. It uses a bottom-up modeling approach based on logic/memory cell libraries that have been very accurately characterized using TCAD device simulation. This allows accuracy to bubble up to the system level. The framework is modular and automated, hence enables system designers the flexibility to evaluate various system implementations. It is currently targeted at the 22nm FinFET technology. We report results for two case studies to demonstrate its usefulness. One study shows that more than 62.1\u00d7 system-level leakage reduction, at the same performance, is possible when using a particular FinFET logic style. Another study characterizes core-to-core frequency and power variations that result from underlying PVT variations and compares the effectiveness of variation-aware scheduling schemes.", "authors": [{"name": "xianmin chen", "link": "http://dl.acm.org/author_page.cfm?id=99658642672"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81501667152"}], "title": "gem5-PVT: A Framework for FinFET System Simulation under PVT Variations", "citations": [], "Metrics": {"Downloads (12 months)": "98\n", "Downloads (6 weeks) ": "10\n", "Downloads (cumulative)": "98\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "xianmin chen"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 21": {"references": ["M. Alam. 2008. Reliability- and process-variation aware design of integrated circuits. Microelectron. Reliab. 48, 1114--1122.\n", "Todd Austin , Valeria Bertacco , David Blaauw , Trevor Mudge, Opportunities and challenges for better than worst-case design, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120878]\n", "Todd Austin , David Blaauw , Trevor Mudge , Kriszti\u00e1n Flautner, Making Typical Silicon Matter with Razor, Computer, v.37 n.3, p.57-65, March 2004[doi>10.1109/MC.2004.1274005]\n", "L. Benini , E. Macii , M. Poncino , G. De Micheli, Telescopic units: a new paradigm for performance optimization of VLSI designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.3, p.220-232, November 2006[doi>10.1109/43.700720]\n", "L. Benini and G. D. Micheli. 2004. Networks on chips: A new paradigm for component-based MPSoC design. http://si2.epfl.ch/\u223cdemichel/publications/archive/2004/mpsoc.pdf.\n", "L. Benini , G. De Micheli , A. Lioy , E. Macii , G. Odasso , M. Poncino, Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting, IEEE Transactions on Computers, v.48 n.8, p.769-779, August 1999[doi>10.1109/12.795120]\n", "C. L. Berman, D. J. Hathaway, A. S. Lapaugh, and L. Trevillyan. 1990. Efficient techniques for timing corretion. In Proceedings of the IEEE International Symposium Circuits and Systems (ISCA'90). 415--419.\n", "D. Blaauw, S. Kalaiselvan, K. Lai, W.-H. Ma, S. Pant, C. Tokunaga, S. Das, and D. Bull. 2008. RAZOR-II: In-situ error detection and correction for PVT and SER tolerance. In Proceedings of the IEEE Solid State Circuits Conference (ISSCC'08). 400--401.\n", "Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]\n", "B. Bose , T. R. N. Rao, Theory of Unidirectional Error Correcting/Detecting Codes, IEEE Transactions on Computers, v.31 n.6, p.521-530, June 1982[doi>10.1109/TC.1982.1676034]\n", "K. A. Bowman, J. W. Tschanz, N. S. Kim, J. Lee, C. B. Wilkerson, S. L. Lu, T. Karnik, and V. K. De. 2008. Energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance. In Proceedings of the IEEE Solid State Circuits Conference (ISSCC'08). 402--623.\n", "K. A. Bowman, J. W. Tschanz, S.-L. L. Lu, P. A. Aseron, M. M. Khellah, A. Raychowdhury, B. M. Geuskens, C. Tokunaga, C. B. Wilkerson, T. Karnik, and V. K. De. 2011. A 45nm resilient microprocessor core for dynamic variation tolerance. IEEE J. Solid State Circ. 46, 1, 194--208.\n", "S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. 2006. A self-tuning dvs processor using delay-error detection and correction. IEEE J. Solid State Circ. 41, 4, 792--804.\n", "S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw. 2009. Razorii: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid State Circ. 44, 1, 32--48.\n", "Dan Ernst , Shidhartha Das , Seokwoo Lee , David Blaauw , Todd Austin , Trevor Mudge , Nam Sung Kim , Krisztian Flautner, Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation, IEEE Micro, v.24 n.6, p.10-20, November 2004[doi>10.1109/MM.2004.85]\n", "Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003\n", "M. Fojtik, D. Fick, Y. Kim, N. Pincknet, D. Harris, D. Blaauw, and D. Sylvester. 2012. Bubble razor: An architecture-independent approach to timing-error detection and correction. In Proceedings of the IEEE Solid State Circuits Conference (ISSCC'12). 488--490.\n", "Stephen B. Furber , Paul Day, Four-phase micropipeline latch control circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.247-253, June 1996[doi>10.1109/92.502196]\n", "A. Gaisler. 2015. LEON SPARC V8 processors. http://www.gaisler.com/.\n", "Swaroop Ghosh , Swarup Bhunia , Kaushik Roy, A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233628]\n", "S. Ghosh , S. Bhunia , K. Roy, CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1947-1956, November 2007[doi>10.1109/TCAD.2007.896305]\n", "S. Ghosh and K. Roy. 2010. Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era. Proc. IEEE 98, 10, 1718--1751.\n", "M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]\n", "S. Hauck. 1995. Asynchronous design methodologies: An overview. Proc. IEEE 83, 1, 69--93.\n", "N. K. Jha , S. -J. Wang, Design and synthesis of self-checking VLSI circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.6, p.878-887, November 2006[doi>10.1109/43.229762]\n", "Daniel R. Kelly , Braden J. Phillips, Arithmetic data value speculation, Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems Architecture, October 24-26, 2005, Singapore[doi>10.1007/11572961_28]\n", "Y. Kondo, N. Ikumi, K. Ueno, J. Mori, and M. Hirano. 1997. An early-completion-detecting alu for a 1GHz 64B datapath. In Proceedings of the IEEE Solid State Circuits Conference (ISSCC'97). 418--497.\n", "Bao Liu, Signal probability based statistical timing analysis, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403513]\n", "Bao Liu , Xuemei Chen , Fiona Teshome, Resilient and adaptive performance logic, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-16, August 2012[doi>10.1145/2287696.2287705]\n", "Shih-Lien Lu, Speeding Up Processing with Approximation Circuits, Computer, v.37 n.3, p.67-73, March 2004[doi>10.1109/MC.2004.1274006]\n", "G. Mago, Monotone Functions in Sequential Circuits, IEEE Transactions on Computers, v.22 n.10, p.928-933, October 1973[doi>10.1109/T-C.1973.223620]\n", "P. C. Mcgeer, R. K. Brayton, A. L. Sangiovanni-Vincentelli, and S. K. Sahni. 1991. Performance enhancement through the generalized bypass transform. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'91). 184--187.\n", "D. E. Muller and W. S. Bartky. 1959. A theory of asynchronous circuits. In Proceedings of the International Symposium on the Theory of Switching. 204--243.\n", "F. N. Najm, Transition density: a new measure of activity in digital circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.2, p.310-323, November 2006[doi>10.1109/43.205010]\n", "D. Ban\u00f1eres , J. Cortadella , M. Kishinevsky, Variable-latency design by function speculation, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Mauro Olivieri, Design of synchronous and asynchronous variable-latency pipelined multipliers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.2, p.365-376, April 2001[doi>10.1109/92.924058]\n", "Silicon Integration Initiative (SI2). 2015. Nangate open cell library. http://www.si2.org/openeda.si2.org/projects/nangatelib/.\n", "Montek Singh , Steven M. Nowick, MOUSETRAP: high-speed transition-signaling asynchronous pipelines, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.6, p.684-698, June 2007[doi>10.1109/TVLSI.2007.898732]\n", "Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010\n", "Yu-Shih Su , Da-Chung Wang , Shih-Chieh Chang , M. Marek-Sadowska, Performance Optimization Using Variable-Latency Design Style, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.10, p.1874-1883, October 2011[doi>10.1109/TVLSI.2010.2058874]\n", "I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989[doi>10.1145/63526.63532]\n", "T. Verhoeff. 1988. Delay-insensitive codes -- An overview. Distrib. Comput. 3, 1--8.\n", "Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010\n"], "doi": "doi>10.1145/2746341", "ref_links": {"4": "http://si2.epfl.ch/\u223cdemichel/publications/archive/2004/mpsoc.pdf.", "18": "http://www.gaisler.com/.", "36": "http://www.si2.org/openeda.si2.org/projects/nangatelib/."}, "abstract": "Traditional synchronous VLSI design requires that all computations in a logic stage complete in one clock cycle. This leads to increasingly pessimistic design as technology scaling introduces increasingly significant parametric variations that result in an increasing performance variability. Alternatively, by allowing computations in a logic stage to complete in a variable number of clock cycles, variable-latency design provides relaxed timing constraints for average performance, area, and power consumption optimization. In this article, we present improved variable-latency design techniques including: (1) a generic minimum-intrusion variable-latency VLSI design paradigm, (2) a signal probability-based approximate prediction logic construction method for minimum misprediction rate at minimum cost, and (3) an application-specific cross-layer analysis methodology. Our experiments show that the proposed variable-latency design methodology on average reduces the computation latency by 26.80&percnt;(14.65&percnt;) at cost of 0.08&percnt;(3.4&percnt;) area and 0.4&percnt;(2.2&percnt;) energy consumption increase for the interger (floating point) unit of an open-source SPARC V8 processor LEON2 synthesized with a clock-cycle time between 1.97ns(3.49ns) and 5.96ns(13.74ns) based on the 45nm Nangate open cell library, while an automotive application-specific design further achieves an average latency reduction of 41.8&percnt;.", "authors": [{"name": "vivek k de", "link": "http://dl.acm.org/author_page.cfm?id=81100567193"}, {"name": "andrew b kahng", "link": "http://dl.acm.org/author_page.cfm?id=81100091312"}, {"name": "tanay karnik", "link": "http://dl.acm.org/author_page.cfm?id=81100309749"}, {"name": "bao liu", "link": "http://dl.acm.org/author_page.cfm?id=81414615426"}, {"name": "milad maleki", "link": "http://dl.acm.org/author_page.cfm?id=99658747464"}, {"name": "lu wang", "link": "http://dl.acm.org/author_page.cfm?id=99658750869"}], "title": "Application-Specific Cross-Layer Optimization Based on Predictive Variable-Latency VLSI Design", "citations": [], "Metrics": {"Downloads (12 months)": "142\n", "Downloads (6 weeks) ": "14\n", "Downloads (cumulative)": "142\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "intel labs hillsboro or", "city": null, "Name": "vivek k de"}, {"country": "Mali", "university": null, "affiliation_string": "university of california san diego ca", "city": "san", "Name": "andrew b kahng"}, {"country": null, "university": null, "affiliation_string": "intel labs hillsboro or", "city": null, "Name": "tanay karnik"}, {"country": "Mali", "university": null, "affiliation_string": "university of texas at san antonio san antonio tx", "city": "san", "Name": "bao liu"}, {"country": "Mali", "university": null, "affiliation_string": "university of texas at san antonio san antonio tx", "city": "san", "Name": "milad maleki"}, {"country": "Mali", "university": null, "affiliation_string": "university of texas at san antonio san antonio tx", "city": "san", "Name": "lu wang"}]}}, "date": {"month": "September", "year": "2015"}}, "Issue2": {"articles": {"Article No.: 19": {"references": ["I. F. Akyildiz , W. Su , Y. Sankarasubramaniam , E. Cayirci, Wireless sensor networks: a survey, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.38 n.4, p.393-422, 15 March 2002[doi>10.1016/S1389-1286(01)00302-4]\n", "Muhammad Mahtab Alam , Olivier Berder , Daniel Menard , Thomas Anger , Olivier Sentieys, A hybrid model for accurate energy analysis of WSN nodes, EURASIP Journal on Embedded Systems, 2011, p.1-16, January 2011[doi>10.1155/2011/307079]\n", "M. M. Alam, O. Berder, D. Menard, and O. Sentieys. 2012. TAD-MAC: Traffic-aware dynamic MAC protocol for wireless body area sensor networks. IEEE J. Emerg. Select. Topics Circ. Syst. 2, 109--119.\n", "A. Bachir , M. Dohler , T. Watteyne , K. K. Leung, MAC Essentials for Wireless Sensor Networks, IEEE Communications Surveys & Tutorials, v.12 n.2, p.222-248, April 2010[doi>10.1109/SURV.2010.020510.00058]\n", "S. Bandyopadhyay and A. P. Chandrakasan. 2012. Platform architecture for solar, thermal, and vibration energy combining with MPPT and single inductor. IEEE J. Solid-State Circ. 47, 9, 2199--2215.\n", "O. Berder and O. Sentieys. 2010. PowWow: Power optimized hardware/software framework for wireless motes. In Proceedings of the International Conference on Architecture of Computing Systems (ARCS'10). 1--5.\n", "D. Carli, D. Brunelli, L. Benini, and M. Ruggeri. 2011. An effective multi-source energy harvester for low power applications. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11). 1--6.\n", "D. Carli, D. Brunelli, D. Bertozzi, and L. Benini. 2010. A high-efficiency wind-flow energy harvester using micro turbine. In Proceedings of the International Symposium on Power Electronics Electrical Drives Automation and Motion (SPEEDAM'10). 778--783.\n", "E. J. Carlson, K. Strunz, and B. P. Otis. 2010. A 20 mV input boost converter with efficient digital control for thermoelectric energy harvesting. IEEE J. Solid-State Circ. 45, 4, 741--750.\n", "A. Castagnetti, A. Pegatoquet, C. Belleudy, and M. Auguin. 2012. A framework for modeling and simulating energy harvesting WSN nodes with efficient power management policies. EURASIP J. Embedd. Syst. 2012, 8, 1--16.\n", "Chien-Ying Chen , Pai H. Chou, DuraCap: a supercapacitor-based, power-bootstrapping, maximum power point tracking energy-harvesting system, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840910]\n", "P. H. Chou , Chulsung Park, Energy-efficient platform designs for real-world wireless sensing applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.913-920, November 06-10, 2005, San Jose, CA\n", "A. El-Hoiydi and J. D. Decotignie. 2004. WiseMAC: An ultra low power MAC protocol for multi-hop wireless sensor networks. In Proceedings of the 1<sup>st</sup> International Workshop on Algorithmic Aspects of Wireless Sensor Networks (ALGOSENSORS'04). 18--31.\n", "T. Esram and P. L. Chapman. 2007. Comparison of photovoltaic array maximum power point tracking techniques. IEEE Trans. Energy Convers. 22, 2, 439--449.\n", "N. Ferry, S. Ducloyer, N. Julien, and D. Jutel. 2013. Power and energy aware design of an autonomous wireless sensor node. J. Adv. Comput. Sci. 2, 4, 11--36.\n", "M. E. Glavin, P. K. W. Chan, S. Armstrong, and W. G. Hurley. 2008. A stand-alone photovoltaic supercapacitor battery hybrid energy storage system. In Proceedings of the 13<sup>th</sup> Power Electronics and Motion Control Conference (EPE-PEMC'08). 1688--1695.\n", "Tian He , Sudha Krishnamurthy , Liqian Luo , Ting Yan , Lin Gu , Radu Stoleru , Gang Zhou , Qing Cao , Pascal Vicaire , John A. Stankovic , Tarek F. Abdelzaher , Jonathan Hui , Bruce Krogh, VigilNet: An integrated sensor network system for energy-efficient surveillance, ACM Transactions on Sensor Networks (TOSN), v.2 n.1, p.1-38, February 2006[doi>10.1145/1138127.1138128]\n", "M. Y. I. Idris, E. M. Tamil, N. M. Noor, Z. Razak, and K. W. Fong. 2009. Parking guidance system utilizing wireless sensor network and ultrasonic sensor. J. Inf. Technol. 8, 2, 138--146.\n", "Xiaofan Jiang , Joseph Polastre , David Culler, Perpetual environmentally powered sensor networks, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "Aman Kansal , Jason Hsu , Sadaf Zahedi , Mani B. Srivastava, Power management in energy harvesting sensor networks, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.32-es, September 2007[doi>10.1145/1274858.1274870]\n", "Sehwan Kim , Pai H. Chou, Energy harvesting by sweeping voltage-escalated charging of a reconfigurable supercapacitor array, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "T. N. Le, A. Pegatoquet, O. Sentieys, O. Berder, and C. Belleudy. 2013. Duty-cycle power manager for thermal-powered wireless sensor networks. In Proceedings of the IEEE Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC'13). 1655--1659.\n", "E. Y. A. Lin, J. M. Rabaey, and A. Wolisz. 2004. Power-efficient rendez-vous schemes for dense wireless sensor networks. In Proceedings of the IEEE International Conference on Communications (ICC'04). 3769--3776.\n", "C. Liu, K. T. Chau, and X. Zhang. 2010. An efficient wind-photovoltaic hybrid generation system using doubly excited permanent-magnet brushless machine. IEEE Trans. Industr. Electron. 57, 3, 831--839.\n", "F. Ongaro, S. Saggini, and P. Mattavelli. 2012. Li-ion battery-supercapacitor hybrid storage system for a long lifetime, photovoltaic-based wireless sensor network. IEEE Trans. Power Electron. 27, 9, 3944--3952.\n", "C. Park and P. H. Chou. 2006. AmbiMax: Autonomous energy harvesting platform for multi-supply wireless sensor nodes. In Proceedings of the 3<sup>rd</sup> Annual IEEE Communications Society Conference on Sensor and Ad Hoc Communications and Networks (SECON'06). 168--177.\n", "Vijay Raghunathan , Aman Kansal , Jason Hsu , Jonathan Friedman , Mani Srivastava, Design considerations for solar energy harvesting wireless embedded systems, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "Francisco J. Rinc\u00f3n , Michele Paselli , Joaqu\u00edn Recas , Qin Zhao , Marcos S\u00e1nchez-Elez , David Atienza , Julien Penders , Giovanni De Micheli, OS-based sensor node platform and energy estimation model for health-care wireless sensor networks, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403622]\n", "D. Salerno. 2010. Ultralow voltage energy harvester uses thermoelectric generator for battery-free wireless sensors. LT J. Analog Innovat. 20, 3, 1--11.\n", "F. I. Simjee and P. H. Chou. 2008. Efficient charging of supercapacitors for extended lifetime of wireless sensor nodes. IEEE Trans. Power Electron. 23, 3, 1526--1536.\n", "A. M. Sommariva. 2003. Solving the two capacitor paradox through a new asymptotic approach. IEE Proc. Circ. Devices Syst. 150, 2, 227--231.\n", "M. Stordeur and I. Stark. 1997. Low power thermoelectric generator-self-sufficient energy supply for micro systems. In Proceedings of the International Conference on Thermoelectrics (ICT'97). 575--577.\n", "C. K. Tse, S. C. Wong, and M. H. L. Chow. 1995. On lossless switched-capacitor power converters. IEEE Trans. Power Electron. 10, 3, 286--291.\n", "Ting Zhu , Ziguo Zhong , Yu Gu , Tian He , Zhi-Li Zhang, Leakage-aware energy synchronization for wireless sensor networks, Proceedings of the 7th international conference on Mobile systems, applications, and services, June 22-25, 2009, Krak\u00f3w, Poland[doi>10.1145/1555816.1555849]\n"], "doi": "doi>10.1145/2787512", "ref_links": {}, "abstract": "To design autonomouswireless sensor networks(WSNs) with a theoretical infinite lifetime,energy harvesting(EH) techniques have been recently considered as promising approaches. Ambient sources can provide everlasting additional energy for WSN nodes and exclude their dependence on battery. In this article, an efficient energy harvesting system which is compatible with various environmental sources, such as light, heat, or wind energy, is proposed. Our platform takes advantage of double-level capacitors not only to prolong system lifetime but also to enable robust booting from the exhausting energy of the system. Simulations and experiments show that ourmultiple-energy-sources converter(MESC) can achive booting time in order of seconds. Although capacitors have virtual recharge cycles, they suffer higher leakage compared to rechargeable batteries. Increasing their size can decrease the system performance due to leakage energy. Therefore, an energy-neutral design framework providing a methodology to determine the minimum size of those storage devices satisfyingenergy-neutral operation(ENO) and maximizing systemquality-of-service(QoS) in EH nodes, when using a given energy source, is proposed. Experiments validating this framework are performed on a real WSN platform with both photovoltaic cells and thermal generators in an indoor environment. Moreover, simulations on OMNET++ show that the energy storage optimized from our design framework is utilized up to 93.86&percnt;.", "authors": [{"name": "trong nhan le", "link": "http://dl.acm.org/author_page.cfm?id=81558402556"}, {"name": "alain pegatoquet", "link": "http://dl.acm.org/author_page.cfm?id=81100496843"}, {"name": "olivier berder", "link": "http://dl.acm.org/author_page.cfm?id=81464654598"}, {"name": "olivier sentieys", "link": "http://dl.acm.org/author_page.cfm?id=81100380948"}, {"name": "arnaud carer", "link": "http://dl.acm.org/author_page.cfm?id=99658749750"}], "title": "Energy-Neutral Design Framework for Supercapacitor-Based Autonomous Wireless Sensor Networks", "citations": [], "Metrics": {"Downloads (12 months)": "88\n", "Downloads (6 weeks) ": "21\n", "Downloads (cumulative)": "88\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "France", "university": null, "affiliation_string": "university of rennes 1 inria rennes france", "city": "rennes", "Name": "trong nhan le"}, {"country": "France", "university": null, "affiliation_string": "leat university of nice sophia antipolis nice france", "city": "nice", "Name": "alain pegatoquet"}, {"country": "France", "university": null, "affiliation_string": "university of rennes 1 inria rennes france", "city": "rennes", "Name": "olivier berder"}, {"country": "France", "university": null, "affiliation_string": "inria university of rennes 1 rennes france", "city": "rennes", "Name": "olivier sentieys"}, {"country": "France", "university": null, "affiliation_string": "university of rennes 1 inria rennes france", "city": "rennes", "Name": "arnaud carer"}]}, "Article No.: 15": {"references": ["T. Ando. 2007. Exotic electronic and transport properties of grapheme. Physica E Low-Dimensional Syst. Nanostruct. 40, 2, 213--227.\n", "S. K. Banerjee, L. F. Register, E. Tutuc, D. Reddy, and A. H. Macdonald. 2009. Bilayer pseudospin field-effect transistor (BisFET): A proposed new logic device. IEEE Electron Dev. Lett. 30, 2, 158--160.\n", "C. Bencher, H. Dai, and Y. Chen. 2009. Gridded design rule scaling: Taking the CPU toward the 16nm node. Proc. SPIE 7274.\n", "K. C. Chun, P. Jain, J. H. Lee, and C. H. Kim. 2011. A 3T gain cell embedded DRAM utilizing preferential boosting for high density and low power on-die caches. IEEE J. Solid-State Circ. 46, 6, 1495--1505.\n", "W. A. De Heer, C. Berger, E. Conrad, P. First, R. Murali, and J. Meindl. 2007. Pionics: The emerging science and technology of graphene-based nanoelectronics. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'07). 199--202.\n", "P. Elakkumanan, A. Narasimhan, and R. Sridhar. 2003. NC-SRAM - A low-leakage memory circuit for ultra deep submicron designs. In Proceedings of the IEEE International Systems-on-Chip Conference (SoC'03). 3--6.\n", "G. Fiori and G. Iannaccone. 2009a. On the possibility of tunable-gap bilayer graphene FET. IEEE Electron Dev. Lett. 30, 3, 261--264.\n", "G. Fiori and G. Iannaccone. 2009b. Ultralow-voltage bilayer graphene tunnel FET. IEEE Electron Dev. Lett. 30, 10, 1096--1098.\n", "E. Goto, K. Mutara, K. Nakazawa, T. Moto-Oka, Y. Matsuoka, Y. Ishibashi, T. Soma, and E. Wada. 1960. Esaki diode high-speed logical circuits. IRE Trans. Electron. Comput. 9, 25--29.\n", "R. T. Greenway, K. Jeong, A. B. Kahng, C.-H. Park, and J. S. Petersen. 2008. 32nm 1-D regular pitch SRAM bitcell design for interference-assisted lithography. Proc. SPIE 7122.\n", "X. Guan, Q. Ran, M. Zhang, Z. Yu, and H.-S. P. Wong. 2008. Modeling of Schottky and Ohmic contacts between metal and graphene nanoribbons using extended H\u00fcckel theory (EHT)-based NEGF method. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08). 1--4.\n", "K. M. M. Habib and R. K. Lake. 2011. Numerical study of electronic transport through bilayer graphene nanoribbons. In Proceedings of the 69<sup>th</sup> Annual Device Research Conference (DRC'11). 109--110.\n", "K. M. M. Habib and R. K. Lake. 2012. Current modulation by voltage control of the quantum phase in crossed graphene nanoribbons. Phys. Rev. B 86, 4.\n", "K. M. M. Habib, F. Zahid, and R. K. Lake. 2013. Multi-state current switching by voltage controlled coupling of crossed graphene nanoribbons. J. Appl. Phys. 114, 15.\n", "Kiyoo Itoh, Embedded Memories: Progress and a Look into the Future, IEEE Design & Test, v.28 n.1, p.10-13, January 2011[doi>10.1109/MDT.2011.14]\n", "Kiyoo Itoh , Masashi Horiguchi , Hitoshi Tanaka, Ultra-Low Voltage Nanoscale Memories (Series on Integrated Circuits and Systems), Springer-Verlag New York, Inc., Secaucus, NJ, 2007\n", "Itrs. 2015. The international technology roadmap for semiconductors. http://www.itrs.net/.\n", "N. K. Jha and D. Chen, Eds. 2011. Nanoelectronic Circuit Design. Springer.\n", "Y. C. Kao, A. C. Seabaugh, and H.-T. Yuan. 1992. Vertical integration of structured resonant tunneling diodes on InP for multi-valued memory applications. In Proceedings of the 4<sup>th</sup> International Conference on Indium Phosphide and Related Materials (ICIPRP'92). 489--492.\n", "Santosh Khasanvis , K. M.  Masum Habib , Mostafizur Rahman , Pritish Narayanan , Roger K. Lake , Csaba Andras Moritz, Hybrid Graphene Nanoribbon-CMOS tunneling volatile memory fabric, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.189-195, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941503]\n", "Santosh Khasanvis , K. M. Masum Habib , Mostafizur Rahman , Pritish Narayanan , Roger K. Lake , Csaba Andras Moritz, Ternary volatile random access memory based on heterogeneous graphene-CMOS fabric, Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, July 04-06, 2012, Amsterdam, The Netherlands[doi>10.1145/2765491.2765505]\n", "K.-T. Lam, and G. Liang. 2009. A computational evaluation of the designs of a novel nanoelectromechanical switch based on bilayer graphene nanoribbon. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'09). 1--4.\n", "K.-T. Lam, C. Lee, and G. Liang. 2009. Bilayer graphene nanoribbon nanoelectromechanical system device: A computational study. Appl. Phys. Lett. 95, 14.\n", "H. C. Lin. 1994. Resonant tunneling diodes for multi-valued digital applications. In Proceedings of the 24<sup>th</sup> International Symposium on Multiple-Valued Logic (ISMLV'94). 188--195.\n", "L.-F. Mao, X. J. Li, C. Y. Zhu, Z. O. Wang, Z. H. Lu, J. F. Yang, H. W. Zhu, Y. S. Liu, and J. Y. Wang. 2010. Finite-size effects on thermionic emission in metal--graphene-nanoribbon contacts. IEEE Electron Dev. Lett. 31, 5, 491--493.\n", "P. Mazumder, S. Kulkarni, M. Bhattacharya, J. P. Sun, and G. I. Haddad. 1998. Digital circuit applications of resonant tunneling devices. Proc. IEEE 86, 4, 664--686.\n", "T. H. Morshed, D. D. Lu, W. Yang, M. V. Dunga, X. Xi, J. He, W. Liu, K. M. Cao, X. Jin, J. J. Ou, M. Chan, A. M. Niknejad, and C. Hu. 2011. BSIM4v4.7 MOSFET model -- User's manual. http://www-device.eecs.berkeley.edu/bsim/Files/BSIM4/BSIM470/BSIM470_Manual.pdf.\n", "K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, M. I. Katsnelson, I. V. Grigorieva, S. V. Dubonos, and A. A. Firsov. 2005. Two-dimensional gas of massless dirac fermions in grapheme. Nature 438, 7065, 197--200.\n", "Predictive Technology Model. 2015. http://ptm.asu.edu/.\n", "Masood Qazi , Mahmut Sinangil , Anantha Chandrakasan, Challenges and Directions for Low-Voltage SRAM, IEEE Design & Test, v.28 n.1, p.32-43, January 2011[doi>10.1109/MDT.2010.115]\n", "M. Rahman, P. Narayanan, and C. A. Moritz. 2011. N3asic-based nanowire volatile RAM. In Proceedings of the 11<sup>th</sup> IEEE Conference on Nanotechnology (IEEE-NANO'11). 1097--1101.\n", "SF. Chwierz. 2010. Graphene transistors. Nature Nanotechnol. 5, 7, 487--96.\n", "K. C. Smith, A. Wang, and L. C. Fujino. 2012. Through the looking glass: Trend tracking for ISSCC 2012. IEEE Solid-State Circ. Mag. 4, 1, 4--20.\n", "Dincer Unluer , Frank Tseng , Avik W. Ghosh , Mircea R. Stan, Monolithically Patterned Wide\u2013Narrow\u2013Wide All-Graphene Devices, IEEE Transactions on Nanotechnology, v.10 n.5, p.931-939, September 2011[doi>10.1109/TNANO.2010.2060348]\n", "J. P. A. Van Der Wagt. 1999. Tunneling-based SRAM. Proc. IEEE 87, 4, 571--595.\n", "S.-J. Wei, and H. C. Lin. 1991. A multi-state memory using resonant tunneling diode pair. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'91). 2924--2927.\n"], "doi": "doi>10.1145/2700233", "ref_links": {"16": "http://www.itrs.net/.", "28": "http://ptm.asu.edu/.", "26": "http://www-device.eecs.berkeley.edu/bsim/Files/BSIM4/BSIM470/BSIM470_Manual.pdf."}, "abstract": "Graphene is an emerging nanomaterial believed to be a potential candidate for post-Si nanoelectronics due to its exotic properties. Recently, a newgraphene nanoribbon crossbar(xGNR) device was proposed which exhibitsnegative differential resistance(NDR). In this article, a multistate memory design is presented that can store multiple bits in a single cell enabled by this xGNR device, calledgraphene nanoribbon tunneling random access memory(GNTRAM). An approach to increase the number of bits per cell is explored alternative to physical scaling to overcome CMOS SRAM limitations. A comprehensive design for quaternary GNTRAM is presented as a baseline, implemented with a heterogeneous integration between graphene and CMOS. Sources of leakage and approaches to mitigate them are investigated. This design is extensively benchmarked against 16nm CMOS SRAMs and 3T DRAM. The proposed quaternary cell shows up to 2.27\u00d7 density benefit versus 16nm CMOS SRAMs and 1.8\u00d7 versus 3T DRAM. It has comparable read performance and is power efficient up to 1.32\u00d7 during active period and 818\u00d7 during standby against high-performance SRAMs. Multistate GNTRAM has the potential to realize high-density low-power nanoscale embedded memories. Further improvements may be possible by using graphene more extensively, as graphene transistors become available in the future.", "authors": [{"name": "santosh khasanvis", "link": "http://dl.acm.org/author_page.cfm?id=81490688384"}, {"name": "k m masum habib", "link": "http://dl.acm.org/author_page.cfm?id=81490689107"}, {"name": "mostafizur rahman", "link": "http://dl.acm.org/author_page.cfm?id=81502659194"}, {"name": "roger lake", "link": "http://dl.acm.org/author_page.cfm?id=81490684200"}, {"name": "csaba andras moritz", "link": "http://dl.acm.org/author_page.cfm?id=81466642118"}], "title": "Low-Power Heterogeneous Graphene Nanoribbon-CMOS Multistate Volatile Memory Circuit", "citations": [], "Metrics": {"Downloads (12 months)": "149\n", "Downloads (6 weeks) ": "16\n", "Downloads (cumulative)": "149\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of massachusetts amherst amherst ma", "city": null, "Name": "santosh khasanvis"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california riverside riverside ca", "city": "california", "Name": "k m masum habib"}, {"country": null, "university": null, "affiliation_string": "university of massachusetts amherst amherst ma", "city": null, "Name": "mostafizur rahman"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california riverside riverside ca", "city": "california", "Name": "roger lake"}, {"country": null, "university": null, "affiliation_string": "university of massachusetts amherst amherst ma", "city": null, "Name": "csaba andras moritz"}]}, "Article No.: 14": {"references": ["David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel\n", "Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]\n", "Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]\n", "Paul Bogdan , Radu Marculescu , Siddharth Jain , Rafael Tornero Gavila, An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.35-42, May 09-11, 2012[doi>10.1109/NOCS.2012.32]\n", "Derek Chiou, Srinivas Devadas, Larry Rudolph, and Boon S. Ang. 2000. Dynamic cache partitioning via columnization. Tech rep., Massachusetts Institute of Technology. http://csg.csail.mit.edu/pubs/memos/Memo-430/memo-430.pdf.\n", "Theofanis Constantinou , Yiannakis Sazeides , Pierre Michaud , Damien Fetis , Andre Seznec, Performance implications of single thread migration on a chip multi-core, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105745]\n", "Pat Conway, Nathan Kalyanasundharam, Gregg Donley, Kevin Lepak, and Bill Hughes. 2009. Blade computing with the AMD Opteron processor (Magny-Cours). http://www.hotchips.org/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.100.ServerSystemsI-Epub/HC21.24.110Conway-AMD-Magny-Cours.pdf.\n", "Ayse K. Coskun , Jose L. Ayala , David Atienza , Tajana Simunic Rosing , Yusuf Leblebici, Dynamic thermal management in 3D multicore architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Ayse K. Coskun , Richard Strong , Dean M. Tullsen , Tajana Simunic Rosing, Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors, Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems, June 15-19, 2009, Seattle, WA, USA[doi>10.1145/1555349.1555369]\n", "Reetuparna Das , Rachata Ausavarungnirun , Onur Mutlu , Akhilesh Kumar , Mani Azimi, Application-to-core mapping policies to reduce memory interference in multi-core systems, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370893]\n", "Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024424]\n", "Fazal Hameed , Lars Bauer , J\u00f6rg Henkel, Dynamic cache management in multi-core architectures through run-time adaptation, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany\n", "Houman Homayoun , Vasileios Kontorinis , Amirali Shayan , Ta-Wei Lin , Dean M. Tullsen, Dynamically heterogeneous cores through 3D resource pooling, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169037]\n", "John Howard, Saurabh Dighe, Sriram Vangal, G. Ruhl, Shekhar Borkar, et al. 2010. A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS. In Proceedings of the International Solid-State Circuits Conference (ISSCC'10). 108--109.\n", "Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250686]\n", "Jongpil Jung , Kyungsu Kang , Chong-Min Kyung, Design and management of 3D-stacked NUCA cache for chip multiprocessors, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973028]\n", "Md Kamruzzaman , Steven Swanson , Dean M. Tullsen, Inter-core prefetching for multicore processors using migrating helper threads, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950411]\n", "Rakesh Kumar , Victor Zyuban , Dean M. Tullsen, Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.408-419, June 04-08, 2005[doi>10.1109/ISCA.2005.34]\n", "Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]\n", "Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]\n", "Gabriel H. Loh, Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669139]\n", "Jose F. Martinez , Engin Ipek, Dynamic Multicore Resource Management: A Machine Learning Approach, IEEE Micro, v.29 n.5, p.8-17, September 2009[doi>10.1109/MM.2009.77]\n", "Jie Meng , Katsutoshi Kawakami , Ayse K. Coskun, Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228477]\n", "Jie Meng, Tiansheng Zhang, and Ayse K. Coskun. 2013. Dynamic cache pooling for improving energy efficiency in 3D stacked multicore processors. In Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'13). 210--215.\n", "Dmitry Ponomarev , Gurhan Kucuk , Kanad Ghose, Dynamic Resizing of Superscalar Datapath Components for Energy Efficiency, IEEE Transactions on Computers, v.55 n.2, p.199-213, February 2006[doi>10.1109/TC.2006.23]\n", "Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]\n", "Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic. 2003. Digital Integrated Circuits: A Design Perspective, 2<sup>nd</sup> ed. Prentice Hall.\n", "Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]\n", "Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]\n", "Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, and Yiran Chen. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'09). 239--249.\n", "Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. 2008. CACTI 5.1. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.pdf?jumpid&equals;reg_R1002_USEN.\n", "Keshavan Varadarajan , S. K. Nandy , Vishal Sharda , Amrutur Bharadwaj , Ravi Iyer , Srihari Makineni , Donald Newell, Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-442, December 09-13, 2006[doi>10.1109/MICRO.2006.38]\n", "Xin Zhao, Jacob Minz, and Sung-Kyu Lim. 2011. Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs. IEEE Trans. Components Packag. Manufact. Technol. 1, 2, 247--259.\n", "Changyun Zhu , Zhenyu Gu , Li Shang , R. P. Dick , R. Joseph, Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.8, p.1479-1492, August 2008[doi>10.1109/TCAD.2008.925793]\n", "Sergey Zhuravlev , Sergey Blagodurov , Alexandra Fedorova, Addressing shared resource contention in multicore processors via scheduling, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736036]\n"], "doi": "doi>10.1145/2700247", "ref_links": {"4": "http://csg.csail.mit.edu/pubs/memos/Memo-430/memo-430.pdf.", "6": "http://www.hotchips.org/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.100.ServerSystemsI-Epub/HC21.24.110Conway-AMD-Magny-Cours.pdf.", "30": "http://www.hpl.hp.com/techreports/2008/HPL-2008-20.pdf?jumpid&equals;reg_R1002_USEN."}, "abstract": "Resource pooling, where multiple architectural components are shared among cores, is a promising technique for improving system energy efficiency and reducing total chip area. 3D stacked multicore processors enable efficient pooling of cache resources owing to the short interconnect latency between vertically stacked layers. This article first introduces a 3D multicore architecture that provides poolable cache resources. We then propose a runtime management policy to improve energy efficiency in 3D systems by utilizing the flexible heterogeneity of cache resources. Our policy dynamically allocates jobs to cores on the 3D system while partitioning cache resources based on cache hungriness of the jobs. We investigate the impact of the proposed cache resource pooling architecture and management policy in 3D systems, both with and without on-chip DRAM. We evaluate the performance, energy efficiency, and thermal behavior for a wide range of workloads running on 3D systems. Experimental results demonstrate that the proposed architecture and policy reduce systemenergy-delay product(EDP) andenergy-delay-area product(EDAP) by 18.8&percnt; and 36.1&percnt; on average, respectively, in comparison to 3D processors with static cache sizes.", "authors": [{"name": "tiansheng zhang", "link": "http://dl.acm.org/author_page.cfm?id=83458691957"}, {"name": "jie meng", "link": "http://dl.acm.org/author_page.cfm?id=81484652931"}, {"name": "ayse k coskun", "link": "http://dl.acm.org/author_page.cfm?id=81312485655"}], "title": "Dynamic Cache Pooling in 3D Multicore Processors", "citations": [], "Metrics": {"Downloads (12 months)": "74\n", "Downloads (6 weeks) ": "14\n", "Downloads (cumulative)": "74\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "tiansheng zhang"}, {"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "jie meng"}, {"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "ayse k coskun"}]}, "Article No.: 16": {"references": ["Agilent Technologies. 2007. Verilog-A manuel. http://www.designers-guide.org/.\n", "F. J. Albert, J. A. Katine, R. A. Buhrman, and D. C Ralph. 2000. Spin-polarized current switching of a Co thin film nanomagnet. Appl. Phys. Lett. 77, 23, 3809--3811.\n", "D. A. Allwood, G. Xiong, C. C. Faulkner, D. Atkinson, D. Petit, and R. P. Cowburn. 2005. Magnetic domain-wall logic. Sci. 309, 5741, 1688--1692.\n", "J. G. Alzate, P. K. Amiri, P. Upadhyaya, S. S. Cherepov, J. Zhu, et al. 2012. Voltage-induced switching of nanoscale magnetic tunnel junctions. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'12).\n", "S. Ambrogio, S. Balatti, F. Nardi, S. Facchinetti, and D. Lelmini. 2013. Spike-timing dependent plasticity in a transistor-selected resistive switching memory. Nanotechnol. 24, 38.\n", "K. Ando, S. Ikegawa, K. Abe, S. Fujita, and H. Yoda. 2012. Roles of non-volatile devices in future computer systems: Normally-off computers. In Energy-Aware Systems and Networking for Sustainable Initiatives, N. Kaabouch and W.-C. Hu, Eds. IGI Global, 83--107.\n", "A. J. Annunziata, M. C. Gaidis, L. Thomas, C. W. Chien, C. C. Hung, et al. 2011. Racetrack memory cell array with integrated magnetic tunnel junction readout. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'11). 24--3.\n", "Charles Augustine , Georgios Panagopoulos , Behtash Behin-Aein , Srikant Srinivasan , Angik Sarkar , Kaushik Roy, Low-power functionality enhanced computation architecture using spin-based devices, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.129-136, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941494]\n", "M. N. Baibich, J. M. Broto, A. Fert, F. Nguyen Van Da, F. Petroff, et al. 1988. Giant magnetoresistance of (001) Fe/(001) Cr magnetic superlattices. Phys. Rev. Lett. 61, 21.\n", "B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta. 2010. Proposal for an all-spin logic device with built-in memory. Nature Nanotechnol. 5, 4, 266--270.\n", "L. Berger. 1974. Prediction of a domain-drag effect in uniaxial, non-compensated, ferromagnetic metals. J. Phys. Chem. Solids 35, 8, 947--956.\n", "L. Berger. 1996. Emission of spin waves by a magnetic multilayer traversed by a current. Phys. Rev. B 54, 13, 9353.\n", "G. Binasch, P. Gr\u00fcnberg, F. Saurenbach, and W. Zinn. 1989. Enhanced magnetoresistance in layered magnetic structures with antiferromagnetic interlayer exchange. Phys. Rev. B 39, 4828--4830.\n", "S. Breitkreutz, J. Kiermaier, I. Eichwald, J. Xueming, G. Csaba, et al. 2012. Majority gate for nanomagnetic logic with perpendicular magnetic anisotropy. IEEE Trans. Magnetics 48, 11, 4336--4339.\n", "S. Breitkreutz, J. Kiermaier, I. Eichwald, C. Hildbrand, G. Csaba, et al. 2013. Experimental demonstration of a 1-bit full adder in perpendicular nanomagnetic logic. IEEE Trans. Magnetics 49, 7, 4464--4467.\n", "Stephen D. Brown , Robert J. Francis , Jonathan Rose , Zvonko G. Vranesic, Field-programmable gate arrays, Kluwer Academic Publishers, Norwell, MA, 1992\n", "Bingjin Chen , Zhiliang Qin , Kui Cai, Channel capacity and soft-decision decoding of LDPC codes for spin-torque transfer magnetic random access memory (STT-MRAM), Proceedings of the 2013 International Conference on Computing, Networking and Communications (ICNC), p.550-554, January 28-31, 2013[doi>10.1109/ICCNC.2013.6504145]\n", "Djaafar Chabi , Damien Querlioz , Weisheng Zhao , Jacques-Olivier Klein, Robust learning approach for neuro-inspired nanoscale crossbar architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.1, p.1-20, January 2014[doi>10.1145/2539123]\n", "A. Chanthbouala, V. Garcia, R. O. Cherifi, K. Bouzehouane, S. Fusil, et al. 2012. A ferroelectric memristor. Nature Mater. 11, 10, 860--864.\n", "C. Chappert, A. Fert, and F. Nguyen Van Dau. 2007. The emergence of spin electronics in data storage. Nature Mater. 6, 11, 813--823.\n", "E. Chen, D. Apalkov, Z. Diao, A. Driskill-Smith, D. Druist, et al. 2010. Advances and future prospects of spin-transfer torque random access memory. IEEE Trans. Magnetics 46, 6, 1873--1878.\n", "J. Chen, M. B. A. Jalil, and S. G. Tan. 2012. Spin torque due to non-uniform Rashba spin orbit effect. http://arxiv.org/pdf/1206.5616.pdf.\n", "Paul Chow , Jonathan Rose , Soon Ong Seo , Kevin Chung , Gerard P\u00e1ez-Monz\u00f3n , Immanuel Rahardja, The design of an SRAM-based field-programmable gate array\u2014part I: architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.191-197, June 1999[doi>10.1109/92.766746]\n", "R. P. Cowburn and M. E. Welland. 2000. Room temperature magnetic quantum cellular automata. Sci. 287, 5457, 1466--1468.\n", "G. Csaba , A. Imre , G. H. Bernstein , W. Porod , V. Metlushko, Nanocomputing by field-coupled nanomagnets, IEEE Transactions on Nanotechnology, v.1 n.4, p.209-213, December 2002[doi>10.1109/TNANO.2002.807380]\n", "J. A. Currivan, Y. Jang, M. D. Mascaro, M. A. Baldo, and C. A. Ross. 2012. Low energy magnetic domain wall logic in short, narrow, ferromagnetic wires. IEEE Magnetics Lett. 3, 3000104.\n", "S. Datta and B. Das. 1990. Electronic analog of the electro-optic modulator. Appl. Phys. Lett. 56, 665.\n", "A. M. Deac, A. Fukushima, H. Kubota, H. Maehara, Y. Suzuki, et al. 2008. Bias-driven high-power microwave emission from MgO-based tunnel magnetoresistance devices. Nature Phys. 4, 803--809.\n", "E. Deng, Y. Zhang, J.-O. Klein, D. Ravelsona, C. Chappert, and W. Zhao. 2013. Low power magnetic full-adder based on spin transfer torque MRAM. IEEE Trans. Magnetics 49, 9, 4982--4987.\n", "H. Dery and P. Dalal. 2007. Spin-based logic in semiconductors for reconfigurable large-scale circuits. Nature 447, 7144, 573--576.\n", "H. Dery, H. Wu, B. Ciftcioglu, M. Huang, Y. Song, et al. 2012. Nanospintronics based on magnetologic gates. IEEE Trans. Electron Devic. 59, 1, 259--262.\n", "Z. Diao, Z. Li, S. Wang, Y. Ding, A. Panchula, et al. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Condensed Matter 19, 16.\n", "B. Dieny, V. S. Speriosu, S. S. P. Parkin, B. A. Gurney, D. R. Wilhoit, et al. 1991. Giant magnetoresistive in soft ferromagnetic multilayers. Phys. Rev. B 43, 1, 1297.\n", "V. E. Dimitdov, S. Urazhdin, H. Ulrichs, V. Tiberkevich, A. Slavin, et al. 2012. Magnetic nano-oscillator driven by pure spin current. Nature Mater. 11, 1028--1031.\n", "D. V. Dimitrov, Z. Gao, X. Wang, and W. Jung. 2009. Dielectric breakdown of MgO magnetic tunnel junctions. Appl. Phys. Lett. 94, 12.\n", "B. Dlubak, M. B. Martin, C. Deranlot, B. Servet, S. Xavier, et al. 2012. Highly efficient spin transport in epitaxial graphene on SiC. Nature Phys. 8, 7, 557--561.\n", "M. Duranton. 2011. New computing architectures for green ICT. In Proceedings of the Chist-Era Conference (CHIST-ERA'11).\n", "M. Durlam, P. Naji, A. Omair, M. Deherrera, J. Calder, et al. 2002. A low power 1 Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects. In Proceedings of the IEEE Symposium on VLSI Circuits Digest of Technical Papers (VLSIC'02). 158--161.\n", "I. Eichwald, A. Bartel, J. Kiermaier, G. Csaba, D. Schmitt-Landsiedel, et al. 2012. Nanomagnetic logic: Error-free, directed signal transmission by an inverter chain. IEEE Trans. Magnetics 48, 11, 4332--4335.\n", "B. N. Engel, J. Akerman, B. Butcher, R. W. Dave, M. Deherrera, et al. 2005. A 4-Mb toggle MRAM based on a novel bit and switching method. IEEE Trans. Magnetics 41, 1, 132--136.\n", "L. B. Faber, W. Zhao, J.-O. Klein, T. Devolder, and C. Chappert. 2009. Dynamic compact model of spin-transfer torque based magnetic tunnel junction (MTJ). In Proceedings of the 4<sup>th</sup> IEEE International Conference on Design and Technology of Integrated Systems in Nanoscal Era (DTIS'09). 130--135.\n", "P. P. Freitas and L. Berger. 1985. Observation of S-D exchange force between domain walls and electric current in very thin permalloy films. J. Appl. Phys. 57, 4, 1266--1269.\n", "S. Fukami, T. Suzuki, Y. Nakata, and N. Ishiwata. 2011. Current-induced domain wall motion in perpendicularly magnetized CoFeB nanowire. Appl. Phys. Lett. 98, 8.\n", "M. Gajek, J. J. Nowak, J. Z. Sun, P. L. Trouillound, E. J. O'sullivan, et al. 2012. Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy. Appl. Phys. Lett. 100, 13.\n", "Olivier Goncalves , Guillaume Prenat , Gregory Di Pendina , Bernard Dieny, Non-volatile FPGAs based on spintronic devices, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488889]\n", "R. Heindl, W. H. Rippard, S. E. Russek, M. R. Pufall, and A. Kos. 2011. Validity of the thermal activation model for spin-transfer torque switching in magnetic tunnel junctions. J. Appl. Phys. 109, 7.\n", "B. Hillebrands and A. Thiaville. 2006. Spin Dynamics in Confined Magnetic Structures III. Springer.\n", "Y. Huai and P. P. Nguyen. 2004. Magnetic element utilizing spin transfer and an MRAM device using the magnetic element. U.S. Patent No. 6714444. Washington, DC.\n", "A. Imre, G. Csaba, L. Ji, A. Orlov, G. H. Bernstein, and W. Porod. 2006. Majority logic gate for magnetic quantum-dot cellular automata. Sci. 311, 5758, 205--208.\n", "ITRS. 2012. International technology roadmap for semiconductor (ITRS). http://www.itrs.net.\n", "M. Johnson. 1993. Bipolar spin switch. Sci. 260, 5106, 320--323.\n", "M. Julliere. 1975. Tunneling between ferromagnetic films. Phys. Lett. A 54, 3, 225--226.\n", "S. W. Jung, W. Kim, T.-D. Lee, K.-J. Lee, and H.-W. Lee. 2008. Current-induced domain wall motion in a nanowire with perpendicular magnetic anisotropy. Appl. Phys. Lett. 92, 20.\n", "S. Kaka, M. R. Pufall, W. H. Rippard, T.-J. Silva, S. E. Russek, et al. 2005. Mutual phase-locking of microwave spin torque nano-oscillators. Nature 437, 389--392.\n", "S. H. Kang. 2010. Embedded STT-MRAM for mobile applications: Enabling advanced chip architectures. http://nvmw.ucsd.edu/2010/documents/Kang_Seung.pdf.\n", "Sung-Mo (Steve) Kang , Yusuf Leblebici, CMOS Digital Integrated Circuits Analysis & Design, McGraw-Hill, Inc., New York, NY, 2002\n", "W. Kang, W. Zhao, Z. Wang, Y. Zhang, J.-O. Klein, et al. 2013a. A low-cost built-in error correction circuit design for STT-MRAM reliability improvement. Microelectron. Reliab. 53, 9, 1224--1229.\n", "W. Kang, W. Zhao, J.-O. Klein, Y. Zhang, C. Chappert, et al. 2013b. High reliability sensing circuit for deep submicron spin transfer torque magnetic random access memory. Electron. Lett. 49, 20, 1283--1285.\n", "W. Kang, E. Deng, J.-O. Klein, Y. Zhang, Y. Zhang, et al. 2014a. Separated pre-charge sensing amplifier for deep submicron MTJ/CMOS hybrid logic circuits. IEEE Trans. Magnetics 50, 6.\n", "W. Kang, W. Zhao, Z. Wang, Y. Zhang, J.-O. Klein, et al. 2014b. DFSTT-MRAM: Dual functional STT-MRAM cell structure for reliability enhancement and 3D MLC functionality. IEEE Trans. Magnetics 50, 6.\n", "W. Kang, W. Zhao, Z. Wang, J.-O. Klein, Y. Zhang, et al. 2014c. An overview of spin-based integrated circuits. In Proceedings of the 19<sup>th</sup> Asia and South Pacific Design Automation Conference (ASP-DAC'14). 676--683.\n", "A. A. Khan, J. Schmalhorst, A. Thomas, O. Schebaum, and G. Reiss. 2008. Dielectric breakdown in Co-Fe-B/MgO/Co-Fe-B magnetic tunnel junction. J. Appl. Phys. 103, 12.\n", "A. Khitun, M. Bao, and K. L. Wang. 2008. Spin wave magnetic nanofabric: A new approach to spin-based logic circuitry. IEEE Trans. Magnetics 44, 9, 2141--2152.\n", "A. Khitun and K. L. Wang. 2005. Nano scale computational architectures with spin wave bus. Superlattic. Microstruct. 38, 3, 184--200.\n", "Y. Kim, S. H. Choday, and K. Roy. 2013. DSTT-MRAM: Differential spin hall MRAM for on-chip memories. http://arxiv.org/abs/1305.4085v1.\n", "S. I. Kiselev and J. C. Sankey. 2003. Microwave oscillations of a nanomagnet driven by a spin-polarized current. Nature 425, 380--383.\n", "R. H. Koch, J. A. Katine, and J. Z. Sun. 2004. Time-resolved reversal of spin-transfer switching in a nanomagnet. Phys. Rev. Lett. 92, 8.\n", "M. P. Kostylev, A. A. Serga, T. Schneider, B. Leven, and B. Hillebrands. 2005. Spin-wave logical gates. Appl. Phys. Lett. 87, 15.\n", "Y. Lakys, W. S. Zhao, T. Devolder, Y. Zhang, J.-O. Klein, et al. 2012. Self-enabled \u201cerror-free\u201d switching circuit for spin transfer torque MRAM and logic. IEEE Trans. Magnetics 48, 9, 2403--2406.\n", "R. Lavrijsen, J. H. Lee, A. Fernandez-Pacheco, D. C. M. C. Petit, R. Mansell, et al. 2013. Magnetic ratchet for three-dimensional spintronic memory and logic. Nature 493, 7434, 647--650.\n", "N. Lei, T. Devolder, G. Agnus, P. Aubert, L. Daniel, et al. 2013. Strain-controlled magnetic domain wall propagation in hybrid piezoelectric/ferromagnetic structures. Nature Comm. 4, 1378.\n", "Z. Li and S. Zhang. 2004. Thermally assisted magnetization reversal in the presence of a spin-transfer torque. Phys. Rev. B 69, 13.\n", "Y. M. Lin, A. Valdes-Garcia, S.-J. Han, D. B. Farmer, I. Meric et al. 2011. Wafer-scale graphene integrated circuit. Sci. 332, 1294--1297.\n", "L. Liu, C. F. Pai, D. C. Ralph, and R. A. Buhrman. 2012a. Magnetic oscillations driven by the spin hall effect in 3-terminal magnetic tunnel junction devices. Phys. Rev. Lett. 109, 18.\n", "L. Liu, C.-F. Pai, Y. Li, H. W. Tseng, D. C. Ralph, et al. 2012b. Spin-torque switching with the giant spin hall effect of tantalum. Sci. 336, 6081, 555--558.\n", "T. M. Maffitt , J. K. DeBrosse , J. A. Gabric , E. T. Gow , M. C. Lamorey , J. S. Parenteau , D. R. Willmott , M. A. Wood , W. J. Gallagher, Design considerations for MRAM, IBM Journal of Research and Development, v.50 n.1, p.25-39, January 2006[doi>10.1147/rd.501.0025]\n", "S. Mao, Y. Chen, F. Liu, X. Chen, B. Xu, et al. 2006. Commercial TMR heads for hard disk drives: Characterization and extendibility at 300 gbit/in2. IEEE Trans. Magnetics 42, 2, 97--102.\n", "A. Marshall and S. Natarajan. 2002. SOI Design: Analog, Memory and Digital Techniques. Springer.\n", "S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, et al. 2008. Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions. Appl. Phys. Express 1, 9.\n", "J. W. Mcpherson and H. C. Mogul. 1998. Underlying physics of the thermochemical E model in describing low-field time-dependent dielectric breakdown in SiO2 thin films. J. Appl. Phys. 84, 3, 1513--1523.\n", "C. Mead. 1990. Neuromorphic electronic systems. Proc. IEEE 78, 10, 1629--1636.\n", "I. M. Miron, K. Garello, G. Gaudin, P.-J. Zermatten, M. V. Costache, et al. 2011. Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection. Nature 476, 7359, 189--193.\n", "I. M. Miron, G. Gaudin, S. Auffret, B. Rodmacq, A. Schuhl, et al. 2010. Current-driven spin torque induced by the Rashba effect in a ferromagnetic metal layer. Nature Mater. 9, 3, 230--234.\n", "T. Miyazaki and N. Tezuka. 1995. Giant magnetic tunneling effect in Fe/Al2O3/Fe junction. J. Magnetism Magnetic Mater. 139, 3, L231--L234.\n", "J. S. Moodera, L. R. Kinder, T. M. Wong, and R. Meservey. 1995. Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions. Phys. Rev. Lett. 74, 16.\n", "A. Moser, K. Takano, D. T. Margulies, M. Albrecht, Y. Sonobe, et al. 2002. Magnetic recording: Advancing into the future. J. Phys. D Appl. Phys. 35, 19, R157.\n", "Glenford J. Myers, Advances in Computer Architecture, John Wiley & Sons, Inc., New York, NY, 1982\n", "K. S. Novoselov, A. K. Geim, S. V. Morozov, Y. Jiang, Y. Zhang, et al. 2004. Electric field effect in atomically thin carbon films. Sci. 306, 5696, 666--669.\n", "S. S. Parkin, M. Hayashi, and L. Thomas. 2008. Magnetic domain-wall racetrack memory. Sci. 320, 190--194.\n", "S. S. Parkin, C. Kaiser, A. Panchula, P. M. Rice, B. Hughes, et al. 2004. Giant tunnelling magnetoresistance at room temperature with MgO (100) tunnel barriers. Nature Mater. 3, 12, 862--867.\n", "Y. V. Pershin and M. Di Ventra. 2012. Neuromorphic, digital, and quantum computation with memory circuit elements. Proc. IEEE 100, 6, 2071--2080.\n", "L. A. Ponomarenko, F. Schedin, M. I. Katsnelson, R. Yang, E. H. Hill, et al. 2008. Chaotic dirac billiard in graphene quantum dots. Sci. 320, 5874, 356--358.\n", "I. L. Prejbeanu, S. Bandiera, J. Alvarez-Herault, R. C. Sousa, B. Dieny, et al. 2013. Thermally assisted MRAMs: Ultimate scalability and logic functionalities. J. Phys. D Appl. Phys. 46, 7.\n", "I. L. Prejbeanu, M. Kerekes, R. C. Sousa, H. Sibuet, O. Redon, et al. 2007. Thermally assisted MRAM. J. Phys. Condensed Matter 19, 16.\n", "G. Prenat, M. El Baraji, W. Guo, R. Sousa, L. Buda-Prejbeanu et al. 2007. CMOS/magnetic hybrid architectures. In Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS'07). 190--193.\n", "Weikang Qian , Marc D. Riedel, The synthesis of robust polynomial arithmetic with stochastic logic, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391636]\n", "J. Rose and Z. G. Vranesic. 1992. Field Programmable Gate Arrays. Springer. 1992.\n", "Kaushik Roy , Mrigank Sharad , Deliang Fan , Karthik Yogendra, Beyond charge-based computation: Boolean and non-Boolean computing with spin torque devices, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China\n", "Kyungho Ryu , Jisu Kim , Jiwan Jung , Jung Pill Kim , Seung H. Kang , Seong-Ook Jung, A magnetic tunnel junction based zero standby leakage current retention flip-flop, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.11, p.2044-2053, November 2012[doi>10.1109/TVLSI.2011.2172644]\n", "C. Sanid and S. Murugesh. 2012. Spin-transfer-torque driven magneto-logic gates using nano spin-valve pillars. Japan. J. Appl. Phys. 51, 6.\n", "A. Sarkar, S. Srinivasan, and D. Supriyo. 2012. \u201cSpin inverter\u201d as building block of all spin logic devices. Bull. Amer. Phys. Soc. 1, 15009.\n", "L. Savtchenko, B. N. Engel, N. D. Rizzo, M. F. Deherrera, and J. A. Janesky 2003. Method of writing to scalable magnetoresistance random access memory element. U.S. Patent No. 6545906. Washington, DC.\n", "J. Schliemann, J. C. Egues, and D. Loss. 2003. Nonballistic spin-field-effect transistor. Phys. Rev. Lett. 90, 14.\n", "T. Schneider, A. A. Serga, B. Leven, B. Hillebrands, R. Stamps, et al. 2008. Realization of spin-wave logic gates. Appl. Phys. Lett. 92, 2.\n", "M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy. 2012a. Proposal for neuromorphic hardware using spin devices. http://arxiv.org/abs/1206.3227v4.\n", "Mrigank Sharad , Charles Augustine , Georgios Panagopoulos , Kaushik Roy, Spin-Based Neuron Model With Domain-Wall Magnets as Synapse, IEEE Transactions on Nanotechnology, v.11 n.4, p.843-853, July 2012[doi>10.1109/TNANO.2012.2202125]\n", "M. Sharad, D. Fan, and K. Roy. 2013. Ultra-low energy, high performance and programmable magnetic threshold logic. http://arxiv.org/abs/1308.4169.\n", "J. C. Slonczewski. 1996. Current-driven excitation of magnetic multilayers. J. Magnetism Magnetic Mater. 159, 1, L1--L7.\n", "Q. Stainer, L. Lombard, K. Mackay, R. C. Sousa, I. L. Prejbeanu, et al. 2013. MRAM with soft reference layer: In-stack combination of memory and logic functions. In Proceedings of the IEEE International Memory Workshop (IMW'13). 84--87.\n", "M. Stiles and J. Miltat. 2006. Spin-transfer torque and dynamics. In Spin Dynamics in Confined Magnetic Structures, 3<sup>rd</sup> ed., B. Hillebrands and A. Thiaville, Eds. Springer, 225--308.\n", "Stmicroelectronics. 2012. Manual of design kit for CMOS 40 nm. http://www.st.com/web/en/home.html.\n", "D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams. 2008. The missing memristor found. Nature 453, 7191, 80--83.\n", "S. Sugahara and J. Nitta. 2010. Spin-transistor electronics: an overview and outlook. Proc. IEEE 98, 12, 2124--2154.\n", "S. Sugahara and M. Tanaka. 2004. A spin metal--oxide--semiconductor field-effect transistor using half-metallic-ferromagnet contacts for the source and drain. Appl. Phys. Lett. 84, 13, 2307--2309.\n", "J. Z. Sun. 2000. Spin-current interaction with a monodomain magnetic body: A model study. Phys. Rev. B 62, 1, 570.\n", "J. Z. Sun, S. L. Brown, W. Chen, E. A. Delenia, M. C. Gaidis, et al. 2013. Spin-torque switching efficiency in CoFeB-MgO based tunnel junctions. Phys. Rev. B 88, 10.\n", "Zhenyu Sun , Hai Li , Yiran Chen , Xiaobin Wang, Voltage driven nondestructive self-reference sensing scheme of spin-transfer torque memory, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.11, p.2020-2030, November 2012[doi>10.1109/TVLSI.2011.2166282]\n", "S. E. Thompson and S. Parthasarathy. 2006. Moore's law: The future of Si microelectronics. Mater. Today 9, 6, 20--25.\n", "H. P. Trinh and W. S. Zhao. 2012. Domain wall motion based magnetic adder. Electron. Lett. 48, 17, 1049--1051.\n", "P. Villard, U. Ebels, D. Houssameddine, J. Katine, D. Mauri, et al. 2010. A GHz Spintronic-based RF oscillator. IEEE J. Solid-State Circ. 45, 214--223.\n", "W. G. Wang, M. Li, S. Hageman, and C. L. Chien. 2011. Electric-field-assisted switching in magnetic tunnel junctions. Nature Mater. 11, 1, 64--68.\n", "X. Wang, Y. Chen, H. Xi, H. Li, and D. Dimitrov. 2009. Spintronic memristor through spin-torque-induced magnetization motion. IEEE Electron Dev. Lett. 30, 3, 294--297.\n", "D. C. Worledge, G. Hu, D. W. Abraham, J. Z. Sun, P. L. Trouilloud, et al. 2011. Spin torque switching of perpendicular Ta&verbar;CoFeB&verbar; MgO-based magnetic tunnel junctions. Appl. Phys. Lett. 98, 2.\n", "H. Yoda, S. Fujita, N. Shimomura, E. Kitagawa, K. Abe, et al. 2012. Progress of STT-MRAM technology and the effect on normally-off computing systems. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'12).\n", "C. Yoshida, M. Kurasawa, Y. M. Lee, K. Tsunoda, A. Masaki, et al. 2009. A study of dielectric breakdown mechanism in CoFeB/MgO/CoFeB magnetic tunnel junction. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS'09). 139--142.\n", "S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando. 2004. Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions. Nature Mater. 3, 12, 868--871.\n", "Rui Zhang , Pallav Gupta , Lin Zhong , Niraj K. Jha, Synthesis and Optimization of Threshold Logic Networks with Application to Nanotechnologies, Proceedings of the conference on Design, automation and test in Europe, p.20904, February 16-20, 2004\n", "Y. Zhang, W. Zhao, D. Ravelosona, J.-O. Klein, J.-V. Kim, et al. 2012a. Perpendicular-magnetic-anisotropy CoFeB racetrack memory. J. Appl. Phys. 111, 9.\n", "Y. Zhang, W. Zhao, Y. Lakys, J.-O. Klein, J.-V. Kim, et al. 2012b. Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions. IEEE Trans. Electron Dev. 59, 3, 819--826.\n", "Y. Zhang, W. Zhao, G. Prenat, T. Devolder, J.-O. Klein, et al. 2013. Electrical modeling of stochastic spin transfer torque writing in magnetic tunnel junctions for memory and logic applications. IEEE Trans. Magnetics 49, 7, 4375--4378.\n", "Y. Zhang, W. Zhao, J.-O. Klein, C. Chappert, and D. Ravelosona. 2014. Current induced perpendicular-magnetic-anisotropy racetrack memory with magnetic field assistance. Appl. Phys. Lett. 104, 3.\n", "W. Zhao, D. Agnus, V. Derycke, A. Filoramo, J.-P. Bourgoin, et al. 2010. Nanotube devices based crossbar architecture: Toward neuromorphic computing. Nanotechnol. 21, 17.\n", "W. Zhao, Y. Zhang, T. Devolder, J.-O. Klein, D. Ravelosona, et al. 2012a. Failure and reliability analysis of STT-MRAM. Microelectron. Reliab. 52, 9, 1848--1852.\n", "Weisheng Zhao , Sumanta Chaudhuri , Celso Accoto , Jacques-Olivier Klein , Claude Chappert , Pascale Mazoyer, Cross-Point Architecture for Spin-Transfer Torque Magnetic Random Access Memory, IEEE Transactions on Nanotechnology, v.11 n.5, p.907-917, September 2012[doi>10.1109/TNANO.2012.2206051]\n", "W. Zhao, L. Torres, L. V. Cargnini, R. M. Brum, Y. Zhang, et al. 2012c. High performance SoC design using magnetic logic and memory. In Proceedings of the 19<sup>th</sup> IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'12). 10--33.\n", "Weisheng Zhao , Eric Belhaire , Claude Chappert , Pascale Mazoyer, Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.2, p.1-16, October 2009[doi>10.1145/1596543.1596548]\n", "W. Zhao, C. Chappert, V. Javerliac, and J.-P. Noziere. 2009b. High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits. IEEE Trans. Magnetics 45, 10, 3784--3787.\n", "Weisheng Zhao , Eric Belhaire , Claude Chappert , Bernard Dieny , Guillaume Prenat, TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.2 n.2, p.1-19, June 2009[doi>10.1145/1534916.1534918]\n", "W. Zhao, J. Duval, J.-O. Klein, and C. Chappert. 2011a. A compact model for magnetic tunnel junction (MTJ) switched by thermally assisted spin transfer torque (TAS+STT). Nanoscale Res. Lett. 6, 1, 1--4.\n", "W. Zhao, D. Ravelosona, J.-O. Klein, and C. Chappert. 2011b. Domain wall shift register-based reconfigurable logic. IEEE Trans. Magnetics 47, 10, 2966--2969.\n", "W. Zhao, J. O. Klein, Y. Zhang, N. Ben Romhane, D. Querlioz et al. 2013. Spin-electronics based logic fabrics. In Preceedings of the IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'13). 174--179.\n", "W. Zhao, M. Moreau, E. Deng, Y. Zhang, J.-M. Portal, et al. 2014. Synchronous non-volatile logic gate design based on resistive switching memories. IEEE Trans. Circ. Syst. I Regular Papers 61, 2, 443--454.\n", "J. G. Zhu and C. Park. 2006. Magnetic tunnel junctions. Mater. Today 9, 11, 36--45.\n", "I. \u017euti\u0107, J. Fabian, and S. Das Sarma. 2004. Spintronics: Fundamentals and applications. Rev. Modern Phys. 76, 2, 323--410.\n"], "doi": "doi>10.1145/2663351", "ref_links": {"104": "http://arxiv.org/abs/1206.3227v4.", "64": "http://arxiv.org/abs/1305.4085v1.", "54": "http://nvmw.ucsd.edu/2010/documents/Kang_Seung.pdf.", "110": "http://www.st.com/web/en/home.html.", "106": "http://arxiv.org/abs/1308.4169.", "21": "http://arxiv.org/pdf/1206.5616.pdf.", "0": "http://www.designers-guide.org/.", "49": "http://www.itrs.net."}, "abstract": "Conventional MOS integrated circuits and systems suffer serve power and scalability challenges as technology nodes scale into ultra-deep-micron technology nodes (e.g., below 40nm). Both static and dynamic power dissipations are increasing, caused mainly by the intrinsic leakage currents and large data traffic. Alternative approaches beyond charge-only-based electronics, and in particular, spin-based devices, show promising potential to overcome these issues by adding the spin freedom of electrons to electronic circuits. Spintronics provides data non-volatility, fast data access, and low-power operation, and has now become a hot topic in both academia and industry for achieving ultra-low-power circuits and systems. The ITRS report on emerging research devices identified themagnetic tunnel junction(MTJ) nanopillar (one of the Spintronics nanodevices) as one of the most promising technologies to be part of future micro-electronic circuits. In this review we will give an overview of the status and prospects of spin-based devices and circuits that are currently under intense investigation and development across the world, and address particularly their merits and challenges for practical applications. We will also show that, with a rapid development of Spintronics, some novel computing architectures and paradigms beyond classic Von-Neumann architecture have recently been emerging for next-generation ultra-low-power circuits and systems.", "authors": [{"name": "wang kang", "link": "http://dl.acm.org/author_page.cfm?id=88159278457"}, {"name": "yue zhang", "link": "http://dl.acm.org/author_page.cfm?id=88158815457"}, {"name": "zhaohao wang", "link": "http://dl.acm.org/author_page.cfm?id=99658711486"}, {"name": "jacques-olivier klein", "link": "http://dl.acm.org/author_page.cfm?id=81344493148"}, {"name": "claude chappert", "link": "http://dl.acm.org/author_page.cfm?id=81375604816"}, {"name": "dafine ravelosona", "link": "http://dl.acm.org/author_page.cfm?id=81484657028"}, {"name": "gefei wang", "link": "http://dl.acm.org/author_page.cfm?id=99658753928"}, {"name": "youguang zhang", "link": "http://dl.acm.org/author_page.cfm?id=88158816257"}, {"name": "weisheng zhao", "link": "http://dl.acm.org/author_page.cfm?id=81435606824"}], "title": "Spintronics: Emerging Ultra-Low-Power Circuits and Systems beyond MOS Technology", "citations": [], "Metrics": {"Downloads (12 months)": "338\n", "Downloads (6 weeks) ": "24\n", "Downloads (cumulative)": "338\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "China", "university": null, "affiliation_string": "beihang university beijing china", "city": "beijing", "Name": "wang kang"}, {"country": "france", "university": null, "affiliation_string": "university of paris-sud orsay france", "city": null, "Name": "yue zhang"}, {"country": "france", "university": null, "affiliation_string": "university of paris-sud orsay france", "city": null, "Name": "zhaohao wang"}, {"country": "france", "university": null, "affiliation_string": "university of paris-sud orsay france", "city": null, "Name": "jacques-olivier klein"}, {"country": "france", "university": null, "affiliation_string": "university of paris-sud orsay france", "city": null, "Name": "claude chappert"}, {"country": "france", "university": null, "affiliation_string": "university of paris-sud orsay france", "city": null, "Name": "dafine ravelosona"}, {"country": "China", "university": null, "affiliation_string": "beihang university beijing china", "city": "beijing", "Name": "gefei wang"}, {"country": "China", "university": null, "affiliation_string": "beihang university beijing china", "city": "beijing", "Name": "youguang zhang"}, {"country": "france", "university": null, "affiliation_string": "beihang university and university of paris-sud orsay france", "city": null, "Name": "weisheng zhao"}]}, "Article No.: 12": {"references": ["Yeter Akgul, Diego Puschini, S. Lesecq, Ivan Miro-Panades, Pascal Benoit, et al. 2012. Power mode selection in embedded systems with performance constraints. In Proceedings of the IEEE Faible Tension Faible Consommation (FTFC'12).\n", "Josep Altet, Antonio Rubio, Emmanuel Schaub, Stefan Dilhaire, and Wilfrid Claeys. 2001. Thermal coupling in integrated circuits: Application to thermal testing. IEEE J. Solid-State Circ. 36, 1, 81--91.\n", "Luca Amar\u00f9, Pierre-Emmanuel Gaillardon, Jian Zhang, and Giovanni De Micheli. 2013. Power-gated differential logic style based on double-gate controllable polarity transistors. IEEE Trans. Circ. Syst. 60, 10, 672--676.\n", "Ionut Anghel, Tudor Cioara, Ioan Salomie, Georgiana Copil, Daniel Moldovan, et al. 2011. Dynamic frequency scaling algorithms for improving the CPU's energy efficiency. In Proceedings of the International Conference on Intelligent Computer Communication and Processing (ICCP'11).\n", "Chris Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, et al. 2012. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In Proceedings of the Symposium on VLSI Technology (VLSIT'12).\n", "Sarunya Bangsaruntip, Guy M. Cohen, Amlan Majumdar, Ying Zhang, S. U. Engelmann, et al. 2009. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'09).\n", "Edith Beign\u00e9, Fabien Clermidy, Sylvain Miermont, Alexandre Valentian, Pascal Vivet, et al. 2008. A fully integrated power supply unit for fine grain power management application to embedded low voltage SRAMs. In Proceedings of the European Solid-State Circuits Conference (ESSCIRC'08).\n", "Edith Beign\u00e9, Fabien Clermidy, Helene Lhermet, Sylvain Miermont, Yvain Thonnart, et al. 2009. An asynchronous power aware and adaptive NoC based circuit. IEEE J. Solid-State Circ. 44, 4, 1167--1177.\n", "E. Beigne , A. Valentian , B. Giraud , O. Thomas , T. Benoist , Y. Thonnart , S. Bernard , G. Moritz , O. Billoint , Y. Maneglia , P. Flatresse , J. P. Noel , F. Abouzeid , B. Pelloux-Prayer , A. Grover , S. Clerc , P. Roche , J. Le Coz , S. Engels , R. Wilson, Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France\n", "M. Haykel Ben Jamaa , Kartik Mohanram , Giovanni De Micheli, Novel library of logic gates with ambipolar CNTFETs: opportunities for multi-level logic synthesis, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Lakshmi Kanta Bera, Hoai Son Nguyen, Navab Singh, Tsung Y. Liow, De-Xiang Huang, et al. 2006. Three dimensionally stacked SiGe nanowire array and gate-all-around p-MOSFETs. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'06).\n", "Kerry Bernstein, Ralph K. Cavin III, Wolfgang Porod, Alan Seabaugh, and Jeff Welser. 2010. Device and architecture outlook for beyond CMOS switches. Proc. IEEE 98, 12, 2169--2184.\n", "Keith A. Bowman, Steven G. Duvall, and James D. Meindl. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 37, 2, 183--190.\n", "Thomas Burd, Trevor Pering, Anthony Stratakos, and Robert Brodersen. 2000. A dynamic voltage scaled microprocessor system. In Proceedings of the International Solid-State Circuits Conference (ISSCC'00).\n", "Leland Chang, David Frank, Robert Montoye, S. J. Koester, Brain Ji, et al. 2010. Practical strategies for power-efficient computing technologies. Proc. IEEE 98, 2, 215--236.\n", "Yang-Kyu Choi, Nick Lindert, Peiqi Xuan, Stephen Tang, Daewon Ha, Erik Anderson, Tsu-Jae King, Jeffrey Bokor, and Chenming Hu. 2001. Sub-20nm CMOS FinFET technologies. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'01).\n", "Ayse Kivilcim Coskun , Tajana \u0160imunic Rosing , Keith A. Whisnant , Kenny C. Gross, Static and dynamic temperature-aware scheduling for multiprocessor SoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.9, p.1127-1140, September 2008[doi>10.1109/TVLSI.2008.2000726]\n", "Shidhartha Das, Carlos Tokunaga, Sanjay Pant, Wei-Hsaing Ma, Sudherssen Kalaiselvan, et al. 2009. RazorII: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid-State Circ. 44, 1, 32--48.\n", "Michele De Marchi, Davide Sacchetto, Stefano Frache, Jian Zhang, Pierre-Emmanuel Gaillardon, Yusuf Leblebici, and Giovanni De Micheli. 2012. Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'12).\n", "C\u00e9cilia Dupr\u00e9, Alexandre Hubert, S. Becu, Michael Jublot, V. Maffini-Alvaro, et al. 2008. 15nm-diameter 3D stacked nanowires with independent gates operation: \u03a6FET. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08).\n", "Mohamed Elgebaly , Manoj Sachdev, Variation-aware adaptive voltage scaling system, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.560-571, May 2007[doi>10.1109/TVLSI.2007.896909]\n", "Thomas Ernst. 2013. Controlling the polarity of silicon nanowire transistors. Sci. 340, 6139, 1414--1415.\n", "Wei-Wei Fang, Navab Singh, Lakshmi K. Bera, Hoai Son Nguyen, Subhash C. Rustagi, et al. 2007. Vertically stacked SiGe nanowire array channel CMOS transistors. IEEE Electron. Dev. Lett. 28, 3, 211--213.\n", "Pierre-Emmanuel Gaillardon , Luca Amaru , Jian Zhang , Giovanni De Micheli, Advanced system on a chip design based on controllable-polarity FETs, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany\n", "Tahir Ghani, Michael Armstrong, Chris Auth, M. Bost, P. Charvat, et al. 2003. A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'03).\n", "Naoki Harada, Katsunori Yagi, Shintaro Sato, and Naoki Yokoyama. 2010. A polarity-controllable graphene inverter. Appl. Phys. Lett. 96, 1.\n", "Andr\u00e9 Heinzig, Stefan Slesazeck, Franz Kreupl, Thomas Mikolajick, and Walter M. Weber. 2011. Reconfigurable silicon nanowire transistors. Nano Lett. 12, 1, 119--124.\n", "Sebastian Herbert and Diana Marculescu. 2009. Variation-aware dynamic voltage/frequency scaling. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'09).\n", "Chia-Hong Jan, Uddalak Bhattacharya, Ruth Brian, Sang-Jun Choi, G. Curello, et al. 2012. A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'12).\n", "Mohammad Javidan, Eldar Zianbetov, Francois Anceau, Dimitri Galakok, Anton Kornilenko, et al. 2011. All-digital PLL array provides reliable distributed clock for SoCs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'11).\n", "Ali Khakifirooz, Kangguo Cheng, Qing Liu, Toshiharu Nagumo, Nicolas Loubet, et al. 2012. Extremely thin SOI for system-on-chip applications. In Proceedings of the Custom Integrated Circuits Conference (CICC'12).\n", "Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Kriszti\u00e1n Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]\n", "Tejaswini Kolpe, Antonia Zhai, and Sachin S. Sapatnekar. 2011. Enabling improved power management in multicore processors through clustered DVFS. In Proceedings of the Design, Automation and Test in Europe Conference (DATE'11).\n", "Kelin J. Kuhn. 2011. CMOS scaling for the 22nm node and beyond: Device physics and technology. In Proceedings of the International Symposium on VLSI Technology, Systems and Applications (VLSITSA'11).\n", "Tadahiro Kuroda, K. Suzuki, Shinji Mita, Tetsuya Fujita, F. Yamane, et al. 1998. Variable supply-voltage scheme for low-power high-speed CMOS digital design. IEEE J. Solid-State Circ. 33, 3, 454--462.\n", "Chong-Min Kyung , Sungjoo Yoo, Energy-Aware System Design: Algorithms and Architectures, Springer Publishing Company, Incorporated, 2011\n", "Suzanne Lesecq, Diego Puschini, Edith Beign\u00e9, Pascal Vivet, and Yeter Akgul. 2011. Low-cost and robust control of a DFLL for multi-processor system-on-chip. In Proceedings of the IFAC World Congress (IFAC'11).\n", "Yiming Li, Chih-Hong Hwang, Tien-Yeh Li, and Ming-Hung Han. 2010. Process-variation effect, metal-gate work-function fluctuation, and random-dopant fluctuation in emerging CMOS technologies. IEEE Trans. Electron. Dev. 57, 2, 437--447.\n", "Yu-Ming Lin , J. Appenzeller , J. Knoch , P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities, IEEE Transactions on Nanotechnology, v.4 n.5, p.481-489, September 2005[doi>10.1109/TNANO.2005.851427]\n", "Qing Liu, Atsushi Yagishita, Nicolas Loubet, Ali Khakifirooz, Pranita Kulkarni, et al. 2010. Ultra-thin-body and BOX (UTBB) fully depleted (FD) device integration for 22nm and beyond. In Proceedings of the Symposium on VLSI Technology (VLSIT'10).\n", "Hamid Mahmoodi , Vishy Tirumalashetty , Matthew Cooke , Kaushik Roy, Ultra low-power clocking scheme using energy recovery and clock gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.33-44, January 2009[doi>10.1109/TVLSI.2008.2008453]\n", "John G. Maneatis. 1996. Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE J. Solid-State Circ. 31, 11, 1723--1732.\n", "Takashi Matsukawa, Kazuhiko Endo, Yongxun Liu, Shinichi Ouchi, Meishoku Masahara, et al. 2008. Dual metal gate FinFET integration by Ta/Mo diffusion technology for Vt reduction and multi-Vt CMOS application. In Proceedings of the European Solid-State Device Research Conference (ESSDERC'08).\n", "Carlos Mazur\u00e9, Richard Ferrant, Bich-Yen Nguyen, Walter Schwarzenbach, and C\u00e9cile Moulin. 2010. FDSOI: From substrate to devices and circuit applications. In Proceedings of the European Solid-State Circuits Conference (ESSIRC'10).\n", "Mark P. Mills. 2013. The cloud begins with coal -- Big data, big networks, big infrastructure, and big power: An overview of the electricity used by the global digital ecosystem. http://www.tech-pundit.com/wp-content/uploads/2013/07/Cloud_Begins_With_Coal.pdf?c761ac.\n", "Kaizad Mistry, C. Allen, Chris Auth, Bruce Beattie, D. Bergstrom, et al. 2007. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100&percnt; Pb-free packaging. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'07).\n", "Kirsten E. Moselund, Mikael T. Bjork, Heinz Schmid, Hersham Ghoneim, Siegfried Karg, et al. 2011. Silicon nanowire tunnel FETs: Low-temperature operation and influence of high-k gate dielectric. IEEE Trans. Electron Dev. 58, 9, 2911--2916.\n", "Masakatsu Nakai, Satoshi Akui, Katsunori Seno, Tetsumasa Meguro, Takahiro Seki, et al. 2008. Dynamic voltage and frequency management for a low-power embedded microprocessor. IEEE J. Solid-State Circ. 40, 1, 28--35.\n", "Jean-Philippe Noel, Oliver Thomas, Marie-Anne Jaud, Oliver Weber, Thierry Poiroux, et al. 2011. Multi-VT UTBB FDSOI device architecture for low-power CMOS circuit. IEEE Trans. Electron Dev. 58, 8, 2473--2482.\n", "K. Nose , T. Sakurai, Analysis and future trend of short-circuit power, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.1023-1030, November 2006[doi>10.1109/43.863642]\n", "Kevin J. Nowka, Gary D. Carpenter, Eric W. Macdonald, Hung C. Ngo, Bishop C. Brock, et al. 2002. A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling. IEEE J. Solid-State Circ. 37, 11, 1441--1447.\n", "Kohei Onizuka and Takayasu Sakurai. 2005. VDD-hopping accelerator for on-chip power supplies achieving nano-second order transient time. In Proceedings of the Asian Solid-State Circuits Conference (ASSCC'05).\n", "Sanjay Pant and David Blaauw. 2008. Circuit techniques for suppression and measurement of on-chip inductive supply noise. In Proceedings of the European Solid-State Circuits Conference (ESSCC'08).\n", "Nicolas Planes, Oliver Weber, V. Barral, S. Haendler, D. Noblet, et al. 2012. 28nm FDSOI technology platform for high-speed low-voltage digital applications. In Proceedings of the Symposium on VLSI Technology (VLSIT'12).\n", "Diego Puschini , Fabien Clermidy , Pascal Benoit , Gilles Sassatelli , Lionel Torres, Temperature-Aware Distributed Run-Time Optimization on MP-SoC Using Game Theory, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.375-380, April 07-09, 2008[doi>10.1109/ISVLSI.2008.33]\n", "Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic. 2003. Digital Integrated Circuits. Prentice Hall.\n", "B. Rebaud , M. Belleville , E. Beign\u00e9 , C. Bernard , M. Robert , P. Maurine , N. Azemard, Timing slack monitoring under process and environmental variations: Application to a DSP performance optimization, Microelectronics Journal, v.42 n.5, p.718-732, May, 2011[doi>10.1016/j.mejo.2011.02.005]\n", "Scott K. Reynolds. 1997. A DC-DC converter for short-channel CMOS technologies. IEEE J. Solid-State Circ. 32, 1, 111--113.\n", "Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meinand. 2003. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91, 2, 305--327.\n", "Harmander Singh , Kanak Agarwal , Dennis Sylvester , Kevin J. Nowka, Enhanced leakage reduction techniques using intermediate strength power gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.11, p.1215-1224, November 2007[doi>10..1109/TVLSI.2007.904101]\n", "Robert B. Staszewski, John Walberg, Sameh Rezeq, Chih-Ming Hung, Oren Eliezer, et al. 2005. All-digital PLL and transmitter for mobile phones. IEEE J. Solid-State Circ. 40, 12, 2469--2482.\n", "Xifan Tang, Jian Zhang, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2014. TSPC flip-flop circuit design with three-independent-gate silicon nanowire FETs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'14).\n", "Olivier Thomas, Brian Zimmer, Bertrand Pelloux-Prayer, Nicolas Planes, Kaya Can Akyel, et al. 2012. 6T SRAM design for wide voltage range in 28nm FDSOI. In Proceedings of the IEEE International SOI Conference (SOI'12).\n", "Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi, Yu, Toney Jacobson, et al. 2008. A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling. In Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC'08).\n", "Ogun Turkyilmaz, Fabien Clermidy, Luca Amar\u00f9, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2013. Self-checking ripple-carry adder with ambipolar silicon nanowire FET. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'13).\n", "Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005[doi>10.1145/1108956.1108957]\n", "Lionel Vincent , Philippe Maurine , Suzanne Lesecq , Edith Beign\u00e9, Embedding statistical tests for on-chip dynamic voltage and temperature monitoring, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228539]\n", "Robin Wilson, Edith Beigne, Philippe Flatresse, Alexandre Valentian, Fady Abouzeid, et al. 2014. A 460MHz at 397mV, 2.6GHz at 1.3V, 32b VLIW DSP, embedding FMAX tracking. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'14).\n", "W. Wolf , A. A. Jerraya , G. Martin, Multiprocessor System-on-Chip (MPSoC) Technology, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1701-1713, October 2008[doi>10.1109/TCAD.2008.923415]\n", "Jie Xiang, Wei Lu, Yongjie Hu, Yue Wu, Hao Yan, and Charles M. Lieber. 2006. Ge/Si nanowire heterostructures as high-performance field-effect transistors. Nature 441, 489--493.\n", "Peiqi Xuan, Min She, Bruce Harteneck, Alex Liddle, Jeffery Bokor, et al. 2003. FinFET SONOS flash memory for embedded applications. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'03).\n", "Hao Yan, Hwan Sung Choe, Sungwoo Nam, Yongjie Hu, Shamik Das, James F. Klemic, James C. Ellenbogen, and Charles M. Lieber. 2011. Programmable nanowire circuits for nanoprocessors. Nature 470, 240--244.\n", "Guihua Yu and Charles M. Lieber. 2010. Assembly and integration of semiconductor nanowires for functional nanosystems. Pure Appl. Chem. 82, 12, 2295--2314.\n", "Jiren Yuan and Christer Svensson. 1997. New single-clock CMOS latches and flip-flops with improved speed and power savings. J. Solid-State Circ. 32, 1, 62--69.\n", "Jian Zhang, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2013. Dual-threshold-voltage configurable circuits with three-independent-gate silicon nanowire FETs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'13).\n", "Jianli Zhuo , Chaitali Chakrabarti, System-level energy-efficient dynamic task scheduling, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065744]\n", "Andrew Zukoski , Xuebei Yang , Kartik Mohanram, Universal logic modules based on double-gate carbon nanotube transistors, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024921]\n"], "doi": "doi>10.1145/2714566", "ref_links": {"44": "http://www.tech-pundit.com/wp-content/uploads/2013/07/Cloud_Begins_With_Coal.pdf?c761ac."}, "abstract": "Nowadays, power consumption is one of the main limitations of electronic systems. In this context, novel and emerging devices provide new opportunities to extend the trend toward low-power design. In this survey article, we present a transversal survey on energy-efficient techniques ranging from devices to architectures. The actual trends of device research, with fully depleted planar devices, tri-gate geometries, and gate-all-around structures, allows us to reach an increasingly higher level of performance while reducing the associated power. In addition, beyond the simple device property enhancements, emerging devices also lead to innovations at the circuit and architectural levels. In particular, devices whose properties can be tuned through additional terminals enable a fine and dynamic control of device threshold. They also enable designers to realize logic gates and to implement power-related techniques in a compact way unreachable to standard technologies. These innovations reduce power consumption at the gate level and unlock new means of actuation in architectural solutions like adaptive voltage and frequency scaling.", "authors": [{"name": "pierre-emmanuel gaillardon", "link": "http://dl.acm.org/author_page.cfm?id=81479641435"}, {"name": "edith beigne", "link": "http://dl.acm.org/author_page.cfm?id=81375597876"}, {"name": "suzanne lesecq", "link": "http://dl.acm.org/author_page.cfm?id=81435597250"}, {"name": "giovanni de micheli", "link": "http://dl.acm.org/author_page.cfm?id=89558717857"}], "title": "A Survey on Low-Power Techniques with Emerging Technologies: From Devices to Systems", "citations": [], "Metrics": {"Downloads (12 months)": "395\n", "Downloads (6 weeks) ": "25\n", "Downloads (cumulative)": "395\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Switzerland", "university": null, "affiliation_string": "epfl lausanne switzerland", "city": "lausanne", "Name": "pierre-emmanuel gaillardon"}, {"country": "France", "university": null, "affiliation_string": "cea-leti minatec campus grenoble france", "city": "grenoble", "Name": "edith beigne"}, {"country": "France", "university": null, "affiliation_string": "cea-leti minatec campus grenoble france", "city": "grenoble", "Name": "suzanne lesecq"}, {"country": "Switzerland", "university": null, "affiliation_string": "epfl lausanne switzerland", "city": "lausanne", "Name": "giovanni de micheli"}]}, "Article No.: 18": {"references": ["V. Arima, M. Iurlo, L. Zoli, S. Kumar, M. Piacenza, F. Della Sala, F. Matino, G. Maruccio, R. Rinaldi, F. Paolucci, M. Marcaccio, P. G. Cozzi, and A. P. Bramanti. 2012. Toward quantum-dot cellular automata units: Thiolated-carbazole linked bis-ferrocene. Nanoscale 4, 813--823.\n", "M. Awais, M. Vacca, M. Graziano, and G. Masera. 2012. FFT implementation using QCA. In Proceedings of the 19<sup>th</sup> IEEE International Conference on Electronics, Circuits, and Systems (ICECS'12). 741--744.\n", "Muhammad Awais , Marco Vacca , Mariagrazia Graziano , Massimo Ruo Roch , Guido Masera, Quantum Dot Cellular Automata Check Node Implementation for LDPC Decoders, IEEE Transactions on Nanotechnology, v.12 n.3, p.368-377, May 2013[doi>10.1109/TNANO.2013.2251422]\n", "E. P. Blair, E. Yost, and C. S. Lent. 2009. Power dissipation in clocking wires for clocked molecular quantum-dot cellular automata. J. Comput. Electron. 9, 1, 49-55.\n", "Mario R. Casu , Mariagrazia Graziano , Guido Masera , Gianluca Piccinini , Maurizio Zamboni, An electromigration and thermal model of power wires fora priorihigh-level reliability prediction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.349-358, April 2004[doi>10.1109/TVLSI.2004.825599]\n", "A. Chiolerio, P. Allia, and M. Graziano. 2012. Magnetic dipolar coupling and collective effects for binary information codification in cost-effective logic devices. J. Magnet. Magnetic Mater. 324, 3006--3012.\n", "O. Fenwick, L. Bozec, D. Credgington, A. Hammiche, G. M. Lazzerini, Y. R. Silberberg, and F. Cacialli. 2009. Thermochemical nanopatterning of organic semiconductors. Nature Nanotechnol. 4, 10, 664--668\n", "Mariagrazia Graziano , Stefano Frache , Maurizio Zamboni, A Hardware Viewpoint on Biosequence Analysis: What\u2019s Next?, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.4, p.1-21, November 2013[doi>10.1145/2504774]\n", "Mariagrazia Graziano , Marco Vacca , Alessandro Chiolerio , Maurizio Zamboni, An NCL-HDL Snake-Clock-Based Magnetic QCA Architecture, IEEE Transactions on Nanotechnology, v.10 n.5, p.1141-1149, September 2011[doi>10.1109/TNANO.2011.2118229]\n", "A. Imre, G. Csabaa, G. H. Bernstein, W. Porod, and V. Metlushkob. 2003. Investigation of shape-dependent switching of coupled nanomagnets. Superlattices Microstruct. 34, 513--518.\n", "J. Jiao, G. J. Long, F. Grandjean, A. M. Beatty, and T. P. Fehlner. 2003. Building blocks for the molecular expression of quantum cellular automata. Isolation and characterization of a convalently bonded square array of two ferrocenium abd two ferrocene complexes. J. Amer. Chem. Soc. 125, 25, 7522--7523.\n", "C. S. Lent, B. Isaksen, and M. Lieberman. 2003. Molecular quantum-dot cellular automata. J. Amer. Chem. Soc. 125, 1056--1063.\n", "C. S. Lent, P. D. Tougaw, W. Porod, and G. Bernstein. 1993. Quantum cellular automata. Nanotechnol. 4, 49--57.\n", "Z. Li, A. M. Beatty, and T. P. Fehlner. 2003. Molecular QCA cell: Structure and functionalization of an unsymmetrical dinuclear mixed-valence complex for surface binding. Inorg. Chem. 42, 5707--5714.\n", "Paolo Motto , Marco Crepaldi , Gianluca Piccinini , Danilo Demarchi, NanoCube: A Low-Cost, Modular, and High-Performance Embedded System for Adaptive Fabrication and Characterization of Nanogaps, IEEE Transactions on Nanotechnology, v.13 n.2, p.322-334, March 2014[doi>10.1109/TNANO.2014.2302584]\n", "Mariam Momenzadeh , Marco Ottavi , Fabrizio Lombardi, Modeling QCA Defects at Molecular-level in Combinational Circuits, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.208-216, October 03-05, 2005[doi>10.1109/DFTVS.2005.46]\n", "A. Pulimeno. 2013. Molecular quantum-dot cellular automata (QCA): Characterization of the bisferrocene molecule as a QCA device. Ph.D dissertation, Polytechnic of Torino.\n", "A. Pulimeno, M. Graziano, C. Abrardi, D. Demarchi, and G. Piccinini. 2011. A write-in system based on electric fields for molecular QCA. In Proceedings of the IEEE International NanoElectronics Conference (INEC'11). 1--2.\n", "A. Pulimeno, M. Graziano, A. Antidormi, R. Wang, A. Zahir, and G. Piccinini. 2014. Understanding a bisferrocene molecular QCA wire. In Field-Coupled Nanocomputing, Springer, 307--338.\n", "A. Pulimeno, M. Graziano, D. Demarchi, and G. Piccinini. 2012a. Towards a molecular QCA wire: Simulation of write-in and read-out systems. Solid State Electron. 77, 101--107.\n", "Azzurra Pulimeno , Mariagrazia Graziano , Gianluca Piccinini, UDSM trends comparison: from technology roadmap to UltraSparc Niagara2, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.7, p.1341-1346, July 2012[doi>10.1109/TVLSI.2011.2148183]\n", "Azzurra Pulimeno , Mariagrazia Graziano , Alessandro Sanginario , Valentina Cauda , Danilo Demarchi , Gianluca Piccinini, Bis-Ferrocene Molecular QCA Wire: Ab Initio Simulations of Fabrication Driven Fault Tolerance, IEEE Transactions on Nanotechnology, v.12 n.4, p.498-507, July 2013[doi>10.1109/TNANO.2013.2261824]\n", "Azzurra Pulimeno , Mariagrazia Graziano , Ruiyu Wang , Danilo Demarchi , Gianluca Piccinini, Charge distribution in a molecular QCA wire based on bis-ferrocene molecules, Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, July 15-17, 2013, New York, New York\n", "H. Qi, S. Sharma, Z. Li, G. L. Snider, A. O. Orlov, C. S. Lent, and T. P. Fehlner. 2003. Molecular quantum cellular automata cells, electric field driven switching of a silicon surface bound array of vertically oriented two-dot molecular quantum cellular automata. J. Amer. Chem. Soc. 125, 15250--15259.\n", "I. Rattalino, P. Motto, G. Piccinini, and D. Demarchi. 2012. A new validation method for modeling nanogap fabrication by electromigration, based on the resistance-voltage (R-V) curve analysis. Phys. Lett. A: General, Atomic Solid State Phys. 376, 30--31, 2134--2140.\n", "Gabriel Schulhof , Konrad Walus , Graham A. Jullien, Simulation of random cell displacements in QCA, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.2-es, April 2007[doi>10.1145/1229175.1229177]\n", "U. C. Singh and P. A. Kollman. 1984. An approach to computing electrostatic charges for molecules. J. Comput. Chem. 5, 129--145.\n", "S. Strobel, S. Harrer, G. Penso Blanco, G. Sacrpa, G. Abstreiter, P. Luigi, and M. Tornow. 2009. Planar nanogap electrodes by direct nanotransfer printing. Small 5, 5, 579--582.\n", "M. B. Tahoori , Jing Huang , M. Momenzadeh , F. Lombardi, Testing of quantum cellular automata, IEEE Transactions on Nanotechnology, v.3 n.4, p.432-442, December 2004[doi>10.1109/TNANO.2004.834169]\n", "Marco Vacca , Mariagrazia Graziano , Maurizio Zamboni, Asynchronous Solutions for Nanomagnetic Logic Circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.4, p.1-18, December 2011[doi>10.1145/2043643.2043645]\n", "Marco Vacca , Mariagrazia Graziano , Maurizio Zamboni, Majority Voter Full Characterization for Nanomagnet Logic Circuits, IEEE Transactions on Nanotechnology, v.11 n.5, p.940-947, September 2012[doi>10.1109/TNANO.2012.2207965]\n", "M. Vacca, J. Wang, M. Graziano, M. R. Roch, and M. Zamboni. 2014. Feedbacks in QCA: A quantitative approach. IEEE Trans. VLSI Syst. PP, 99, 1--1.\n", "K. Walus. 2012. QCA designer reference manual. http://www.mina.ubc.ca/.\n", "Xiaokuo Yang , Li Cai , Shuzhao Wang , Zhuo Wang , Chaowen Feng, Reliability and Performance Evaluation of QCA Devices With Rotation Cell Defect, IEEE Transactions on Nanotechnology, v.11 n.5, p.1009-1018, September 2012[doi>10.1109/TNANO.2012.2211613]\n", "A. Zahir , S. A. A. Zaidi , A. Pulimeno , M. Graziano , D. Demarchi , G. Masera , G. Piccinini, Molecular transistor circuits: from device model to circuit simulation, Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, July 08-10, 2014, Paris, France[doi>10.1145/2770287.2770318]\n"], "doi": "doi>10.1145/2738041", "ref_links": {"32": "http://www.mina.ubc.ca/."}, "abstract": "Molecular quantum-dot cellular automata(mQCA) is an emerging paradigm for nanoscale computation. Its revolutionary features are the expected operating frequencies (THz), the high device densities, the noncryogenic working temperature, and, above all, the limited power densities.The main drawback of this technology is a consequence of one of its very main advantages, that is, the extremely small size of a single molecule. Device prototyping and the fabrication of a simple circuit are limited by lack of control in the technological process [Pulimeno et al. 2013a]. Moreover, high defectivity might strongly impact the correct behavior of mQCA devices. Another challenging point is the lack of a solid method for analyzing and simulating mQCA behavior and performance, either in ideal or defective conditions.Our contribution in this article is threefold: (i) We identify a methodology based on both ab-initio simulations and post-processing of data for analyzing an mQCA system adopting an electronic point of view (we baptized this method as \u201cMoSQuiTo\u201d); (ii) we assess the performance of an mQCA device (in this case, a bis- ferrocene molecule) working in nonideal conditions, using as a reference the information on fabrication-critical issues and on the possible defects that we are obtaining while conducting our own ongoing experiments on mQCA: (iii) we determine and assess the electrostatic energy stored in a bis-ferrocene molecule both in an oxidized and reduced form.Results presented here consist of quantitative information for an mQCA device working in manifold driving conditions and subjected to defects. This information is given in terms of: (a) output voltage; (b)safe operating area(SOA); (c) electrostatic energy; and (d) relation between SOA and energy, that is, possible energy reduction subject to reliability and functionality constraints. The whole analysis is a first fundamental step toward the study of a complex mQCA circuit. It gives important suggestions on possible improvements of the technological processes. Moreover, it starts an interesting assessment on the energy of an mQCA, one of the most promising features of this technology.", "authors": [{"name": "mariagrazia graziano", "link": "http://dl.acm.org/author_page.cfm?id=81100476319"}, {"name": "azzurra pulimeno", "link": "http://dl.acm.org/author_page.cfm?id=81758690357"}, {"name": "ruiyu wang", "link": "http://dl.acm.org/author_page.cfm?id=99658713537"}, {"name": "xiang wei", "link": "http://dl.acm.org/author_page.cfm?id=99658743975"}, {"name": "massimo ruo roch", "link": "http://dl.acm.org/author_page.cfm?id=81408591912"}, {"name": "gianluca piccinini", "link": "http://dl.acm.org/author_page.cfm?id=81100316036"}], "title": "Process Variability and Electrostatic Analysis of Molecular QCA", "citations": [{"Name": "Bibhash Sen ", "Country": null, "Affiliation": null}, {"Name": "Yashraj Sahu ", "Country": null, "Affiliation": null}, {"Name": "Rijoy Mukherjee ", "Country": null, "Affiliation": null}, {"Name": "Rajdeep Kumar Nath ", "Country": null, "Affiliation": null}, {"Name": "Biplab K. Sikdar", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "84\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "84\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "mariagrazia graziano"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "azzurra pulimenopolitecnico di torino torino to italy"}, {"country": "italy", "university": null, "affiliation_string": "ruiyu wangpolitecnico di torino torino to italy", "city": null, "Name": "ruiyu wangpolitecnico di torino torino to italy"}]}, "Article No.: 13": {"references": ["Farhad Haj Ali Asgari , Manoj Sachdev, A low-power reduced swing global clocking methodology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.5, p.538-545, May 2004[doi>10.1109/TVLSI.2004.826204]\n", "C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Ghani, T. Glassman, R. Grover, W. Han, D. Hanken, M. Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, R. James, D. Jones, J. Jopling, S. Joshi, C. Kenyon, H. Liu, R. McFadden, B. Mcintyre, J. Neirynck, C. Parker, L. Pipes, I. Post, S. Pradhan, M. Prince, S. Ramey, T. Reynolds, J. Roesler, J. Sandford, J. Seiple, P. Smith, C. Thomas, D. Towner, T. Troeger, C. Weber, P. Yashar, K. Zawadzki, and K. Mistry. 2012. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In Proceedings of the Symposium on VLSI Technology (VLSIT'12). 131--132.\n", "K. D. Boese and A. B. Kahng. 1992. Zero-skew clock routing trees with minimum wire-length. In Proceedings of the 5<sup>th</sup> Annual IEEE International ASIC Conference and Exhibit (ASIC'92). 17--21.\n", "Rishi Chaturvedi , Jiang Hu, Buffered Clock Tree for High Quality IC Design, Proceedings of the 5th International Symposium on Quality Electronic Design, p.381-386, March 22-24, 2004\n", "B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, et al. 2003. High performance fully-depleted tri-gate CMOS transistors. IEEE Electron Device Lett. 24, 4, 263--265.\n", "W. C. Elmore. 1948. The transient response of damped linear networks with particular regard to wideband amplifiers. J. Appl. Phys. 19, 1, 55--63.\n", "Y. Hu, Z. Li, and R. Zhou. 2007. A new type of high-performance low-power low clock-swing TSPC flip-flop. In Proceedings of the 7<sup>th</sup> International Conference on ASIC (ASICON'07). 130--133.\n", "ITRS Technology Working Groups. 2010. International Technology Roadmap for Semiconductors (ITRS) 2010 Update. ITRS Technology Working Groups.\n", "C. Kim and S. M. Kang. 2002. A low-swing clock double-edge triggered flip-flop. IEEE J. Solid-State Circ. 37, 5, 648--652.\n", "N. A. Kurd, J. S. Barkarullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland. 2001. A multigigahertz clocking scheme for the Pentium 4 microprocessor. IEEE J. Solid-State Circ. 36, 11, 1647--1653.\n", "Dong-Jin Lee , Myung-Chul Kim , Igor L. Markov, Low-power clock trees for CPUs, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California\n", "Peng Li , Emrah Acar, A Waveform Independent Gate Model for Accurate Timing Analysis, Proceedings of the 2005 International Conference on Computer Design, p.363-365, October 02-05, 2005[doi>10.1109/ICCD.2005.17]\n", "H. Mahmoodi-Meimand and K. Roy. 2004. Dual-edge triggered level converting flip-flops. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 661--664.\n", "D. Markovic, J. Tschanz, and V. De. 2004. Feasibility study of low-swing clocking. In Proceedings of the International Conference on Microelectronics (ICMEL'04). 547--550.\n", "S. Natarajan, M. Armstrong, M. Bost, R. Brain, M. Brazier, C.-H. Chang, V. Chikarmane, M. Childs, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, I. Jin, C. Kenyon, S. Klopcic, S.-H. Lee, M. Liu, S. Lodha, B. McFadden, A. Murthy, L. Neiberg, J. Neirynck, P. Packan, S. Pae, C. Parker, C. Pelto, L. Pipes, J. Sebastian, J. Seiple, B. Sell, S. Sivakumar, B. Song, K. Tone, T. Troeger, C. Weber, M. Yang, A. Yeoh, and K. Zhang. 2008. A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171\u03bcm2 SRAM cell size in a 291Mb array. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08). 1--3.\n", "Jatuchai Pangjun , Sachin S. Sapatnekar, Low-power clock distribution using multiple voltages and reduced swings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.309-318, June 2002[doi>10.1109/TVLSI.2002.1043334]\n", "S. Raja , F. Varadi , M. Becer , J. Geada, Transistor level gate modeling for accurate and fast timing, noise, and power analysis, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391588]\n", "E. Salman and E. Friedman. 2012. High Performance Integrated Circuit Design. Mc-Graw Hill Professional.\n", "G. Shamanna, N. Kurd, J. Douglas, and M. Morrise. 2010. Scalable, sub-1W, sub-10ps clock skew, global clock distribution architecture for Intel Core i7/i5/i3 microprocessors. In Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC'10). 83--84.\n", "Rupesh S. Shelar , Marek Patyra, Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.10, p.1623-1627, October 2013[doi>10.1109/TCAD.2013.2266404]\n", "Saurabh Sinha , Greg Yeric , Vikas Chandra , Brian Cline , Yu Cao, Exploring sub-20nm FinFET design with predictive technology models, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228414]\n", "Can Sitik , Baris Taskin, Multi-corner multi-voltage domain clock mesh design, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France[doi>10.1145/2483028.2483094]\n", "Can Sitik , Baris Taskin, Skew-bounded low swing clock tree optimization, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France[doi>10.1145/2483028.2483059]\n", "Synopsys Inc. 2012. Synopsys 32nm Generic Library. Synopsys Inc.\n", "T. Xanthopoulos, D. W. Bailey, A. K. Gangwar, M. K. Gowan, A. K. Jain, and B. K. Prewitt. 2001. The design and analysis of the clock distribution network for a 1.2 GHz alpha microprocessor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'01). 402--403.\n", "J. Zhang and Y. Sun. 2007. A low clock swing, power saving and generic technology based D flip-flop with single power supply. In Proceedings of the International Conference on ASIC (ASICON'07). 142--144.\n", "Q. K. Zhu and M. Zhang. 2001. Low-voltage swing clock distribution schemes. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'01). 418--421.\n"], "doi": "doi>10.1145/2701617", "ref_links": {}, "abstract": "A low-swing clocking methodology is introduced to achieve low-power operation at 20nm FinFET technology. Low-swing clock trees are used in existing methodologies in order to decrease the dynamic power consumption in a trade-off for 3 issues: (1) the effect of leakage power consumption, which is becoming more dominant when the process scales sub-32nm; (2) the increase in insertion delay, resulting in a high clock skew; and (3) the difficulty in driving the existing DFF sinks with a low-swing clock signal without a timing violation. In this article, a FinFET-based low-swing clocking methodology is introduced to preserve the dynamic power savings of low-swing clocking while minimizing these three negative effects, facilitated through an efficient use of FinFET technology. At scaled performance constraints, the proposed methodology at 20nm FinFET leads to 42&percnt; total power savings (clock network+DFF) compared to a FinFET-based full-swing counterpart at the same frequency (3 GHz), thanks to the dynamic power savings of low-swing clocking and 3&percnt; power savings compared to a CMOS-based low-swing implementation running at the half frequency (1.5 GHz), thanks to the leakage power savings of FinFET technology.", "authors": [{"name": "can sitik", "link": "http://dl.acm.org/author_page.cfm?id=81556762056"}, {"name": "emre salman", "link": "http://dl.acm.org/author_page.cfm?id=81385598375"}, {"name": "leo filippini", "link": "http://dl.acm.org/author_page.cfm?id=99658639494"}, {"name": "sung jun yoon", "link": "http://dl.acm.org/author_page.cfm?id=99658752227"}, {"name": "baris taskin", "link": "http://dl.acm.org/author_page.cfm?id=81100050608"}], "title": "FinFET-Based Low-Swing Clocking", "citations": [], "Metrics": {"Downloads (12 months)": "93\n", "Downloads (6 weeks) ": "19\n", "Downloads (cumulative)": "93\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "drexel university philadelphia pa", "city": "philadelphia", "Name": "can sitik"}, {"country": null, "university": null, "affiliation_string": "stony brook university stony brook ny", "city": null, "Name": "emre salman"}, {"country": "United States", "university": null, "affiliation_string": "drexel university philadelphia pa", "city": "philadelphia", "Name": "leo filippini"}, {"country": null, "university": null, "affiliation_string": "stony brook university college station tx", "city": null, "Name": "sung jun yoon"}, {"country": "United States", "university": null, "affiliation_string": "drexel university philadelphia pa", "city": "philadelphia", "Name": "baris taskin"}]}, "Article No.: 11": {"references": [], "doi": "doi>10.1145/2756554", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "aida todri-sanial", "link": "http://dl.acm.org/author_page.cfm?id=99658640923"}, {"name": "sanjukta bhanja", "link": "http://dl.acm.org/author_page.cfm?id=81100547402"}], "title": "Guest Editorial: Special Issue on Advances in Design of Ultra-Low Power Circuits and Systems in Emerging Technologies", "citations": [], "Metrics": {"Downloads (12 months)": "92\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "92\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "aida todri-sanial"}, {"country": null, "university": null, "affiliation_string": null, "Name": "sanjukta bhanja"}]}, "Article No.: 17": {"references": ["L. F. Abbott and W. Gerstner. 2004. Homeostasis and learning through spike-timing dependent plasticity. In Methods and Models in Neurophysics, D. Hansel, C. Chow, B. Gutkin, and C. Meunier (Eds.). Elsevier Science. http://infoscience.epfl.ch/record/114304/files/Abbott04.pdf.\n", "J. V. Arthur, P. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, A. Chandra, S. Esser, N. Imam, W. Risk, D. B. D. Rubin, R. Manohar, and D. S. Modha. 2012. Building block of a programmable neuromorphic substrate: A digital neurosynaptic core. In Proceedings of the International Joint Conference on Neural Networks (IJCNN'12).\n", "Mostafa Rahimi Azghadi , Said Al-Sarawi , Derek Abbott , Nicolangelo Iannella, 2013 Special Issue: A neuromorphic VLSI design for spike timing and rate based synaptic plasticity, Neural Networks, 45, p.70-82, September, 2013[doi>10.1016/j.neunet.2013.03.003]\n", "M. Rahimi Azghadi, S. Moradi, and G. Indiveri. 2013b. Programmable neuromorphic circuits for spike-based neural dynamics. In Proceedings of the 11<sup>th</sup> IEEE International New Circuits and Systems Conference (NEWCAS'13).\n", "M. Rahimi Azghadi, S. Al-Sarawi, N. Iannella, and D. Abbott. 2012. Efficient design of triplet based spike-timing dependent plasticity. In Proceedings of the International Joint Conference on Neural Networks (IJCNN'12).\n", "M. Rahimi Azghadi, S. AL-Sarawi, N. Iannella, and D. Abbott. 2014a. Tunable low energy, compact and high performance neuromorphic circuit for spike-based synaptic plasticity. PLoS ONE 9, 2.\n", "M. Rahimi Azghadi, N. Iannella, S. F. Al-Sarawi, G. Indiveri, and D. Abbott. 2014b. Spike-based synaptic plasticity in silicon: Design, implementation, application, and challenges. Proc. IEEE 102, 5, 717--737.\n", "S. Bamford, A. F. Murray, and D. J. Willshaw. 2012. Spike-timing-dependent plasticity with weight dependence evoked from physical constraints. IEEE Trans. Biomed. Circ. Syst. 6, 4, 385--398.\n", "Chiara Bartolozzi , Giacomo Indiveri, Synaptic Dynamics in Analog VLSI, Neural Computation, v.19 n.10, p.2581-2603, October 2007[doi>10.1162/neco.2007.19.10.2581]\n", "Ammar Belatreche , Liam P. Maguire , Martin McGinnity, Advances in Design and Application of Spiking Neural Networks, Soft Computing - A Fusion of Foundations, Methodologies and Applications, v.11 n.3, p.239-248, October 2006[doi>10.1007/s00500-006-0065-7]\n", "E. L. Bienenstock, L. N. Cooper, and P. W. Munro. 1982. Theory for the development of neuron selectivity: Orientation specificity and binocular interaction in visual cortex. J. Neurosci. 2, 1, 32--48.\n", "A. Bofill-i-Petit , A. F. Murray, Synchrony detection and amplification by silicon neurons with STDP synapses, IEEE Transactions on Neural Networks, v.15 n.5, p.1296-1304, September 2004[doi>10.1109/TNN.2004.832842]\n", "Joseph M. Brader , Walter Senn , Stefano Fusi, Learning Real-World Stimuli in a Neural Network with Spike-Driven Synaptic Dynamics, Neural Computation, v.19 n.11, p.2881-2912, November 2007[doi>10.1162/neco.2007.19.11.2881]\n", "R. Brette and W. Gerstner. 2005. Adaptive exponential integrate-and-fire model as an effective description of neuronal activity. J. Neurophys. 94, 3637--3642.\n", "E. Chicca, F. Stefanini, C. Bartolozzi, and G. Indiveri. 2014. Neuromorphic electronic circuits for building autonomous cognitive systems. Proc. IEEE 102, 9, 1367--1388.\n", "E. Chicca, A. M. Whatley, P. Lichtsteiner, V. Dante, T. Delbr\u00fcCk, P. Del Giudice, R. J. Douglas, and G. Indiveri. 2007. A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity. IEEE Trans. Circ. Syst. I 5, 54, 981--993.\n", "T. Y. W. Choi, B. E. Shi, and K. Boahen. 2004. An on-off orientation selective address event representation image transceiver chip. IEEE Trans. Circ. Syst. I51, 2, 342--353.\n", "C. Clopath, L. B\u00fcsing, E. Vasilaki, and W. Gerstner. 2010. Connectivity reflects coding: A model of voltage-based STDP with homeostasis. Nature Neurosci. 13, 3, 344--352.\n", "Peter Dayan , L. F. Abbott, Theoretical Neuroscience: Computational and Mathematical Modeling of Neural Systems, The MIT Press, 2005\n", "T. Delbruck, R. Berner, P. Lichtsteiner, and C. Dualibe. 2010. 32-bit configurable bias current generator with sub-off-current capability. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'10). 1647--1650.\n", "D. B. Fasnacht, A. M. Whatley, and G. Indiveri. 2008. A serial communication infrastructure for multi-chip address event system. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'08). 648--651.\n", "A. Fidjeland, D. Gamez, M. P. Shanahan, and E. Lazdins. 2013. Three tools for the real-time simulation of embodied spiking neural networks using GPUs. Neuroinf. 11, 3, 267--290.\n", "Andreas K. Fidjeland , Etienne B. Roesch , Murray P. Shanahan , Wayne Luk, NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs, Proceedings of the 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, p.137-144, July 07-09, 2009[doi>10.1109/ASAP.2009.24]\n", "Steve B. Furber , David R. Lester , Luis A. Plana , Jim D. Garside , Eustace Painkras , Steve Temple , Andrew D. Brown, Overview of the SpiNNaker System Architecture, IEEE Transactions on Computers, v.62 n.12, p.2454-2467, December 2013[doi>10.1109/TC.2012.142]\n", "Wulfram Gerstner , Werner Kistler, Spiking Neuron Models: An Introduction, Cambridge University Press, New York, NY, 2002\n", "Massimilian Giulioni , Mario Pannunzi , Davide Badoni , Vittorio Dante , Paolo Del Giudice, Classification of correlated patterns with a configurable analog vlsi neural network of spiking neurons and self-regulating plastic synapses, Neural Computation, v.21 n.11, p.3106-3129, November 2009[doi>10.1162/neco.2009.08-07-599]\n", "J. Gjorgjieva, C. Clopath, J. Audet, and J.-P. Pfister. 2011. A triplet spike-timing--dependent plasticity model generalizes the Bienenstock--Cooper--Munro rule to higher-order spatiotemporal correlations. Proc. Nat. Acad. Sci. 108, 48, 19383--19388.\n", "M. Graupner and N. Brunel. 2012. Calcium-based plasticity model explains sensitivity of synaptic changes to spike pattern, rate, and dendritic location. Proc. Nat. Acad. Sci. 109, 3991--3996.\n", "G. Indiveri. 2002. Neuromorphic bistable VLSI synapses with spike-timing-dependent plasticity. In Proceedings of the Conference on Advances in Neural Information Processing Systems (NIPS'02). Vol. 15. 1091--1098.\n", "G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. Van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P, H\u00e4fliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen. 2011. Neuromorphic silicon neuron circuits. Frontiers Neurosci. 5, 1--23.\n", "G. Indiveri, F. Stefanini, and E. Chicca. 2010. Spike-based learning with a generalized integrate and fire silicon neuron. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'10). 1951--1954.\n", "R. Kempter, W. Gerstner, and J. L. Van Hemmen. 1999. Hebbian learning and spiking neurons. Phys. Rev. E59, 4, 4498--4514.\n", "D. Khosla, D. J. Huber, and C. Kanan. 2014. A neuromorphic system for visual object recognition. Biologic. Inspired Cogn. Archit. 8, 33--45.\n", "Christof Koch, Biophysics of Computation: Information Processing in Single Neurons  (Computational Neuroscience Series), Oxford University Press, Inc., New York, NY, 2004\n", "S. B. Laughlin and T. J. Sejnowski. 2003. Communication in neuronal networks. Sci. 301, 5641, 1870--1874.\n", "S.-C. Liu and T. Delbruck. 2010. Neuromorphic sensory systems. Current Opinion Neurobiol. 20, 3, 288--295.\n", "C. G. Mayr and J. Partzsch. 2010. Rate and pulse based plasticity governed by local synaptic state variables. Frontiers Synaptic Neurosci. 2, 33.\n", "C. Mead. 1990. Neuromorphic electronic systems. Proc. IEEE 78, 10, 1629--36.\n", "S. Mitra, S. Fusi, and G. Indiveri. 2009. Real-time classification of complex patterns using spike-based learning in neuro-morphic VLSI. IEEE Trans. Biomed. Circ. Syst. 3, 1, 32--42.\n", "S. Moradi and G. Indiveri. 2011. A VLSI network of spiking neurons with an asynchronous static random access memory. In Proceedings of the Biomedical Circuits and Systems Conference (BioCAS'11). 277--280.\n", "S. Moradi and G. Indiveri. 2014. An event-based neural network architecture with an asynchronous programmable synaptic memory. IEEE Trans. Biomed. Circ. Syst. 8, 1, 98--107.\n", "S. Moradi, N. Imam, R. Manohar, and G. Indiveri. 2013. A memory-efficient routing method for large-scale spiking neural networks. In Proceedings of the European Conference on Circuit Theory and Design (ECCTD'13). 1--4.\n", "Jayram Moorkanikara Nageswaran , Nikil Dutt , Jeffrey L. Krichmar , Alex Nicolau , Alexander V. Veidenbaum, 2009 Special Issue: A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors, Neural Networks, v.22 n.5-6, p.791-800, July, 2009[doi>10.1016/j.neunet.2009.06.028]\n", "A. Nere, U. Olcese, D. Balduzzi, and G. Tononi. 2012. A neuromorphic architecture for object recognition and motion anticipation using burst-STDP. PloS ONE 7, 5.\n", "J. P. Pfister and W. Gerstner. 2006. Triplets of spikes in a model of spike timing-dependent plasticity. J. Neurosci. 26, 38, 9673--9682.\n", "P. Rowcliffe , Jianfeng Feng, Training Spiking Neuronal Networks With Applications in Engineering Tasks, IEEE Transactions on Neural Networks, v.19 n.9, p.1626-1640, September 2008[doi>10.1109/TNN.2008.2000999]\n", "J. Schemmel, D. Bruderle, A. Grubl, M. Hock, K. Meier, and S. Millner. 2010. A wafer-scale neuromorphic hardware system for large-scale neural modeling. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'10). 1947--1950.\n", "M. Schmuker, T. Pfeil, and M. P. Nawrot. 2014. A neuromorphic network for generic multivariate data classification. Proc. Nat. Acad. Sci. 111, 6, 2081--2086.\n", "P. J. Sj\u00f6str\u00f6m, E. A. Rancz, A. Roth, and M. H\u00e4usser. 2008. Dendritic excitability and synaptic plasticity. Physiol. Rev. 88, 2, 769--840.\n", "S. Song, K. D. Miller, and L. F. Abbot. 2000. Competitive hebbian learning through spike-timing-dependent plasticity. Nature Neurosci. 3, 9, 919--926.\n", "R. J. Vogelstein , U. Mallik , J. T. Vogelstein , G. Cauwenberghs, Dynamically Reconfigurable Silicon Array of Spiking Neurons With Conductance-Based Synapses, IEEE Transactions on Neural Networks, v.18 n.1, p.253-265, January 2007[doi>10.1109/TNN.2006.883007]\n", "H. X. Wang, R. C. Gerkin, D. W. Nauen, and G. Q. Bi. 2005. Coactivation and timing-dependent integration of synaptic potentiation and depression. Nature Neurosci. 8, 2, 187--193.\n"], "doi": "doi>10.1145/2658998", "ref_links": {"0": "http://infoscience.epfl.ch/record/114304/files/Abbott04.pdf."}, "abstract": "Hardware implementations of spiking neural networks offer promising solutions for computational tasks that require compact and low-power computing technologies. As these solutions depend on both the specific network architecture and the type of learning algorithm used, it is important to develop spiking neural network devices that offer the possibility to reconfigure their network topology and to implement different types of learning mechanisms. Here we present a neuromorphic multi-neuron VLSI device with on-chip programmable event-based hybrid analog/digital circuits; the event-based nature of the input/output signals allows the use of address-event representation infrastructures for configuring arbitrary network architectures, while the programmable synaptic efficacy circuits allow the implementation of different types of spike-based learning mechanisms. The main contributions of this article are to demonstrate how the programmable neuromorphic system proposed can be configured to implement specific spike-based synaptic plasticity rules and to depict how it can be utilised in a cognitive task. Specifically, we explore the implementation of different spike-timing plasticity learning rules online in a hybrid system comprising a workstation and when the neuromorphic VLSI device is interfaced to it, and we demonstrate how, after training, the VLSI device can perform as a standalone component (i.e., without requiring a computer), binary classification of correlated patterns.", "authors": [{"name": "mostafa rahimi azghadi", "link": "http://dl.acm.org/author_page.cfm?id=81375621166"}, {"name": "saber moradi", "link": "http://dl.acm.org/author_page.cfm?id=81440617285"}, {"name": "daniel b fasnacht", "link": "http://dl.acm.org/author_page.cfm?id=81335490060"}, {"name": "mehmet sirin ozdas", "link": "http://dl.acm.org/author_page.cfm?id=99658744526"}, {"name": "giacomo indiveri", "link": "http://dl.acm.org/author_page.cfm?id=81410593104"}], "title": "Programmable Spike-Timing-Dependent Plasticity Learning Circuits in Neuromorphic VLSI Architectures", "citations": [], "Metrics": {"Downloads (12 months)": "156\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "156\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "switzerland", "university": "university of zurich", "affiliation_string": "university of zurich eth zurich and university of adelaide australia", "city": "zurich", "Name": "mostafa rahimi azghadi"}, {"country": "switzerland", "university": "university of zurich", "affiliation_string": "university of zurich eth zurich zurich switzerland", "city": "zurich", "Name": "saber moradi"}, {"country": "switzerland", "university": "university of zurich", "affiliation_string": "university of zurich eth zurich zurich switzerland", "city": "zurich", "Name": "daniel b fasnacht"}, {"country": "switzerland", "university": "university of zurich", "affiliation_string": "university of zurich eth zurich zurich switzerland", "city": "zurich", "Name": "mehmet sirin ozdas"}, {"country": "switzerland", "university": "university of zurich", "affiliation_string": "university of zurich eth zurich zurich switzerland", "city": "zurich", "Name": "giacomo indiveri"}]}}, "date": {"month": "August", "year": "2015"}}}, "Volume6": {"Issue4": {"articles": {"Article No.: 15": {"references": [], "doi": "doi>10.1145/1877745.1877749", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "montek singh", "link": "http://dl.acm.org/author_page.cfm?id=81337493430"}, {"name": "steven m nowick", "link": "http://dl.acm.org/author_page.cfm?id=81330495859"}], "title": "Call for Papers DEADLINE: March 15, 2011", "citations": [], "Metrics": {"Downloads (12 months)": "3\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "176\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Hong Kong", "university": null, "affiliation_string": "univ of north carolina at chapel hill", "city": "north", "Name": "montek singh"}, {"country": null, "university": null, "affiliation_string": "columbia university", "city": null, "Name": "steven m nowick"}]}, "Article No.: 14": {"references": ["Banerjee, A. and Pathak, A. 2007. On the synthesis of sequential reversible circuit. arXiv/0707.4233.\n", "Ashis Kumer Biswas , Md. Mahmudul Hasan , Ahsan Raja Chowdhury , Hafiz Md. Hasan Babu, Efficient approaches for designing reversible Binary Coded Decimal adders, Microelectronics Journal, v.39 n.12, p.1693-1703, December, 2008[doi>10.1016/j.mejo.2008.04.003]\n", "Efficient Adder Circuits Based on a Conservative Reversible Logic Gate, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.83, April 25-26, 2002\n", "C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "Min-Lun Chuang , Chun-Yao Wang, Synthesis of reversible sequential elements, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-19, January 2008[doi>10.1145/1324177.1324181]\n", "Michael P. Frank, Approaching the Physical Limits of Computing, Proceedings of the 35th International Symposium on Multiple-Valued Logic, p.168-185, May 19-21, 2005[doi>10.1109/ISMVL.2005.9]\n", "Michael P. Frank, Introduction to reversible computing: motivation, progress, and challenges, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062324]\n", "Fredkin, E. and Toffoli, T. 1982. Conservative logic. Int. J. Theor. Physics 21, 219--253.\n", "Daniel Gro\u00dfe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]\n", "Daniel Gro\u03b2e , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.214-219, May 22-24, 2008[doi>10.1109/ISMVL.2008.42]\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "Guowu Yang , Xiaoyu Song , William N. N. Hung , Marek A. Perkowski, Bi-Directional Synthesis of 4-Bit Reversible Circuits, The Computer Journal, v.51 n.2, p.207-215, March 2008[doi>10.1093/comjnl/bxm042]\n", "Haghparast, M., Jassbi, S., Navi, K., and O. Hashemipour. 2008. Design of a novel reversible multiplier circuit using hng gate in nanotechnology. World App. Sci. J. 3, 6, 974--978.\n", "W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]\n", "Khan, M. 2002. Design of full-adder with reversible gates. In Proceedings of the International Conference on Computer and Information Technology. 515--519.\n", "Knill, E., Laflamme, R., and Milburn, G. J. 2001. A scheme for efficient quantum computation with linear optics. Nature 409, 46--52.\n", "R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]\n", "M. Morris Mano, Digital Design, Prentice Hall PTR, Upper Saddle River, NJ, 2001\n", "Maslov, D. 2009. Reversible logic benchmarks, http://webhome.cs.uvic.ca/~dmaslov/.\n", "D. Maslov , G. W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.11, p.1497-1509, November 2006[doi>10.1109/TCAD.2004.836735]\n", "Maslov, D. and Miller, D. M. 2006. Comparison of the cost metrics for reversible and quantum logic synthesis. http://arxiv.org/abs/quant-ph/0511008.\n", "Majid Mohammadi , Mohammad Eshghi, On figures of merit in reversible and quantum logic designs, Quantum Information Processing, v.8 n.4, p.297-318, August    2009[doi>10.1007/s11128-009-0106-0]\n", "Kenichi Morita, Reversible computing and cellular automata\u2014A survey, Theoretical Computer Science, v.395 n.1, p.101-131, April, 2008[doi>10.1016/j.tcs.2008.01.041]\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Peres, A. 1985. Reversible logic and quantum computers. Phys. Rev. A, Gen. Phys. 32, 6, 3266--3276.\n", "Picton, P. 1996. Multi-valued sequential logic design using fredkin gates. MVL J. 1, 241--251.\n", "Rice, J. 2006. A new look at reversible memory elements. In Proceedings of the International Symposium on Circuits and Systems. 243--246.\n", "J. E. Rice, An Introduction to Reversible Latches, The Computer Journal, v.51 n.6, p.700-709, November 2008[doi>10.1093/comjnl/bxm116]\n", "V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]\n", "Sastry, S. K., Shroff, H. S., Mahammad, S. N., and Kamakoti, V. 2006. Efficient building blocks for reversible sequential circuit design. In Proceedings of the 49th IEEE International Midwest Symposism on Circuits and Systems., 437--441.\n", "Smolin, J. A. and DiVincenzo, D. P. 1996. Five two-bit quantum gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A 53, 2855--2856.\n", "Himanshu Thapliyal , Hamid R. Arabnia , M. B. Srinivas, Efficient Reversible Logic Design of BCD Subtractors, Transactions on Computational Science III, Springer-Verlag, Berlin, Heidelberg, 2009[doi>10.1007/978-3-642-00212-0_6]\n", "Thapliyal, H., Srinivas, M. B., and Zwolinski, M. 2005. A beginning in the reversible logic synthesis of sequential circuits. In Proceedings of the International Conference on the Military and Aerospace Programmable Logic Devices.\n", "Thapliyal, H. and Vinod, A. P. 2007. Design of reversible sequential elements with feasibility of transistor implementation. In Proceedings of the IEEE International Symposium on Circuits and Systems. 625--628.\n", "Thapliyal, H. and Zwolinski, M. 2006. Reversible logic to cryptographic hardware: A new paradigm. In Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems. 342--346.\n", "Michael Kirkedal Thomsen , Robert Gl\u00fcck, Optimized reversible binary-coded decimal adders, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.7, p.697-706, July, 2008[doi>10.1016/j.sysarc.2007.12.006]\n", "Toffoli, T. 1980. Reversible computing. Tech. rep. Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science.\n", "Vedral, V., Barenco, A., and Ekert, A. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 147--153.\n", "Alexis De Vos , Yvan Van Rentergem, Power consumption in reversible logic addressed by a ramp voltage, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium[doi>10.1007/11556930_22]\n", "X. Ma , J. Huang , C. Metra , F. Lombardi, Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA, Journal of Electronic Testing: Theory and Applications, v.24 n.1-3, p.297-311, June      2008[doi>10.1007/s10836-007-5042-2]\n"], "doi": "doi>10.1145/1877745.1877748", "ref_links": {"20": "http://arxiv.org/abs/quant-ph/0511008.", "18": "http://webhome.cs.uvic.ca/~dmaslov/."}, "abstract": "Reversible logic has shown potential to have extensive applications in emerging technologies such as quantum computing, optical computing, quantum dot cellular automata as well as ultra low power VLSI circuits. Recently, several researchers have focused their efforts on the design and synthesis of efficient reversible logic circuits. In these works, the primary design focus has been on optimizing the number of reversible gates and the garbage outputs. The number of reversible gates is not a good metric of optimization as each reversible gate is of different type and computational complexity, and thus will have a different quantum cost and delay. The computational complexity of a reversible gate can be represented by its quantum cost. Further, delay constitutes an important metric, which has not been addressed in prior works on reversible sequential circuits as a design metric to be optimized. In this work, we present novel designs of reversible sequential circuits that are optimized in terms of quantum cost, delay and the garbage outputs. The optimized designs of several reversible sequential circuits are presented including the D Latch, the JK latch, the T latch and the SR latch, and their corresponding reversible master-slave flip-flop designs. The proposed master-slave flip-flop designs have the special property that they don't require the inversion of the clock for use in the slave latch. Further, we introduce a novel strategy of cascading a Fredkin gate at the outputs of a reversible latch to realize the designs of the Fredkin gate based asynchronous set/reset D latch and the master-slave D flip-flop. Finally, as an example of complex reversible sequential circuits, the reversible logic design of the universal shift register is introduced. The proposed reversible sequential designs were verified through simulations using Verilog HDL and simulation results are presented.", "authors": [{"name": "himanshu thapliyal", "link": "http://dl.acm.org/author_page.cfm?id=81340493413"}, {"name": "nagarajan ranganathan", "link": "http://dl.acm.org/author_page.cfm?id=81100282996"}], "title": "Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs", "citations": [{"Name": "A. V. AnanthaLakshmi ", "Country": null, "Affiliation": null}, {"Name": "G. F. Sudha", "Country": null, "Affiliation": null}, {"Name": "Rolf Drechsler ", "Country": "india", "Affiliation": null}, {"Name": "Robert Wille", "Country": "india", "Affiliation": null}, {"Name": "Robert Wille ", "Country": null, "Affiliation": null}, {"Name": "Mathias Soeken ", "Country": null, "Affiliation": null}, {"Name": "D. Michael Miller ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "47\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "610\n", "Citation Count": "6\n"}, "affiliation_data": [{"country": "Cameroon", "university": null, "affiliation_string": "university of south florida tampa tampa fl", "city": "south", "Name": "himanshu thapliyal"}, {"country": "Cameroon", "university": null, "affiliation_string": "university of south florida tampa tampa fl", "city": "south", "Name": "nagarajan ranganathan"}]}, "Article No.: 12": {"references": ["Hari Ananthan , Aditya Bansal , Kaushik Roy, FinFET SRAM \" Device and Circuit Design Considerations, Proceedings of the 5th International Symposium on Quality Electronic Design, p.511-516, March 22-24, 2004\n", "Balasubramanian, S. 2006. Nanoscale thin-body MOSFET design and applications. Ph.D. thesis, University of California, Berkeley, CA.\n", "Ajay N. Bhoj , Niraj K. Jha, Pragmatic design of gated-diode FinFET DRAMs, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA\n", "Tamer Cakici , Keejong Kim , Kaushik Roy, FinFET Based SRAM Design for Low Standby Power Applications, Proceedings of the 8th International Symposium on Quality Electronic Design, p.127-132, March 26-28, 2007[doi>10.1109/ISQED.2007.76]\n", "Chang, M., Huang, P., and Hwang, W. 2007. A 65mm low power 2TID embedded DRAM with leakage current reduction. In Proceedings of the International SOC Conference. IEEE.\n", "Choi, Y., King, T., and Hu, C. 2002. Nanoscale CMOS spacer FinFET for terabit era. IEEE Electron Dev. Lett. 23, 1, 25--28.\n", "Chowdhury, M. and Fossum, J. 2006. Physical insights into electron mobility in contemporary FinFETs. IEEE Electron Dev. Lett. 27, 6, 482--486.\n", "Chowdhury, M., Trivedi, V., Fossum, J., and Mathew, L. 2007. Carrier mobility/transport in undoped UTB DG FinFETs. IEEE Trans. Electron Dev. 54, 5, 1125--1132.\n", "Fossum, J., Ge, L., Chiang, M., Trivedi, V., Chowdhury, M., Mathew, L., Workman, G., and Nguyen, B. 2004. A process/physics-based compact model for nonclassical CMOS device and circuit design. Solid State Electron. 48, 919--926.\n", "Zheng Guo , Sriram Balasubramanian , Radu Zlatanovici , Tsu-Jae King , Borivoje Nikoli\u0107, FinFET-based SRAM design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077607]\n", "Ha, D., Shin, D., Koh, G., Lee, J., Lee, S., Ahn, Y., Jeong, H., Chung, T., and Kim, K. 2000. A cost effective embedded DRAM integration for high density memory and performance logic using 0.15 \u03bc m technology node and beyond. IEEE Trans. Electron Dev. 47, 7, 1499--1506.\n", "Ha, D., Takeuchi, H., Choi, Y., King, T., Bai, W., Kwong, D., Agarwal, A., and Ameen, M. 2004. Molybdenum gate HfO<sub>2</sub> CMOS FinFET technology. In Proceedings of the International Electron Devices Meeting. IEEE.\n", "Rajiv V. Joshi , Keunwoo Kim , Richard Q. Williams , Edward J. Nowak , Ching-Te Chuang, A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.665-672, January 06-10, 2007[doi>10.1109/VLSID.2007.182]\n", "Joshi, R., Williams, R., Nowak, E., Kim, K., Beintner, J., Ludwig, T., Aller, I., and Chuang, C. 2004. FinFET SRAM for high-performance low power applications. In Proceedings of the European Solid-State Device Research Conference. IEEE.\n", "Kedzierski, J. Nowak, E., et al. Metal gate FinFET and fully depleted SOI devices using total gate silicidation. In Proceedings of the International Electron Devices Meeting. IEEE.\n", "Xiaoyao Liang , Ramon Canal , Gu-Yeon Wei , David Brooks, Process Variation Tolerant 3T1D-Based Cache Architectures, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.15-26, December 01-05, 2007[doi>10.1109/MICRO.2007.33]\n", "Lim, H. and Fossum, J. 1983. Threshold voltage of thin-film silicon-on-insulator (SOI) MOSFETs. IEEE Trans. Electron Dev. 30, 10, 1244--1252.\n", "Luk, W. and Dennard, R. 2005a. Gated-diode amplifiers. IEEE Trans. Circ. Sys. Exper. Briefs 52, 5, 226--270.\n", "Luk, W. and Dennard, R. 2005b. A novel dynamic memory cell with internal voltage gain. IEEE J. Solid State Circ. 40, 4, 884--894.\n", "Luk, W., Jin, C., Dennard, R., Immediato, M., and Kosonocky, S. 2006. A 3-transistor DRAM cell with gated diode for enhanced speed and retention time. In Proceedings of the International Symposium on VLSI Circuits. IEEE.\n", "Maszara, W. P., Krivokapic, Z., King, P., Goo, J., and Lin, M. 2002. Transistors with dual workfunction metal gates by single full silicidation (FUSI) of polysilicon gates. In Proceedings of the International Electron Devices Meeting. IEEE.\n", "Matsukawa, T., O'uchi, S., Endo, K., Ishikawa, Y., Yamauchi, H., Liu, Y., Tsukada, J., Sakamoto. K., and Masahara, M. 2009. Comprehensive analysis of variability sources of FinFET characteristics. In Proceedings of the International Conference on VLSI Technology. IEEE.\n", "Ranade, P. 2002. Tunable workfunction molybdenum gate technology for FDSOI-CMOS. In Proceedings of the International Electron Devices Meeting. IEEE.\n", "Amith Singhee , Rob A. Rutenbar, From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.685-692, March 26-28, 2007[doi>10.1109/ISQED.2007.79]\n", "Trivedi, V., Fossum, J., and Chowdhury, M. 2005. Nanoscale FinFETs with gate-source/drain underlap. IEEE Trans. Electron Dev. 52, 1, 56--53.\n", "Xiong, S. and Bokor, J. 2003. Sensitivity of double gate and FinFET devices to process variations. IEEE Trans. Electron Dev. 50, 11, 2255--2261.\n", "Zhang, W., Fossum, J., Matthew, T., and Du, Y. 2005. Physical insights regarding design and performance of independent-gate FinFETs. IEEE Trans. Electron Dev. 52, 10, 2198--2207.\n"], "doi": "doi>10.1145/1877745.1877746", "ref_links": {}, "abstract": "Scaling bulk CMOS SRAM technology for on-chip caches beyond the 22nm node is questionable, on account of high leakage power consumption, performance degradation, and instability due to process variations. Recently, two-three transistor one gated-diode (2T/3T1D) DRAMs were proposed as alternatives to address the SRAM variability problem, with an emphasis on high-activity embedded cache applications. They are highly competitive to SRAM in terms of performance, while having a smaller power and area footprint at lower technology nodes. The current evolutionary trend in transistor structures is moving toward an era of multigate devices, which makes it necessary to identify design issues and advantages of gated-diode DRAMs implemented in a multigate technology.In this work, we address gated-diode DRAM design in FinFET technology using mixed-mode 2D-device simulations. We revisit the model of internal voltage gain in bulk gated diodes and extend it to provide quantitative insight into designing Fin gated diodes, that is, gated diodes in FinFET technology. To this effect, we propose FinFET variants of the bulk gated-diode configuration and identify parameters that are critical to enhancing the retention time and read current in 2T/3T1D FinFET DRAMs. Additionally, we show the superiority of 2T1D FinFET DRAM over 6T FinFET SRAM having pass-gate feedback (6T PGFB) and 2T1D bulk DRAM under the effect of physical parameter process variations using a quasi--Monte Carlo method implemented in FinE, an environment we have developed for double-gate circuit design that integrates Sentaurus TCAD from Synopsys with the Spice3-UFDG double-gate compact model from University of Florida, under a single framework. Finally, we present a new tunable threshold gated diode FinFET amplifier which uses an n-type gated diode for voltage-boosting, along with a p-type gated diode for zero-suppression.", "authors": [{"name": "ajay n bhoj", "link": "http://dl.acm.org/author_page.cfm?id=81461660151"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Gated-diode FinFET DRAMs: Device and circuit design-considerations", "citations": [{"Name": "Aoxiang Tang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Aoxiang Tang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "50\n", "Downloads (6 weeks) ": "9\n", "Downloads (cumulative)": "637\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "ajay n bhoj"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 13": {"references": ["Barenco, A., Bennett, C., Cleve, R., DiVincenzo, D., Margolus, N., Shor, P., Sleator, T., Smolin, J., and Weinfurter, H. 1995. Elementary gates for quantum computation. APS Phys. Rev. A 52, 3457--3467.\n", "C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "James Donald , Niraj K. Jha, Reversible logic synthesis with Fredkin and Peres gates, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.1, p.1-19, March 2008[doi>10.1145/1330521.1330523]\n", "Fredkin, E. F., and Toffoli, T. 1982. Conservative logic. Int. J. Theor. Phys. 21, 3/4, 219--253.\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]\n", "Maslov, D., Dueck, G., and Scott, N. 2009. Reversible logic synthesis benchmarks page. http://www.cs.uvic.ca/~dmaslov/.\n", "D. Maslov , G. W. Dueck , D. M. Miller, Toffoli network synthesis with templates, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.807-817, November 2006[doi>10.1109/TCAD.2005.847911]\n", "D. Maslov , G. W. Dueck , D. M. Miller, Techniques for the synthesis of reversible Toffoli networks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.42-es, September 2007[doi>10.1145/1278349.1278355]\n", "D. Maslov , G. W. Dueck , D. M. Miller , C. Negrevergne, Quantum Circuit Simplification and Level Compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.436-444, March 2008[doi>10.1109/TCAD.2007.911334]\n", "D. Maslov , C. Young , D. M. Miller , G. W. Dueck, Quantum Circuit Simplification Using Templates, Proceedings of the conference on Design, Automation and Test in Europe, p.1208-1213, March 07-11, 2005[doi>10.1109/DATE.2005.249]\n", "Negrevergne, C., Mahesh, T. S., Ryan, C. A., Ditty, M., Cyr-Racine, F., Power, W., Boulant, N., Havel, T., Cory, D. G., and Laflamme, R. 2006. Benchmarking quantum control methods on a 12-qubit system. Phys. Rev. Lett. 96, 17.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Aditya K. Prasad , Vivek V. Shende , Igor L. Markov , John P. Hayes , Ketan N. Patel, Data structures and algorithms for simplifying reversible circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.277-293, October 2006[doi>10.1145/1216396.1216399]\n", "Saeedi, M., Saheb Zamani, M., and Sedighi, M. 2010. Reversible logic synthesis benchmarks. http://ceit.aut.ac.ir/QDA/benchmarks.\n", "Zahra Sasanian , Mehdi Saeedi , Mehdi Sedighi , Morteza Saheb Zamani, A cycle-based synthesis algorithm for reversible logic, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan\n", "Schrom, G. 1998. Ultra-low-power cmos technology. Ph.D. thesis, Technischen Universitat Wien.\n", "V. V. Shende , S. S. Bullock , I. L. Markov, Synthesis of quantum-logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1000-1010, June 2006[doi>10.1109/TCAD.2005.855930]\n", "V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]\n", "Zhirnov, V. V., Kavin, R. K., Hutchby, J. A., and Bourianoff, G. I. 2003. Limits to binary logic switch scaling - a gedanken model. Proc. IEEE 91, 11, 1934--1939.\n"], "doi": "doi>10.1145/1877745.1877747", "ref_links": {"14": "http://ceit.aut.ac.ir/QDA/benchmarks.", "6": "http://www.cs.uvic.ca/~dmaslov/."}, "abstract": "Reversible logic has applications in various research areas, including signal processing, cryptography and quantum computation. In this article, direct NCT-based synthesis of a givenk-cycle in a cycle-based synthesis scenario is examined. To this end, a set of seven building blocks is proposed that reveals the potential of direct synthesis of a given permutation to reduce both quantum cost and average runtime. To synthesize a given large cycle, we propose a decomposition algorithm to extract the suggested building blocks from the input specification. Then, a synthesis method is introduced that uses the building blocks and the decomposition algorithm. Finally, a hybrid synthesis framework is suggested that uses the proposed cycle-based synthesis method in conjunction with one of the recent NCT-based synthesis approaches which is based on Reed-Muller (RM) spectra.The time complexity and the effectiveness of the proposed synthesis approach are analyzed in detail. Our analyses show that the proposed hybrid framework leads to a better quantum cost in the worst-case scenario compared to the previously presented methods. The proposed framework always converges and typically synthesizes a given specification very fast compared to the available synthesis algorithms. Besides, the quantum costs of benchmark functions are improved about 20&percnt; on average (55&percnt; in the best case).", "authors": [{"name": "mehdi saeedi", "link": "http://dl.acm.org/author_page.cfm?id=81311484030"}, {"name": "morteza saheb zamani", "link": "http://dl.acm.org/author_page.cfm?id=81325490785"}, {"name": "mehdi sedighi", "link": "http://dl.acm.org/author_page.cfm?id=81331503583"}, {"name": "zahra sasanian", "link": "http://dl.acm.org/author_page.cfm?id=81414620658"}], "title": "Reversible circuit synthesis using a cycle-based approach", "citations": [{"Name": "Robert Wille ", "Country": null, "Affiliation": null}, {"Name": "Mathias Soeken ", "Country": null, "Affiliation": null}, {"Name": "D. Michael Miller ", "Country": null, "Affiliation": null}, {"Name": "Mathias Soeken ", "Country": null, "Affiliation": null}, {"Name": "Laura Tague ", "Country": null, "Affiliation": null}, {"Name": "Gerhard W. Dueck ", "Country": null, "Affiliation": null}, {"Name": "Hafizur Rahaman ", "Country": null, "Affiliation": null}, {"Name": "Dipak K. Kole ", "Country": null, "Affiliation": null}, {"Name": "Debesh K. Das ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya", "Country": null, "Affiliation": null}, {"Name": "Chia-Chun Lin ", "Country": null, "Affiliation": null}, {"Name": "Amlan Chakrabarti ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Chia-Chun Lin ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Mehdi Saeedi ", "Country": null, "Affiliation": null}, {"Name": "Igor L. Markov", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "37\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "314\n", "Citation Count": "14\n"}, "affiliation_data": [{"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology tehran iran", "city": "tehran", "Name": "mehdi saeedi"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology tehran iran", "city": "tehran", "Name": "morteza saheb zamani"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology tehran iran", "city": "tehran", "Name": "mehdi sedighi"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology tehran iran", "city": "tehran", "Name": "zahra sasanian"}]}}, "date": {"month": "December", "year": "2010"}}, "Issue1": {"articles": {"Article No.: 3": {"references": ["Luiz Andr\u00e9 Barroso , Michel Dubois, The performance of cache-coherent ring-based multiprocessors, Proceedings of the 20th annual international symposium on computer architecture, p.268-277, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165162]\n", "Bolotin, E., Cidon, I., Ginosar, R., and Kolodny, A. 2005. Efficient routing in irregular topology NoCs. Tech. rep. Department of Electrical Engineering, Technion, Haita, Israel.\n", "Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Routing table minimization for irregular mesh NoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Chi, H. and Wu, W. 2003. Routing tree construction for interconnection networks. In Proceedings of the 11th Euromicro Conference on Parallel, Distributed and Network-based Processing.\n", "Yogen K. Dalal , Robert M. Metcalfe, Reverse path forwarding of broadcast packets, Communications of the ACM, v.21 n.12, p.1040-1048, Dec. 1978[doi>10.1145/359657.359665]\n", "De Pallegrini, F., Starobinski, D., Karpovsky, M. G., and Levitin, L. B. 2004. Scalable cycle-breaking algorithms for gigabit ethernet backbones. In Proceedings of the Annual Joint Conference of the IEEE Computer and Communications Societies (InfoCom).\n", "Federico Silla , Jos\u00e9 Duato, High-Performance Routing in Networks of Workstations with Irregular Topology, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.699-719, July 2000[doi>10.1109/71.877816]\n", "Ibanez, G. A., Garcia-Martinez, A., Carral, J. A., and Gonzalez, P. A. 2008. Hierarchical up/down routing architecture for ethernet backbones and campus networks. In Proceedings of the Conference on IEEE Computer Communications Workshops (InfoCom).\n", "A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002\n", "Michael R. Marty , Mark D. Hill, Coherence Ordering for Ring-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.309-320, December 09-13, 2006[doi>10.1109/MICRO.2006.14]\n", "Maurizio Palesi , Shashi Kumar , Rickard Holsmark, A method for router table compression for application specific routing in mesh topology noc architectures, Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation, July 17-20, 2006, Samos, Greece[doi>10.1007/11796435_38]\n", "Patwardhan, J. P., Dwyer, C., Lebeck, A. R., and Sorin, D. J. 2004. Circuit and system architecture for DNA-guided self-assembly of nanoelectronics. In Proceedings of the Conference on Foundations of Nanoscience: Self-Assembled Architectures and Devices. 344--358.\n", "Patwardhan, J. P., Dwyer, C., and Lebeck, A. R. 2006a. Self-assembled networks: Control vs. complexity. In Proceedings of the 1st International Conference on Nano-Networks (NANONETS).\n", "Jaidev P. Patwardhan , Chris Dwyer , Alvin R. Lebeck , Daniel J. Sorin, NANA: A nano-scale active network architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.1, p.1-30, January 2006[doi>10.1145/1126257.1126258]\n", "Jaidev P. Patwardhan , Vijeta Johri , Chris Dwyer , Alvin R. Lebeck, A defect tolerant self-organizing nanoscale SIMD architecture, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168888]\n", "Jose C. Sancho , Antonio Robles , Jose Duato, An Effective Methodology to Improve the Performance of the Up*/Down* Routing Algorithm, IEEE Transactions on Parallel and Distributed Systems, v.15 n.8, p.740-754, August 2004[doi>10.1109/TPDS.2004.28]\n", "M. K. F. Schafer , T. Hollstein , H. Zimmer , M. Glesner, Deadlock-free routing and component placement for irregular mesh-based networks-on-chip, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.238-245, November 06-10, 2005, San Jose, CA\n", "Schroeder, M. D., Birrell, A. D., Burrows, M., Murray, H., Needham, R. M., Rodeheffer, T. L., Satterthwaite, E. H., and Thacker, C. P. 1991. Autonet: A high-speed, self-configuring local area network using point-to-point links. IEEE J. Select. Areas Comm. 9.\n", "Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]\n", "Daniel Wiklund , Dake Liu, SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.78.1, April 22-26, 2003\n", "Winfree, E., Liu, F., Wenzler, L. A., and Seeman, N. C. 1998. Design and self-assembly of two-dimensional DNA crystals. Nature 394, 539--544.\n", "Yan, H., Park, S. H., Finkelstein, G., Reif, J. H., and LaBean, T. H. 2003. DNA templated self-assembly of protein arrays and highly conductive nanowires. Sci. 301, 1882--1884.\n"], "doi": "doi>10.1145/1721650.1721653", "ref_links": {}, "abstract": "The integration of novel nanotechnologies onto silicon platforms is likely to increase fabrication defects compared with traditional CMOS technologies. Furthermore, the number of nodes connected with these networks makes acquiring a global defect map impractical. As a result, on-chip networks will provide defect tolerance by self-organizing into irregular topologies. In this scenario, simple static routing algorithms based on regular physical topologies, such as meshes, will be inadequate. Additionally, previous routing approaches for irregular networks assume abundant resources and do not apply to this domain of resource-constrained self-organizing nano-scale networks. Consequently, routing algorithms that work in irregular networks with limited resources are needed.In this article, we explore routing for self-organizing nano-scale irregular networks in the context of a Self-Organizing SIMD Architecture (SOSA). Our approach trades configuration time and a small amount of storage for reduced communication latency. We augment an Euler path-based routing technique for trees to generate static shortest paths between certain pairs of nodes while remaining deadlock free. Simulations of several applications executing on SOSA show our proposed routing algorithm can reduce execution time by 8&percent; to 30&percent;.", "authors": [{"name": "yang liu", "link": "http://dl.acm.org/author_page.cfm?id=81456618703"}, {"name": "chris dwyer", "link": "http://dl.acm.org/author_page.cfm?id=81100013289"}, {"name": "alvin r lebeck", "link": "http://dl.acm.org/author_page.cfm?id=81100265767"}], "title": "Routing in self-organizing nano-scale irregular networks", "citations": [], "Metrics": {"Downloads (12 months)": "13\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "532\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "yang liu"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "chris dwyer"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "alvin r lebeck"}]}, "Article No.: 2": {"references": ["Agarwal, N., Peh, L.-S., and Jha, N. K. 2009. GARNET: A detailed interconnection network model inside a full-system simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. http://www.cs.wisc.edu/gems/download.html.\n", "R. Y. Chen , N. Vijaykrishnan , M. J. Irwin, Clock Power Issues in System-on-a-Chip Designs, Proceedings of the IEEE Computer Society Workshop on VLSI'99, p.48, April 08-09, 1999\n", "Xuning Chen , Li-Shiuan Peh, Leakage power modeling and optimization in interconnection networks, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871531]\n", "William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]\n", "Fossum, J. G., Ge., L., Chiang, M.-H., Trivedi, V. P., Chowdhury, M. M., Mathew, L., Workman, G. O., and Nguyen, B.-Y. 2004. A process/physics-based compact model for nonclassical CMOS device and circuit design. Solid State Electron. 48, 6, 919--926.\n", "Zheng Guo , Sriram Balasubramanian , Radu Zlatanovici , Tsu-Jae King , Borivoje Nikoli\u0107, FinFET-based SRAM design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077607]\n", "Ho, R., Mai, K., and Horowitz, M. 2001. The future of wires. Proc. IEEE 89, 4, 490--504.\n", "Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]\n", "ITRS. 2007. International technology roadmap for semiconductors. http://www.itrs.net.\n", "Kumar, A.; Kundu, P., Singh, A. P., Peh, L.-S., and Jha, N. K. 2007. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In Proceedings of the International Conference on Computer Design. 63--70.\n", "Liu, D. and Svensson, C. 1994. Power consumption estimation in CMOS VLSI chips. IEEE J. Solid-State Circ. 29, 6, 663--670.\n", "Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]\n", "Shubhendu S. Mukherjee , Peter Bannon , Steven Lang , Aaron Spink , David Webb, The Alpha 21364 Network Architecture, IEEE Micro, v.22 n.1, p.26-35, January 2002[doi>10.1109/40.988687]\n", "Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.\n", "Pham, D. C., Aipperspach, T., Boerstler, D., Bolliger, M., Chadhury, R., Cox, D., Harvey, P., Harvey, P. M., Hofstee, H. P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S, Riley, M., Stasiak, D. L., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., and Yazawa, K. 2006. Overview of the architecture, circuit designs and physical implementation of the first generation cell processor. IEEE J. Solid-State Circ. 41, 1, 179--196.\n", "PTM. Predictive technology model. http://www.eas.asu.edu/~ptm/.\n", "Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]\n", "Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003\n", "Michael Bedford Taylor , Walter Lee , Jason Miller , David Wentzlaff , Ian Bratt , Ben Greenwald , Henry Hoffmann , Paul Johnson , Jason Kim , James Psota , Arvind Saraf , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams, Proceedings of the 31st annual international symposium on Computer architecture, p.2, June 19-23, 2004, M\u00fcnchen, Germany\n", "Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey\n", "Zhao, W. and Cao, Y. 2006. New generation of predictive technology model for sub-45nm early design exploration. IEEE Trans. Electron. Dev. 53, 11, 2816--2823.\n"], "doi": "doi>10.1145/1721650.1721652", "ref_links": {"15": "http://www.eas.asu.edu/~ptm/.", "8": "http://www.itrs.net.", "0": "http://www.cs.wisc.edu/gems/download.html."}, "abstract": "Double-gate FETs, specifically FinFETs, are emerging as promising substitutes for bulk CMOS at the 32nm technology node and beyond because of the various obstacles to scaling faced by CMOS, such as short-channel effects, leakage power, and process variations. Another trend in chip multiprocessor design is incorporation of sophisticated on-chip interconnection networks. However, such networks are significant power-consumers. In this article, we address these two trends by presenting a power simulator for FinFET-based on-chip interconnection networks. It estimates both dynamic and leakage power. We present results for various FinFET design styles and temperatures (since leakage power changes drastically with temperature), and show that one FinFET design style may be much superior to another from the power consumption point of view.", "authors": [{"name": "chun-yi lee", "link": "http://dl.acm.org/author_page.cfm?id=81456617806"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "FinFET-based power simulator for interconnection networks", "citations": [{"Name": "Chun-Yi Lee ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Xianmin Chen ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "24\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "617\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "chun-yi lee"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 1": {"references": [], "doi": "doi>10.1145/1721650.1721651", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "Editorial", "citations": [], "Metrics": {"Downloads (12 months)": "12\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "253\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}]}}, "date": {"month": "March", "year": "2010"}}, "Issue3": {"articles": {"Article No.: 11": {"references": ["K. F. Bohringer, Modeling and Controlling Parallel Tasks in Droplet-Based Microfluidic Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.334-344, February 2006[doi>10.1109/TCAD.2005.855958]\n", "Chakrabarty, K. and Su, F. 2006. Digital Microfluidic Biochips: Synthesis, Testing, and Reconfiguration Techniques. CRC Press, Boca Raton, FL.\n", "Krishnendu Chakrabarty , Jun Zeng, Design automation for microfluidics-based biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.3, p.186-223, October 2005[doi>10.1145/1116696.1116698]\n", "Chakrabarty, K. and Zeng, J. 2006. Design Automation Methods and Tools for Microfluidics-Based Biochips. Springer, Berlin.\n", "Minsik Cho , D. Z. Pan, A High-Performance Droplet Routing Algorithm for Digital Microfluidic Biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1714-1724, October 2008[doi>10.1109/TCAD.2008.2003282]\n", "Cho, S.-Y., Seo, S.-W., Brooke, M. A., and Jokerst, N. M. 2002. Integrated detectors for embedded optical interconnections on electrical boards, modules, and integrated circuits. IEEE J. Select. Topics Quantum Electron. 8, 1427--1434.\n", "Richard B. Fair , Andrey Khlystov , Tina D. Tailor , Vladislav Ivanov , Randall D. Evans , Vijay Srinivasan , Vamsee K. Pamula , Michael G. Pollack , Peter B. Griffin , Jack Zhou, Chemical and Biological Applications of Digital-Microfluidic Devices, IEEE Design & Test, v.24 n.1, p.10-24, January 2007[doi>10.1109/MDT.2007.8]\n", "E. J. Griffith , S. Akella , M. K. Goldberg, Performance Characterization of a Reconfigurable Planar-Array Digital Microfluidic System, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.345-357, February 2006[doi>10.1109/TCAD.2005.859515]\n", "Luan, L., Evans, R. D., Jokerst, N. M., and Fair, R. B. 2008. Integrated optical sensor in a digital microfluidic platform. IEEE Sensors J. 8, 628--635.\n", "Madsen, B. C. and Murphy, R. J. 1981. Flow-injection and photometric determination of sulfate rainwater with methythymol blue. Analyt. Chem. 53, 1924--1926.\n", "Maftei, E., Pop, P., Madsen, J., and Stidsen, T. 2008. Placement-aware architectural synthesis of digital microfluidic biochips using ilp. In Proceedings of the International Conference on Very Large Scale Integration of System on Chip. 425--430.\n", "Samir W. Mahfoud , David E. Goldberg, Parallel recombinative simulated annealing: a genetic algorithm, Parallel Computing, v.21 n.1, p.1-28, Jan. 1995[doi>10.1016/0167-8191(94)00071-H]\n", "Medoro, G. 2007. Dielectrophoretic separation of human spermatozoa from epithelial cells. In Proceedings of the International Conference on MicroTAS.\n", "Minas, G., Ribeiro, J. C., Wolffenbuttel, R. F., and Correia, J. H. 2005. On-chip integrated CMOS optical detection microsystem for spectrophotometric analyses in biological microfluidic systems. In Proceedings of the IEEE International Symposium on Industrial Electronics. 1133--1138.\n", "Pollack, M. G. 2001. Electrowetting-based microactuation of droplets for digital microfluidics. Ph.D. thesis, Duke University, Durham, NC.\n", "Ren, H., Srinivasan, V., and Fair, R. B. 2003. Design and testing of an interpolating mixing architecture for electrowetting-based droplet-on-chip chemical dilution. Transduc. 1, 619--622.\n", "Andrew J. Ricketts , Kevin Irick , N. Vijaykrishnan , Mary Jane Irwin, Priority scheduling in digital microfluidics-based biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Seo, S., Lee, K. K., Kang, S., Huang, S., Doolittle, W. A., Jokerst, N. M., Brown, A. S., and Brooke, M. A. 2002. The heterogeneous integration of gan thin-film metal-semiconductor-metal photodetectors onto silicon. IEEE Photon. Technol. Lett. 14, 185--187.\n", "Srinivasan, V., Pamula, V. K., Paik, P., and Fair, R. B. 2004. Protein stamping for maldi mass spectrometry using an electrowetting-based microfluidic platform. Proc. SPIE 5591. 26--32.\n", "Srinivasan, V., Pamula, V. K., Pollack, M. G., and Fair, R. B. 2003. Clinical diagnositics on human whole blood, plasma, serum, urine, saliva, sweat, and tears on a digital microfluidic platform. In Proceedings of the International Conference on MicroTAS. 1287--1290.\n", "Fei Su , Krishnendu Chakrabarty, Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065797]\n", "Fei Su , Krishnendu Chakrabarty, High-level synthesis of digital microfluidic biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-32, January 2008[doi>10.1145/1324177.1324178]\n", "Fei Su , William Hwang , Krishnendu Chakrabarty, Droplet routing in the synthesis of digital microfluidic biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Taylor, J. R. 1982. An Introduction to Error Analysis: the Study of Uncertainties of Physical Measurements. University Science Books.\n", "Xu, T. and Chakrabarty, K. 2007. Functional testing of digital microfluidic biochips. In Proceedings of the International Test Conference (ITC).\n", "Tao Xu , Krishnendu Chakrabarty, Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.3, p.1-24, August 2008[doi>10.1145/1389089.1389091]\n", "Tao Xu , Krishnendu Chakrabarty , Vamsee K. Pamula, Design and optimization of a digital microfluidic biochip for protein crystallization, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, BioRoute: a network-flow based routing algorithm for digital microfluidic biochips, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Placement of defect-tolerant digital microfluidic biochips using the T-tree formulation, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.3, p.13-es, November 2007[doi>10.1145/1295231.1295234]\n"], "doi": "doi>10.1145/1777401.1777404", "ref_links": {}, "abstract": "Recent advances in digital microfluidics have led to tremendous interest in miniaturized lab-on-chip devices for biochemical analysis. Synthesis tools have also emerged for the automated design of lab-on-chip from the specifications of laboratory protocols. However, none of these tools consider control flow or address the problem of recovering from fluidic errors that can occur during on-chip bioassay execution. We present a synthesis method that incorporates control paths and an error-recovery mechanism in the design of a digital microfluidic lab-on-chip. Based on error-propagation estimates, we determine the best locations for fluidic checkpoints during biochip synthesis. A microcontroller coordinates the implementation of the control-flow-based bioassay by intercepting the synthesis results that are mapped to the software programs. Real-life bioassay applications are used as case studies to evaluate the proposed design method. For a representative protein assay, compared to a baseline chip design, the biochip with a control path can reduce the completion time by 30&percnt; when errors occur during the implementation of the bioassay.", "authors": [{"name": "yang zhao", "link": "http://dl.acm.org/author_page.cfm?id=81453622034"}, {"name": "tao xu", "link": "http://dl.acm.org/author_page.cfm?id=81319504506"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "Integrated control-path design and error recovery in the synthesis of digital microfluidic lab-on-chip", "citations": [{"Name": "Tsung-Yi Ho ", "Country": null, "Affiliation": null}, {"Name": "Jun Zeng ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty", "Country": null, "Affiliation": null}, {"Name": "Tsung-Yi Ho ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Paul Pop", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "21\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "394\n", "Citation Count": "8\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "yang zhao"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "tao xu"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}]}, "Article No.: 10": {"references": ["Altera. 2009. Altera. http://www.altera.com.\n", "Avci, U., Kumar, A., Liu, H., and Tiwari, S. 2004. Back-gated SOI technology: Power-adaptive logic and non-volatile memory using identical processing. In Proceedings of the International Solid-State Device Research Conference 285--288.\n", "Paul Beckett, A low-power reconfigurable logic array based on double-gate transistors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.115-123, February 2008[doi>10.1109/TVLSI.2007.912024]\n", "Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997\n", "Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149--152.\n", "W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]\n", "DeHon, A. 1996. Dynamically programmable gate arrays: A step toward increased computational density. In Proceedings of the 4th Canadian Workshop of Field-Programmable Devices. 47--54.\n", "Dehon, A. 2006. 3D nanowire-based programmable logic. In Proceedings of the International Conference on Nano-Networks. 1--5.\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Chen Dong , Deming Chen , Sansiri Tanachutiwat , Wei Wang, Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]\n", "Fossum, J. G. 2009. UFDG. http://www.soi.tec.ufl.edu/.\n", "I. Ghosh , A. Raghunathan , N. K. Jha, Hierarchical test generation and design for testability methods for ASPPs and ASIPs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.3, p.357-370, November 2006[doi>10.1109/43.748165]\n", "Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000[doi>10.1109/2.839324]\n", "Hamann, H., O'Boyle, M., Martin, Y. C., Rooks, M., and Wickramasinghe, H. K. 2006. Ultra-high-density phase-change storage and memory. Nature Mate. 5, 383--387.\n", "Hosomi, M., Yamagishi, H., Yamamoto, T., Bessho, K., Higo, Y., Yamane, K., Yamada, H., Shoji, M., Hachino, H., Fukumoto, C., Nagao, H., and Kano, H. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM. In Proceedings of the International Electron Devices Meeting. 459--462.\n", "Chao Huang , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.46, November 09-13, 2003[doi>10.1109/ICCAD.2003.134]\n", "IBM. 2007. IBM embedded DRAM.\n", "Intel. 2009. Intel PCM. http://www.intc.com/releasedetail.cfm?ReleaseID=419417.\n", "Javey, A., Guo, J., Farmer, F. B., Wang, Q., and Wang, D. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics. Nano Lett. 4, 447--450.\n", "Takashi Kawanami , Masakazu Hioki , Yohei Matsumoto , Toshiyuki Tsutsumi , Tadashi Nakagawa , Toshihiro Sekigawa , Hanpei Koike, Optimization of the Body Bias Voltage Set (BBVS) for Flex Power FPGA, IEICE - Transactions on Information and Systems, v.E90-D n.12, p.1947-1955, December 2007[doi>10.1093/ietisy/e90-d.12.1947]\n", "Kim, J.-H., Lee, J.-W., Lee, S.-J., and Shin, H. 2002. Macro model and sense amplifier for a MRAM. J. Korean Phys. Soc. 41, 896--901.\n", "J. U. Knickerbocker , P. S. Andry , B. Dang , R. R. Horton , M. J. Interrante , C. S. Patel , R. J. Polastre , K. Sakuma , R. Sirdeshmukh , E. J. Sprogis , S. M. Sri-Jayantha , A. M. Stephens , A. W. Topol , C. K. Tsang , B. C. Webb , S. L. Wright, Three-dimensional silicon integration, IBM Journal of Research and Development, v.52 n.6, p.553-569, November 2008[doi>10.1147/JRD.2008.5388564]\n", "S. J. Koester , A. M. Young , R. R. Yu , S. Purushothaman , K.-N. Chen , D. C. La Tulipe , N. Rana , L. Shi , M. R. Wordeman , E. J. Sprogis, Wafer-level 3D integration technology, IBM Journal of Research and Development, v.52 n.6, p.583-597, November 2008[doi>10.1147/JRD.2008.5388565]\n", "Koyanagi, M., Nakamura, T., Yamada, Y., Kikuchi, H., Fukushima, T., Tanaka, T., and Kurino, H. 2006. Three-dimensional integration technology based on wafer bonding with vertical buried interconnections. IEEE. Trans. Elect. Dev. 11, 2799--2808.\n", "Akhilesh Kumar , Mohab Anis, Dual-Vt Design of FPGAs for Subthreshold Leakage Tolerance, Proceedings of the 7th International Symposium on Quality Electronic Design, p.735-740, March 27-29, 2006[doi>10.1109/ISQED.2006.53]\n", "I. Kuon , J. Rose, Measuring the Gap Between FPGAs and ASICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.203-215, February 2007[doi>10.1109/TCAD.2006.884574]\n", "Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the International Electron Devices Meeting. 10.1.1--10.1.4.\n", "Lee, S., Lee, S., Shin, H., and Kim, D. 2005. Advanced HSPICE macromodel for magnetic tunnel junction. Jpn. J. Appl. Phys. 44, 2696--2700.\n", "Lee, W. H., Saha, A., Lee, E. J., and Park, S. B. 2004. Comparative review of common reconfigurable architectures. In Proceedings of the International Computer Symposium. 1326--1333.\n", "Miriam Leeser , Waleed M. Meleis , Mankuan M. Vai , Silviu Chiricescu , Weidong Xu , Paul M. Zavracky, Rothko: A Three-Dimensional FPGA, IEEE Design & Test, v.15 n.1, p.16-23, January 1998[doi>10.1109/54.655178]\n", "Fei Li , Yan Lin , Lei He, FPGA power reduction using configurable dual-Vdd, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996767]\n", "Likharev, K. K. 1999. Single-electron devices and their application. Proc. IEEE 87, 606--632.\n", "Mingjie Lin , Abbas El Gamal , Yi-Chang Lu , Simon Wong, Performance benefits of monolithically stacked 3D-FPGA, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117219]\n", "L. Lingappan , S. Ravi , N. K. Jha, Satisfiability-based test generation for nonseparable RTL controller-datapath circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.3, p.544-557, November 2006[doi>10.1109/TCAD.2005.853700]\n", "Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.\n", "Nantero. 2008. Nantero. http://www.nantero.com.\n", "NEC. 2006. NEC embedded DRAM. http://www.necel.com/process/en/edram.html.\n", "NEC. 2007. MRAM. http://www.nec.co.jp/press/en/0711/3001.html.\n", "Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., and Chuang, C.-T. 2004. Turning silicon on its edge. IEEE Circ. Dev. Mag. 4, 20--31.\n", "Paulin, P. G. and Knight, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. Comput.-Aid. Des. 8, 661--679.\n", "Perissakis, S., Joo, Y., Ahn, J., DeHon, A., and Wawrzynek, J. 1999. Embedded DRAM for a reconfigurable array. In Proceedings of the Symposium on VLSI Circuits. 145--148.\n", "PTM. 2009. Predictive technology model. http://www.eas.asu.edu/ptm/.\n", "Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]\n", "K. Roy , H. Mahmoodi , S. Mukhopadhyay , H. Ananthan , A. Bansal , T. Cakici, Double-gate SOI devices for low-power and high-performance applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.217-224, November 06-10, 2005, San Jose, CA\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G., Cheung, C., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science. 289, 94--97.\n", "SIA. 2009. International Technology Roadmap for Semiconductors. http://public.itrs.net.\n", "Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotech. 15, 881--891.\n", "Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotech. 18, 1--11.\n", "Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.\n", "Tehrani, S., Slaughter, J. M., Deherrera, M., Engel, B. N., Rizzo, N. D., Durlam, M., Dave, R. W., Janesky, J., Butcher, B., Smith, K., and Grynkewich, G. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91, 703--714.\n", "S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997\n", "Tu, D., Liu, M., Wang, W., and Haruehanroengra, S. 2007. Three-dimensional CMOL: Three-dimensional integration of CMOS/nanomaterial hybrid digital circuits. Micro Nano Lett. 2, 40--45.\n", "Ventrice, D., Fantini, P., Redaelli, A., Pirovano, A., Benvenuti, A., and Pellizzer, F. 2007. A phase change memory compact model for multilevel applications. IEEE Elect. Dev. Lett. 28, 973--975.\n", "Masakazu Yamashina , Masato Motomura, Reconfigurable computing: its concept and a practical embodiment using newly developed dynamically reconfigurable logic (DRL) LSI: invited talk, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.329-332, January 2000, Yokohama, Japan[doi>10.1145/368434.368666]\n", "Yu, R. 2008. High density 3D integration. In Proceedings of the International Conference on Electronic Packaging Technology & High Density Packaging. 1--10.\n", "Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]\n", "Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147091]\n", "Wei Zhang , Niraj K. Jha , Li Shang, Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-27, November 2009[doi>10.1145/1629091.1629093]\n", "Wei Zhang , Niraj K. Jha , Li Shang, A hybrid Nano/CMOS dynamically reconfigurable system\u2014Part II: Design optimization flow, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.3, p.1-31, August 2009[doi>10.1145/1568485.1568487]\n", "Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]\n", "Wei Zhang , Niraj K. Jha , Li Shang, A hybrid nano/CMOS dynamically reconfigurable system\u2014Part I: Architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-30, November 2009[doi>10.1145/1629091.1629092]\n", "Zhao, W., Belhaire, E., and Mistral, Q. 2006. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design. In Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 40--43.\n", "Changyun Zhu , Zhenyu (Peter) Gu , Li Shang , Robert P. Dick , Robert G. Knobel, Towards an ultra-low-power architecture using single-electron tunneling transistors, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278560]\n"], "doi": "doi>10.1145/1777401.1777403", "ref_links": {"38": "http://www.nec.co.jp/press/en/0711/3001.html.", "11": "http://www.soi.tec.ufl.edu/.", "42": "http://www.eas.asu.edu/ptm/.", "36": "http://www.nantero.com.", "37": "http://www.necel.com/process/en/edram.html.", "18": "http://www.intc.com/releasedetail.cfm?ReleaseID=419417.", "0": "http://www.altera.com.", "46": "http://public.itrs.net."}, "abstract": "In order to continue technology scaling beyond CMOS, diverse nanoarchitectures have been proposed in recent years based on emerging nanodevices, such as nanotubes, nanowires, etc. Among them, some hybrid nano/CMOS reconfigurable architectures enjoy the advantage that they can be fabricated using photolithography. NATURE is one such architecture that we have proposed recently. It comprises CMOS reconfigurable logic and CMOS fabrication-compatible nano RAMs. It uses distributed high-density and fast nano RAMs as on-chip storage for storing multiple reconfiguration copies, enabling fine-grain cycle-by-cycle reconfiguration. It supports a highly efficient computational model, called temporal logic folding, which makes possible more than an order of magnitude improvement in logic density and area-delay product, significant power reduction, and significant design flexibility in performing area-delay trade-offs.In this article, we extend NATURE in various dimensions, evaluating various FPGA approaches in the context of today's emerging technologies. First, we explore the introduction of embedded coarse-grain modules in the fine-grain NATURE architecture and present a unified dynamically reconfigurable architecture, which can significantly enhance NATURE's computation power for data-dominated applications. Second, we explore a 3D architecture for NATURE in which the nano RAM for reconfiguration storage is on one layer and the rest of the CMOS logic on another layer. This leads to further improvements in logic density and performance. Finally, we explore the possibility of using FinFETs, an emerging double-gate CMOS technology, to implement NATURE. Since power consumption is an important consideration in the deep nanometer regime, especially for FPGAs, we present a back-gate biasing methodology for flexible threshold voltage adjustment in FinFETs to significantly reduce NATURE's power consumption. Simulation results demonstrate the efficacy of the proposed methods.", "authors": [{"name": "wei zhang", "link": "http://dl.acm.org/author_page.cfm?id=81466641834"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}, {"name": "li shang", "link": "http://dl.acm.org/author_page.cfm?id=81452601537"}], "title": "Low-power 3D nano/CMOS hybrid dynamically reconfigurable architecture", "citations": [{"Name": "Ting-Jung Lin ", "Country": null, "Affiliation": null}, {"Name": "Wei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Renhai Chen ", "Country": "canada", "Affiliation": null}, {"Name": "Yi Wang ", "Country": "canada", "Affiliation": null}, {"Name": "Zili Shao", "Country": "canada", "Affiliation": null}], "Metrics": {"Downloads (12 months)": "37\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "845\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "wei zhang"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}, {"country": null, "university": null, "affiliation_string": "university of colorado boulder co", "city": null, "Name": "li shang"}]}, "Article No.: 9": {"references": ["Amlani, I., Orlov, A., Snider, G., and Lent, C. 1998. Demonstration of a functional. quantum-dot cellular automata cell. J. Vac. Sci. Tech. B 16, 3795--3799.\n", "S. Bhanja , S. Sarkar, Probabilistic Modeling of QCA Circuits Using Bayesian Networks, IEEE Transactions on Nanotechnology, v.5 n.6, p.657-670, November 2006[doi>10.1109/TNANO.2006.883474]\n", "Sanjukta Bhanja , Marco Ottavi , Fabrizio Lombardi , Salvatore Pontarelli, Novel designs for thermally robust coplanar crossing in QCA, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Cowburn, R. and Welland, M. 2000. Room temperature magnetic quantum cellular automata. Science. 1466--1468.\n", "Dai, J., Wang, L., and Jain, F. 2008. A quantitative approach for analysis of defect tolerance in QCA. In Proceedings of the IEEE International Conference on Nanotechnology. 903--906.\n", "Jianwei Dai , Lei Wang , Faquir Jain, Analysis of defect tolerance in molecular crossbar electronics, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.529-540, April 2009[doi>10.1109/TVLSI.2008.2008392]\n", "Dutta, M. and Stroscio, M. A. 2000. Quantum-Based Electronic Devices and Systems. World Scientific Publishing Company.\n", "Dysart, T. J. 2005. Defect properties and design tools for quantum dot cellular automata, Master's thesis, University of Notre Dame.\n", "Timothy J. Dysart , Peter M. Kogge, Probabilistic Analysis of a Molecular Quantum-Dot Cellular Automata Adder, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.478-486, September 26-28, 2007\n", "Fijany, A. and Toomarian, B. N. 2001. New design for quantum dots celluar automata to obtain fault tolerant logic gates. J. Nanoparticle Resear. 27--37.\n", "Frost, S., Rodrigues, A. F., Janiszewski, A. W., Raush, R. T., and Kogge, P. M. 2002. Memory in motion: A study of storage structures in QCA. In Proceedings of the 1st Workshop on Non-Silicon Computing.\n", "Hennessy K. and Lent, C. S. 2001. Clocking of molecular quantum-dot cellular automata. J. Vacuum Sci. Technol. 1752--1755.\n", "Jing Huang , Mariam Momenzadeh , Fabrizio Lombardi, On the Tolerance to Manufacturing Defects in Molecular QCA Tiles for Processing-by-wire, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.163-174, June      2007[doi>10.1007/s10836-006-0548-6]\n", "Jing Huang , Mariam Momenzadeh , Fabrizio Lombardi, Defect tolerance of QCA tiles, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Jiao, J., Long, G., Grandjean, F., Beatty, A., and Fehlner, T. 2003. Building blocks for the molecular expression of quantum cellular automata. Isolation and characterization of a covalently bonded square array of two ferrocenium and two ferrocene complexes. J. Amer. Chem. Soc. 125, 1522--1523.\n", "Lent, C. S. and Tougaw, P. D. 1997. A device architecture for computing with quantum dots. Proc. IEEE. 541--557.\n", "Lent, C. S., Tougaw, P. D., Porod, W., and Bernstein, G. H. 1993. Quantum cellular automata. Nanotech. 4, 49--57.\n", "Liu, M. 2006. Robustness and power dissipation in quantum-dot cellular automata, Ph.D. dissertation, University of Notre Dame.\n", "Mahler, G. and Weberruss, V. A. 1998. Quantum Networks: Dynamics of Open Nanostructures. Springer-Verlag.\n", "M. Momenzadeh , J. Huang , F. Lombardi, Defect Characterization and Tolerance of QCA Sequential Devices and Circuits, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.199-207, October 03-05, 2005[doi>10.1109/DFTVS.2005.26]\n", "Niemier, M. T. 2004. Designing digital systems in quantum cellular automata. Master's thesis, University of Notre Dame.\n", "Michael T. Niemier , Peter M. Kogge, Logic in Wire: Using Quantum Dots to Implement a Microprocessor, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.118, March 04-06, 1999\n", "M. Niemier , M. Alam , X. S. Hu , G. Bernstein , W. Porod , M. Putney , J. DeAngelis, Clocking structures and power analysis for nanomagnet-based logic devices, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283787]\n", "Michael Niemier , Michael Crocker , X. Sharon Hu , Marya Lieberman, Using CAD to shape experiments in molecular QCA, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233690]\n", "Ongarelli, C., Francaviglia, S., Macucci, M., and Iannaconne, G. 2000. Thermal behavior of quantum cellular automaton wires. J. Appl. Phys. 7320--7325.\n", "Ottavi, M., Pontarelli, S., Vankamamidi, V., Salsano, A., and Lombardi, F. 2006. QCA memory with parallel read/serial write: design and analysis. IEE Proc. Circ. Dev. Syst. 153, 199--206.\n", "Gabriel Schulhof , Konrad Walus , Graham A. Jullien, Simulation of random cell displacements in QCA, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.2-es, April 2007[doi>10.1145/1229175.1229177]\n", "Shannon, C. E. 1948. A mathematical theory of communication. Bell Syst. Tech. J. 27, part I, 379--423, part II, 623--656.\n", "Smith, C., Gardelis, S., Rushforth, A., Crook, R., Cooper, J., Ritchie, D., Lineld, E., Jin, Y., and Pepper, M. 2003. Realization of quantum-dot cellular automata using semiconductor quantum dots. Superlatt. Microstruct. 34, 195--203.\n", "Saket Srivastava , Sanjukta Bhanja, Hierarchical Probabilistic Macromodeling for QCA Circuits, IEEE Transactions on Computers, v.56 n.2, p.174-190, February 2007[doi>10.1109/TC.2007.30]\n", "Mehdi Baradaran Tahoori , Mariam Momenzadeh , Jing Huang , Fabrizio Lombardi, Defects and Faults in Quantum Cellular Automata at Nano Scale, Proceedings of the 22nd IEEE VLSI Test Symposium, p.291, April 25-29, 2004\n", "Timler, J. and Lent, C. S. 1996. Dynamic behavior of quantum cellular automata. J. Appl. Phys. 80, 4722--4736.\n", "Timler, J. and Lent, C. S. 2002. Power gain and dissipation in quantum-dot cellular automata. J. Appl. Phys. 91, 823--831.\n", "Tougaw, P. D. and Lent, C. S. 1994. Logical devices implemented using quantum cellular automata. J. Appl. Physics. 75, 1818--1825.\n", "V. Vankamamidi , M. Ottavi , F. Lombardi, Tile-based design of a serial memory in QCA, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057711]\n", "Walus, K. and Jullien, G. A. 2006. Design tools for an emerging SoC technology: Quantum-dot cellular automata, Proc. IEEE 94, 1225--1244.\n", "K. Walus , T. J. Dysart , G. A. Jullien , R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, v.3 n.1, p.26-31, March 2004[doi>10.1109/TNANO.2003.820815]\n", "Lei Wang , Naresh R. Shanbhag, Energy-efficiency bounds for deep submicron VLSI systems in the presence of noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.2, p.254-269, April 2003[doi>10.1109/TVLSI.2003.810783]\n", "Yuliang Wang , M. Lieberman, Thermodynamic behavior of molecular-scale quantum-dot cellular automata (QCA) wires and logic devices, IEEE Transactions on Nanotechnology, v.3 n.3, p.368-376, September 2004[doi>10.1109/TNANO.2004.828576]\n", "Tongquan Wei , Kaijie Wu , Ramesh Karri , Alex Orailoglu, Fault tolerant quantum cellular array (QCA) design using Triple Modular Redundancy with shifted operands, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120938]\n"], "doi": "doi>10.1145/1777401.1777402", "ref_links": {}, "abstract": "Quantum-dot cellular automata (QCA) has been advocated as a promising emerging nanotechnology for designing future nanocomputing systems. However, at device level, the large number of expected defects represents a significant hurdle for reliable computation in QCA-based systems. In this paper, we present an information-theoretic approach to investigate the relationship between defect tolerance and redundancy in QCA devices. By modeling defect-prone QCA devices as unreliable information processing media, we determine the information transfer capacity, as bound on the reliability that QCA devices can achieve. The proposed method allows to evaluate the effectiveness of redundancy-based defect tolerance in an effective and quantitative manner.", "authors": [{"name": "jianwei dai", "link": "http://dl.acm.org/author_page.cfm?id=81467644440"}, {"name": "lei wang", "link": "http://dl.acm.org/author_page.cfm?id=81414599258"}, {"name": "fabrizio lombardi", "link": "http://dl.acm.org/author_page.cfm?id=81339514522"}], "title": "An information-theoretic analysis of quantum-dot cellular automata for defect tolerance", "citations": [], "Metrics": {"Downloads (12 months)": "21\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "666\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "jianwei dai"}, {"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "lei wang"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university", "city": "shenyang", "Name": "fabrizio lombardi"}]}}, "date": {"month": "August", "year": "2010"}}, "Issue2": {"articles": {"Article No.: 8": {"references": ["Adamo, O. B. 2006. VLSI architecture and FPGA prototyping of a secure digital camera for biometric application. M.S. thesis, University of North Texas.\n", "Adamo, O. B., Mohanty, S. P., Kougianos, E., and Varanasi, M. 2006a. VLSI architecture for encryption and watermarking units towards the making of a secure digital camera. In Proceedings of the IEEE International SOC Conference (SOCC). 141--144.\n", "Adamo, O. B., Mohanty, S. P., Kougianos, E., Varanasi, M., and Cai, W. 2006b. VLSI architecture and FPGA prototyping of a digital camera for image security and authentication. In Proceedings of the IEEE Region 5 Technology and Science Conference. 154--158.\n", "Benjamin Alfonsi, I Want My IPTV: Internet Protocol Television Predicted a Winner, IEEE Distributed Systems Online, v.6 n.2, p.4, February 2005[doi>10.1109/MDSO.2005.10]\n", "Bharat Bhargava , Changgui Shi , Sheng-Yih Wang, MPEG Video Encryption Algorithms, Multimedia Tools and Applications, v.24 n.1, p.57-79, September 2004[doi>10.1023/B:MTAP.0000033983.62130.00]\n", "Blythe, P. and Fridrich, J. 2004. Secure digital camera. In Proceedings of Digital Forensic Research Workshop (DFRWS).\n", "Chau, R., Kavalieros, J., Roberds, B., Schenker, R., Lionberger, D., Barlage, D., et al. 2000. 30nm physical gate length CMOS transistors with 1.0ps n-MOS and 1.7ps p-MOS gate delays. IEDM Tech. Digest, 45--48.\n", "S. Cherry, The battle for broadband [Internet protocol television], IEEE Spectrum, v.42 n.1, p.24-29, January 2005[doi>10.1109/MSPEC.2005.1377870(410)]\n", "Choi, R. Onishi, K., Kang, C., Gopalan, S., Nieh, R., Kim, Y., et. al. 2002. Fabrication of high quality ultra-thin HfO<sub>2</sub> gate dielectric MOSFETs using deuterium anneal. IEDM Tech. Digest, 613--616.\n", "Ingemar J. Cox , Matt L. Miller, The first 50 years of electronic watermarking, EURASIP Journal on Applied Signal Processing, v.2002 n.2, p.126-132, February 2002[doi>10.1155/S1110865702000525]\n", "Emmanuel, S. and Kankanhalli, M. S. 2003. A digital rights management scheme for broadcast video. ACM-Springer Verlag Multimedia Syst. J. 8, 6, 444--458.\n", "Eskicioglu, A. M. and Delp, E. J. 2001. An overview of multimedia content protection in consumer electronics devices. Elsevier Signal Processing: Image Comm. 16, 681--699.\n", "Friedman, G. L. 1993. The trustworthy digital camera: Restoring credibility to the photographic image. IEEE Trans. Consumer Electron. 39, 4, 905--910.\n", "Dhruva Ghai , Saraju P. Mohanty , Elias Kougianos, A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs, Proceedings of the 9th international symposium on Quality Electronic Design, p.257-260, March 17-19, 2008\n", "Dhruva Ghai , Saraju P. Mohanty , Elias Kougianos, Unified P4 (power-performance-process-parasitic) fast optimization of a Nano-CMOS VCO, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531612]\n", "Dhruva Ghai , Saraju P. Mohanty , Elias Kougianos , Priyadarsan Patra, A PVT aware accurate statistical logic library for high-\u03ba metal-gate nano-CMOS, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.47-54, March 16-18, 2009[doi>10.1109/ISQED.2009.4810268]\n", "William W. Hager , Hongchao Zhang, Algorithm 851: CG_DESCENT, a conjugate gradient method with guaranteed descent, ACM Transactions on Mathematical Software (TOMS), v.32 n.1, p.113-137, March 2006[doi>10.1145/1132973.1132979]\n", "Zhigang Hu , Alper Buyuktosunoglu , Viji Srinivasan , Victor Zyuban , Hans Jacobson , Pradip Bose, Microarchitectural techniques for power gating of execution units, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013249]\n", "Fujio Ishihara , Farhana Sheikh , Borivoje Nikoli\u0107, Level conversion for dual-supply systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.185-195, February 2004[doi>10.1109/TVLSI.2003.821548]\n", "Ramesh Jain, I Want My IPTV, IEEE MultiMedia, v.12 n.3, p.96-96, July 2005[doi>10.1109/MMUL.2005.47]\n", "Kanno, Y., Mizuno, H., Tanaka, K., and Watanabe, T. 2000. Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs. In Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers. 202--203.\n", "Elias Kougianos , Saraju P. Mohanty, Impact of gate-oxide tunneling on mixed-signal design and simulation of a nano-CMOS VCO, Microelectronics Journal, v.40 n.1, p.95-103, January, 2009[doi>10.1016/j.mejo.2008.08.017]\n", "Elias Kougianos , Saraju P. Mohanty , Rabi N. Mahapatra, Hardware assisted watermarking for multimedia, Computers and Electrical Engineering, v.35 n.2, p.339-358, March, 2009[doi>10.1016/j.compeleceng.2008.06.002]\n", "Kounavis, M. E., Kumar, A., Vin, H., Yavatkar, R., and Campbell, A. T. 2003. Directions in packet classification for network processors. In Proceedings of the 2nd Workshop on Network Processors.\n", "Kulkarni, S. H. and Sylvester, D. 2003. Fast and energy-efficient asynchronous level converters for multi-VDD design. In Proceedings of the IEEE International Systems-on-Chip Conference. 169--172.\n", "Macq, B. M. and Quisquater, J. J. 1995. Cryptography for digital TV broadcasting. Proc. IEEE 83, 6, 944--957.\n", "Suman K. Mandal , Praveen S. Bhojwani , Saraju P. Mohanty , Rabi N. Mahapatra, IntellBatt: towards smarter battery design, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391690]\n", "N.J. Mathai , D. Kundur , A. Sheikholeslami, Hardware implementation perspectives of digital video watermarking algorithms, IEEE Transactions on Signal Processing, v.51 n.4, p.925-938, April 2003[doi>10.1109/TSP.2003.809382]\n", "Mathai, N. J., Sheikholeslami, A., and Kundur, D. 2003b. VLSI implementation of a real-time video watermark embedder and detector. In Proceedings of the IEEE International Symposisum on Circuits and Systems. 772--775.\n", "Nasir Memon , Ping Wah Wong, Protecting digital media content, Communications of the ACM, v.41 n.7, p.35-43, July 1998[doi>10.1145/278476.278485]\n", "Mohanty, S. P., Adamo, O. B., and Kougianos, E. 2007a. VLSI architecture of an invisible watermarking unit for a biometric-based security system in a digital camera. In Proceedings of the 25th IEEE International Conference on Consumer Electronics (ICCE). 485--486.\n", "Saraju P. Mohanty , Dhruva Ghai , Elias Kougianos, A P4VT (Power Performance Process Parasitic Voltage Temperature) Aware Dual-VTh Nano-CMOS VCO, Proceedings of the 2010 23rd International Conference on VLSI Design, p.99-104, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.15]\n", "Saraju P. Mohanty , Dhruva Ghai , Elias Kougianos , Bharat Joshi, A universal level converter towards the realization of energy efficient implantable drug delivery Nano-Electro-Mechanical-Systems, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.673-679, March 16-18, 2009[doi>10.1109/ISQED.2009.4810374]\n", "Mohanty, S. P., Ghai, D., Kougianos, E., and Patra, P. 2009b. A combined packet classifier and scheduler towards net-centric multimedia processor design. In Proceedings of the 25th IEEE International Conference on Consumer Electronics (ICCE). 11--12.\n", "Saraju P. Mohanty , Elias Kougianos, Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.577-582, January 06-10, 2007[doi>10.1109/VLSID.2007.142]\n", "Mohanty, S. P., Ranganathan, N., and Balakrishnan, K. 2006. A dual voltage-frequency VLSI chip for image watermarking in DCT domain. IEEE Trans. Circ. Syst. II 53, 5, 394--398.\n", "Saraju P. Mohanty , Nagarajan Ranganathan , Elias Kougianos , Priyardarsan Patra, Low-Power High-Level Synthesis for Nanoscale CMOS Circuits, Springer Publishing Company, Incorporated, 2008\n", "Saraju P. Mohanty , Nagarajan Ranganathan , Ravi K. Namballa, A VLSI architecture for watermarking in a secure still digital camera (S2DC) design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.7, p.808-818, July 2005[doi>10.1109/TVLSI.2005.850095]\n", "Mohanty, S. P., Ranganathan, N., and Namballa, R. K. 2003. VLSI implementation of invisible digital watermarking algorithms towards the developement of a secure JPEG encoder. In Proceedings of the IEEE Workshop on Signal Processing Systems. 183--188.\n", "Saraju P. Mohanty , N. Ranganathan , Ravi K. Namballa, VLSI Implementation of Visible Watermarking for a Secure Digital Still Camera Design, Proceedings of the 17th International Conference on VLSI Design, p.1063, January 05-09, 2004\n", "Mohanty, S. P., Vadlamudi, S. T., and Kougianos, E. 2007b. A universal voltage level converter for multi-Vdd based low-power nano-CMOS systems-on-chips(SoCs). In Proceedings of the 13th NASA Symposium on VLSI Design. 2.2.\n", "Valmiki Mukherjee , Saraju P. Mohanty , Elias Kougianos, A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits, Proceedings of the 2005 International Conference on Computer Design, p.431-437, October 02-05, 2005[doi>10.1109/ICCD.2005.5]\n", "Nelson, G. R., Jullien, G. A., and Pecht, O. Y. 2005. CMOS image sensor with watermarking capabilities. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 5326--5329.\n", "Mehrdad Nourani , Miad Faezipour, A Single-Cycle Multi-Match Packet Classification Engine Using TCAMs, Proceedings of the 14th IEEE Symposium on High-Performance Interconnects, p.73-80, August 23-25, 2006[doi>10.1109/HOTI.2006.8]\n", "Rabaey, J. M., Chandrakasan, A., and Nikolic', B. 2003. Digital Integrated Circuits, 2nd Ed., Prentice-Hall Publishers.\n", "Richardson, I. E. G. 2003. H.264 and MPEG-4 Video Compression. Wiley & Sons.\n", "K. Sadeghi , M. Emadi , F. Farbiz, Using Level Restoring Method for Dual Supply Voltage, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.601-605, January 03-07, 2006[doi>10.1109/VLSID.2006.165]\n", "Sanchez, H., Siegel, J., Nicoletta, C., Nissen, J. P., and Alvarez, J. 1999. A versatile 3.3/2.5/1.8-V CMOS I/O driver built in a 0.2-um, 3.5-nm Tox, 1.8-V CMOS technology. IEEE J. Solid State Circ. 34, 11, 1501--1511.\n", "T. Sikora, The MPEG-4 video standard verification model, IEEE Transactions on Circuits and Systems for Video Technology, v.7 n.1, p.19-31, February 1997[doi>10.1109/76.554415]\n", "Frank Sill , Jiaixi You , Dirk Timmermann, Design of mixed gates for leakage reduction, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy[doi>10.1145/1228784.1228851]\n", "Staples, M., Daniel, K., Cima, M., and langer, R. 2006. Application of micro- and nano-electromechanical devices to drug delivery. Pharma. Res. 23, 5, 847--863.\n", "Tarigopula, S. 2008. A CAM based high-performance classifier scheduler for a video network processor. M.S. thesis, University of North Texas.\n", "Vadlamudi, S. T. 2007. A nano-CMOS based universal voltage level converter for multi-VDD SoCs. M.S. thesis, Department of Computer Science and Engineering, University of North Texas.\n", "Liqiong Wei , Zhanping Chen , Kaushik Roy , Mark C. Johnson , Yibin Ye , Vivek K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.16-24, March 1999[doi>10.1109/92.748196]\n", "Wolbring, G. Nanoscale drug delivery systems. http://www.innovationwatch.com/choiceisyours/choiceisyours-2007-12-15.h tm.\n", "Jun Xu , Richard J. Lipton, On fundamental tradeoffs between delay bounds and computational complexity in packet scheduling algorithms, Proceedings of the 2002 conference on Applications, technologies, architectures, and protocols for computer communications, August 19-23, 2002, Pittsburgh, Pennsylvania, USA[doi>10.1145/633025.633052]\n", "Yu, C. C., Wang, W. P., and Liu, B. D. 2001. A new level converter for low power applications. In Proceedings of the IEEE International Symposium on Circuits and Systems. 113--116.\n", "Yuan, C. P. and Chen, Y. C. 2005. A voltage level converter circuit design with low-power consumption. In Proceedings of the 6th International Conference on ASIC. 309--310.\n", "L. Louis Zhang , Brent Beacham , Massoud Reza Hashemi , Paul Chow , Alberto Leon-Garcia, A Scheduler ASIC for a Programmable Packet Switch, IEEE Micro, v.20 n.1, p.42-48, January 2000[doi>10.1109/40.820052]\n", "Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]\n"], "doi": "doi>10.1145/1773814.1773819", "ref_links": {"54": "http://www.innovationwatch.com/choiceisyours/choiceisyours-2007-12-15.h"}, "abstract": "Power dissipation is a major bottleneck for emerging applications, such as implantable systems, digital cameras, and multimedia processors. Each of these applications is essentially designed as an Analog/Mixed-Signal System-on-a-Chip (AMS-SoC). These AMS-SoCs are typically operated from a single power-supply source which is a battery providing a constant supply voltage. In order to reduce power dissipation of the AMS-SoCs, multiple-supply voltage and/or variable-supply voltage is used as an attractive low-power design approach. In the multiple-/variable-supply voltage AMS-SoCs the use of a DC-to-DC voltage-level shifter is critical. The voltage-level shifter is an overhead when its own power dissipation is high. In this article a new DC-to-DC voltage-level shifter is introduced that performs level-up shifting, level-down shifting, and blocking of voltages and is called Universal Level Shifter (ULS). The ULS is a unique component that reduces dynamic power and leakage of the AMS-SoCs while facilitating their reconfigurability. The system-level architectures for three AMS-SoCs, such as Drug Delivery Nano-Electro-Mechanical-System (DDNEMS), Secure Digital Camera (SDC), and Net-centric Multimedia Processor (NMP) are introduced to demonstrate the use the ULS for system-level power management. The article presents a design flow and an algorithm for optimal design of the ULS using a dual-Vthhigh-\u03ba technique for efficient realization of ULS. A prototype ULS is presented for 32nm nano-CMOS technology node. The robustness of the ULS design is examined by performing three types of analysis, such as parametric, load, and power. It is observed that the ULS produces a stable output for voltages as low as 0.35 V and loads varying from 50fFto 120fF. The average power dissipation of the ULS with a 82fFcapacitive load is 5 \u03bcW.", "authors": [{"name": "saraju p mohanty", "link": "http://dl.acm.org/author_page.cfm?id=81100088853"}, {"name": "dhiraj k pradhan", "link": "http://dl.acm.org/author_page.cfm?id=81100192435"}], "title": "ULS: A dual-Vth/high-\u03ba nano-CMOS universal level shifter for system-level power management", "citations": [{"Name": "Oghenekarho Okobiah ", "Country": "switzerland", "Affiliation": null}, {"Name": "Saraju P. Mohanty ", "Country": "switzerland", "Affiliation": null}, {"Name": "Elias Kougianos ", "Country": "switzerland", "Affiliation": null}, {"Name": "Mahesh Poolakkaparambil", "Country": "switzerland", "Affiliation": null}, {"Name": "Oghenekarho Okobiah ", "Country": null, "Affiliation": null}, {"Name": "Saraju P. Mohanty ", "Country": null, "Affiliation": null}, {"Name": "Hu Chen ", "Country": null, "Affiliation": null}, {"Name": "Dieudonne Manzi ", "Country": null, "Affiliation": null}, {"Name": "Sanghamitra Roy ", "Country": null, "Affiliation": null}, {"Name": "Koushik Chakraborty", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "13\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "294\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": "Hong Kong", "university": null, "affiliation_string": "university of north texas denton tx", "city": "north", "Name": "saraju p mohanty"}, {"country": "united kingdom", "university": "university of bristol", "affiliation_string": "university of bristol uk", "city": "bristol", "Name": "dhiraj k pradhan"}]}, "Article No.: 6": {"references": ["Alippi, C. and Galperti, C. 2008. An adaptive system for optimal solar energy harvesting in wireless sensor network nodes. IEEE Trans. Circ. Syst. I 55, 6, 1742--1750.\n", "Barton, J., O'Flynn, B., Bellis, S., Lynch, A., Morris, M., and O'Mathuna, S. C. 2005. A miniaturised modular platform for wireless sensor networks. In Proceedings of the European Conference on Circuit Theory and Design. 3, 35--38.\n", "Davide Brunelli , Clemens Moser , Lothar Thiele , Luca Benini, Design of a solar-harvesting circuit for batteryless embedded systems, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.11, p.2519-2528, November 2009[doi>10.1109/TCSI.2009.2015690]\n", "Chulsung, P. and Chou, P. H. 2006. AmbiMax: Autonomous energy harvesting platform for multi-supply wireless sensor nodes. In Proceedings of the 3rd Annual IEEE Communications Society Conference on Sensor and Ad Hoc Communications and Networks. 1, 168--177.\n", "Conway, B. E., Birss, V., and Wojtowicz, J. 1998. The role and utilization of pseudocapacitance for energy storage by supercapacitors. J. Power Sources, 1-2, 1--14.\n", "Doms, I., Merken, P., Mertens, R., and Van Hoof, C. 2009. Integrated capacitive power-management circuit for thermal harvesters with output power 10 to 1000uW. In Proceedings of the IEEE International Conference on Solid-State Circuits. 300--301.\n", "Doyle, M., Fuller, T. F., and Newman, J. 1993. Modeling of galvonostatic charge and discharge of the lithium/polymer/insertion cell. J. Electrochem. Soc. 6, 1526--1533.\n", "Energy Conservation Management, Inc. 2006. Green and competitive\u2014The energy, environmental, and economic benefits of fiber glass and mineral wool insulation products. http://www.naima.org/pages/resources/library/html.\n", "Glunz, S. W., Dicker, J., Esterle, M., Hermle, M., Isenberg, J. et al. 2002. High-Efficiency silicon solar cells for low-illumination applications. In Proceedings of the 29th IEEE Photovoltaic Specialists Conference. 450--453.\n", "Goetzberger, A., Hebling, C. and Schock, H. W. 2003. Photovoltaic materials, history, status and outlook. Mater. Sci. Engin.: R: Rep. 40, 1, 1--46.\n", "Grigg, P. and Slater, A. 2004. Assessment of energy efficiency impact of building regulations compliance report. Building Research Establishment. http://www.eeph.org.uk/uploads/documents/partnership/.\n", "Harte, S., O'Flynn, B., Martinez-Catala, R. V., and Popovici, E. M. 2007. Design and implementation of a miniaturised, low power wireless sensor node. In Proceedings of the 18th European Conference on Circuit Theory and Design. 894--897.\n", "Hayes, M., Wang, W. S., O'Donnell, T., O'Flynn, B., and O'Mathuna, S. C. 2009. Energy harvesting for practical deployment of wireless sensor networks in building energy management (BEM) applications. In Proceedings of the NanoPower Forum. 102--105.\n", "Hermle, M., Dicker, J., Warta, W., Glunz, S. W. and Willeke, G. 2003. Analysis of edge recombination for high-efficiency solar cells at low illumination densities. In Proceedings of the 3rd World Conference on Photovoltaic Energy Conversion. 1009--1012.\n", "J\u00e4ger-Waldau, A. 2004. Status of thin film solar cells in research, production and the market. J. Solar Energy 77, 6, 667--678.\n", "Xiaofan Jiang , Joseph Polastre , David Culler, Perpetual environmentally powered sensor networks, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "King, A. W., Dilling, L., Zimmerman, G. P., Fairman, D. M., Houghton, R. A. et al. 2007. North American carbon budget and implications for global carbon cycle. United States DoC Online Library. www.climatescience.gov/Library/sap/.\n", "Jan Krikke, Sunrise for Energy Harvesting Products, IEEE Pervasive Computing, v.4 n.1, p.4-8, January 2005[doi>10.1109/MPRV.2005.23]\n", "Meier, J., Spitznagel, J., Kroll, U., Bucher, C., Fa\u00ff, S., Moriarty, T., and Shah, A. 2004. Potential of amorphous and microcrystalline silicon solar cells. J. Thin Solid Films, 451-452, 518--524.\n", "Menzel, K., Pesch, D., O'Flynn, B., Keane, M., and O'Mathuna, C. 2008. Towards a wireless sensor platform for energy efficient building operation. J. Tsinghua Sci. Technol. 13, S1, 381--386.\n", "Pereyma, M. 2007. Overview of the modern state of the vibration energy harvesting devices. In Proceedings of the International Conference on Perspective Technologies and Methods in MEMS Design. 107--112.\n", "Vijay Raghunathan , Aman Kansal , Jason Hsu , Jonathan Friedman , Mani Srivastava, Design considerations for solar energy harvesting wireless embedded systems, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "V. Raghunathan , S. Ganeriwal , M. Srivastava, Emerging techniques for long lived wireless sensor networks, IEEE Communications Magazine, v.44 n.4, p.108-114, September 2006[doi>10.1109/MCOM.2006.1632657]\n", "Randall, J. F. 2005. Designing Indoor Solar Products: Photovoltaic Technologies for AES. John Wiley & Sons.\n", "Shad Roundy , Paul Kenneth Wright , Jan M. Rabaey, Energy Scavenging for Wireless Sensor Networks: With Special Focus on Vibrations, Kluwer Academic Publishers, Norwell, MA, 2004\n", "Shad Roundy , Eli S. Leland , Jessy Baker , Eric Carleton , Elizabeth Reilly , Elaine Lai , Brian Otis , Jan M. Rabaey , V. Sundararajan , Paul K. Wright, Improving Power Output for Vibration-Based Energy Scavengers, IEEE Pervasive Computing, v.4 n.1, p.28-36, January 2005[doi>10.1109/MPRV.2005.14]\n", "Nathan S. Shenck , Joseph A. Paradiso, Energy Scavenging with Shoe-Mounted Piezoelectrics, IEEE Micro, v.21 n.3, p.30-42, May 2001[doi>10.1109/40.928763]\n", "Simjee, F. I. and Chou, P. H. 2008. Efficient charging of supercapacitors for extended lifetime of wireless sensor nodes. IEEE Trans. Power Electron. 23, 3, 1526--1536.\n", "Tarascon, J. M. and Armand, M. 2001. Issues and challenges facing rechargeable lithium batteries. Nature 414, 6861, 359--367.\n", "Wolf, S. M. M. and Enslin, J. H. R. 1993. Economical, PV maximum power point tracking regulator with simplistic controller. In Proceedings of the Power Electronics Specialists Conference. 581--587.\n"], "doi": "doi>10.1145/1773814.1773817", "ref_links": {"10": "http://www.eeph.org.uk/uploads/documents/partnership/.", "7": "http://www.naima.org/pages/resources/library/html."}, "abstract": "For most wireless sensor networks, one common and major bottleneck is the limited battery lifetime. The frequent maintenance efforts associated with battery replacement significantly increase the system operational and logistics cost. Unnoticed power failures on nodes will degrade the system reliability and may lead to system failure. In building management applications, to solve this problem, small energy sources such as indoor light energy are promising to provide long-term power to these distributed wireless sensor nodes. This article provides comprehensive design considerations for an indoor light energy harvesting system for building management applications. Photovoltaic cells characteristics, energy storage units, power management circuit design, and power consumption pattern of the target mote are presented. Maximum power point tracking circuits are proposed which significantly increase the power obtained from the solar cells. The novel fast charge circuit reduces the charging time. A prototype was then successfully built and tested in various indoor light conditions to discover the practical issues of the design. The evaluation results show that the proposed prototype increases the power harvested from the PV cells by 30&percnt; and also accelerates the charging rate by 34&percnt; in a typical indoor lighting condition. By entirely eliminating the rechargeable battery as energy storage, the proposed system would expect an operational lifetime 10--20 years instead of the current less than 6 months battery lifetime.", "authors": [{"name": "w s wang", "link": "http://dl.acm.org/author_page.cfm?id=81464643723"}, {"name": "t odonnell", "link": "http://dl.acm.org/author_page.cfm?id=81100162546"}, {"name": "n wang", "link": "http://dl.acm.org/author_page.cfm?id=81464662244"}, {"name": "m hayes", "link": "http://dl.acm.org/author_page.cfm?id=81502700371"}, {"name": "b oflynn", "link": "http://dl.acm.org/author_page.cfm?id=81100013783"}, {"name": "c omathuna", "link": "http://dl.acm.org/author_page.cfm?id=81350574594"}], "title": "Design considerations of sub-mW indoor light energy harvesting for wireless sensor systems", "citations": [], "Metrics": {"Downloads (12 months)": "83\n", "Downloads (6 weeks) ": "15\n", "Downloads (cumulative)": "1035\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "ireland", "university": null, "affiliation_string": "tyndall national institute cork ireland", "city": null, "Name": "w s wang"}, {"country": "ireland", "university": null, "affiliation_string": "tyndall national institute cork ireland", "city": null, "Name": "t odonnell"}, {"country": "ireland", "university": null, "affiliation_string": "tyndall national institute cork ireland", "city": null, "Name": "n wang"}, {"country": "ireland", "university": null, "affiliation_string": "tyndall national institute cork ireland", "city": null, "Name": "m hayes"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "b oflynn"}, {"country": null, "university": null, "affiliation_string": null, "Name": "c omathuna"}]}, "Article No.: 7": {"references": ["Berner Fachhochschule. 2007. Bern University of Applied Sciences, Engineering and Information Technologies, Photovoltaic Lab: Recordings of solar light intensity at Mont Soleil from 01/01/2002 to 31/09/2006. www.pvtest.ch.\n", "Tarek A. AlEnawy , Hakan Aydin, On Energy-Constrained Real-Time Scheduling, Proceedings of the 16th Euromicro Conference on Real-Time Systems, p.165-174, June 30-July 02, 2004[doi>10.1109/ECRTS.2004.21]\n", "Hakan Aydin , Rami Melhem , Daniel Mosse , Pedro Mejia-Alvarez, Optimal Reward-Based Scheduling of Periodic Real-Time Tasks, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.79, December 01-03, 1999\n", "Jan Beutel , Matthias Dyer , Martin Hinz , Lennart Meier , Matthias Ringwald, Next-generation prototyping of sensor networks, Proceedings of the 2nd international conference on Embedded networked sensor systems, November 03-05, 2004, Baltimore, MD, USA[doi>10.1145/1031495.1031541]\n", "Borrelli, F., Bemporad, A., and Morari, M. 2003. A geometric algorithm for multi-parametric linear programming. J. Optimiz. Theory Appl. 118, 3, 515--540.\n", "Davide Brunelli , Clemens Moser , Lothar Thiele , Luca Benini, Design of a solar-harvesting circuit for batteryless embedded systems, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.11, p.2519-2528, November 2009[doi>10.1109/TCSI.2009.2015690]\n", "Jian-Jia Chen , Tei-Wei Kuo, Voltage Scaling Scheduling for Periodic Real-Time Tasks in Reward Maximization, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.345-355, December 05-08, 2005[doi>10.1109/RTSS.2005.44]\n", "Jayanta K. Dey , James Kurose , Don Towsley, On-Line Scheduling Policies for a Class of IRIS (Increasing Reward with Increasing Service) Real-Time Tasks, IEEE Transactions on Computers, v.45 n.7, p.802-813, July 1996[doi>10.1109/12.508319]\n", "Esram, T. and Chapman, P. 2007. Comparison of photovoltaic array maximum power point tracking techniques. IEEE Trans. Energy Conver. 2, 439--339.\n", "Hsu, J., Kansal, A., Friedman, J., Raghunathan, V., and Srivastava, M. 2005. Energy harvesting support for sensor networks. In SPOTS track at Proceedings of the 4th International Symposium on Information Processing in Sensor Networks (IPSN'05).\n", "IEEE. 2006. Tmote sky\u2014Ultra low power. IEEE 802.15.4 Compliant Wireless Sensor Module, Datasheet.\n", "Xiaofan Jiang , Joseph Polastre , David Culler, Perpetual environmentally powered sensor networks, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "Aman Kansal , Jason Hsu , Sadaf Zahedi , Mani B. Srivastava, Power management in energy harvesting sensor networks, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.32-es, September 2007[doi>10.1145/1274858.1274870]\n", "Kvasnica, M., Grieder, P., and Baoti\u0107, M. 2004. Multi-Parametric Toolbox (MPT).\n", "Jane W. S. Liu , Kwei-Jay Lin , Wei-Kuan Shih , Albert Chuang-shi Yu , Jen-Yao Chung , Wei Zhao, Algorithms for Scheduling Imprecise Computations, Computer, v.24 n.5, p.58-68, May 1991[doi>10.1109/2.76287]\n", "Clemens Moser , Davide Brunelli , Lothar Thiele , Luca Benini, Real-time scheduling for energy harvesting sensor nodes, Real-Time Systems, v.37 n.3, p.233-260, December  2007[doi>10.1007/s11241-007-9027-0]\n", "Clemens Moser , Jian-Jia Chen , Lothar Thiele, Reward Maximization for Embedded Systems with Renewable Energies, Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.247-256, August 25-27, 2008[doi>10.1109/RTCSA.2008.25]\n", "Clemens Moser , Jian-Jia Chen , Lothar Thiele, Optimal service level allocation in environmentally powered embedded systems, Proceedings of the 2009 ACM symposium on Applied Computing, March 08-12, 2009, Honolulu, Hawaii[doi>10.1145/1529282.1529653]\n", "Clemens Moser , Jian-Jia Chen , Lothar Thiele, Power management in energy harvesting embedded systems with discrete service levels, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594338]\n", "Clemens Moser , Lothar Thiele , Davide Brunelli , Luca Benini, Adaptive Power Management for Environmentally Powered Systems, IEEE Transactions on Computers, v.59 n.4, p.478-491, April 2010[doi>10.1109/TC.2009.158]\n", "Clemens Moser , Lothar Thiele , Davide Brunelli , Luca Benini, Adaptive power management in energy harvesting systems, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Clemens Moser , Lothar Thiele , Davide Brunelli , Luca Benini, Robust and low complexity rate control for solar powered sensors, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403431]\n", "Joseph Polastre , Robert Szewczyk , David Culler, Telos: enabling ultra-low power wireless research, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "Cosmin Rusu , Rami Melhem , Daniel Moss\u00e9, Maximizing the System Value while Satisfying Time and Energy Constraints, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.246, December 03-05, 2002\n", "Rusu, C., Melhem, R., and Moss\u00e9, D. 2003. Multiversion scheduling in rechargeable energy-aware real-time systems. In Proceedings of the EuroMicro Conference on Real-Time Systems (ECRTS'03). 95--104.\n", "Wei-Kuan Shih , Jane W. S. Liu , Jen-Yao Chung, Algorithms for scheduling imprecise computations with timing constraints, SIAM Journal on Computing, v.20 n.3, p.537-552, June 1991[doi>10.1137/0220035]\n", "Vigorito, C. M., Ganesan, D., and Barto, A. G. 2007. Adaptive control of duty cycling in energy-harvesting wireless sensor networks. In Proceedings of the 4th Annual IEEE Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks (SECON'07). 21--30.\n"], "doi": "doi>10.1145/1773814.1773818", "ref_links": {}, "abstract": "Energy harvesting (also known as energy scavenging) is the process of generating electrical energy from environmental energy sources. There exists a variety of different energy sources such as solar energy, kinetic energy, or thermal energy. In recent years, this term has been frequently applied in the context of small autonomous devices such as wireless sensor nodes. In this article, a framework for energy management in energy harvesting embedded systems is presented. As a possible scenario, we focus on wireless sensor nodes that are powered by solar cells. We demonstrate that classical power management solutions have to be reconceived and/or new problems arise if perpetual operation of the system is required. In particular, we provide a set of algorithms and methods for various application scenarios, including real-time scheduling, application rate control, as well as reward maximization. The goal is to optimize the performance of the application subject to given energy constraints. Our methods optimize the system performance which, for example, allows the usage of smaller solar cells and smaller batteries. Furthermore, we show how to dimension important system parameters like the minimum battery capacity or a sufficient prediction horizon. Our theoretical results are supported by simulations using long-term measurements of solar energy in an outdoor environment. In contrast to previous works, we present a formal framework which is able to capture the performance, the parameters, and the energy model of various energy harvesting systems. We combine different viewpoints, include corresponding simulation results, and provide a thorough discussion of implementation aspects.", "authors": [{"name": "clemens moser", "link": "http://dl.acm.org/author_page.cfm?id=81331499423"}, {"name": "jian-jia chen", "link": "http://dl.acm.org/author_page.cfm?id=81375608870"}, {"name": "lothar thiele", "link": "http://dl.acm.org/author_page.cfm?id=81100389521"}], "title": "An energy management framework for energy harvesting embedded systems", "citations": [], "Metrics": {"Downloads (12 months)": "41\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "767\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Switzerland", "university": null, "affiliation_string": "swiss federal institute of technology eth zurich zurich switzerland", "city": "zurich", "Name": "clemens moser"}, {"country": "Switzerland", "university": null, "affiliation_string": "swiss federal institute of technology eth zurich zurich switzerland", "city": "zurich", "Name": "jian-jia chen"}, {"country": "Switzerland", "university": null, "affiliation_string": "swiss federal institute of technology eth zurich zurich switzerland", "city": "zurich", "Name": "lothar thiele"}]}, "Article No.: 4": {"references": [], "doi": "doi>10.1145/1773814.1773815", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "taskin kocak", "link": "http://dl.acm.org/author_page.cfm?id=81320491389"}, {"name": "dhiraj pradhan", "link": "http://dl.acm.org/author_page.cfm?id=81100192435"}], "title": "Introduction to design techniques for energy harvesting", "citations": [], "Metrics": {"Downloads (12 months)": "20\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "522\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "turkey", "university": "bahcesehir university", "affiliation_string": "bahcesehir university istanbul turkey", "city": "istanbul", "Name": "taskin kocak"}, {"country": "united kingdom", "university": "university of bristol", "affiliation_string": "university of bristol uk", "city": "bristol", "Name": "dhiraj pradhan"}]}, "Article No.: 5": {"references": ["Amirtharajah, R. and Chandrakasan, A. 1998. Self-Powered signal processing using vibration-based power generation. IEEE J. Solid-State Circ. 33, 5, 687--695.\n", "Amirtharajah, R. and Chandrakasan, A. 2004. A micropower programmable DSP using approximate signal processing based on distributed arithmetic. IEEE J. Solid-State Circ. 39, 2, 337--347.\n", "Amirtharajah, R., Chen, A., Thaker, D., and Chong, F. T. 2005. Circuit interfaces and optimization for resistive nanosensors. In Nanosensing: Materials and Devices, M. S. Islam and A. K. Dutta, Eds.\n", "Rajeevan Amirtharajah , Justin Wenck , Jamie Collier , Jeff Siebert , Bicky Zhou, Circuits for energy harvesting sensor signal processing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147073]\n", "Rajeevan Amirtharajah , Thucydides Xanthopoulos , Anantha Chandrakasan, Power scalable processing using distributed arithmetic, Proceedings of the 1999 international symposium on Low power electronics and design, p.170-175, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313911]\n", "Briole, S., Pacha, C., Goser, K., Kaiser, A., Thewes, R., Weber, W., and Brederlow, R. 2004. AC-Only RF ID tags for barcode replacement. In ISSCC'04 Digest of Technical Papers. 438--439.\n", "Calhoun, B. and Chandrakasan, A. 2005. Ultra-Dynamic voltage scaling using sub-threshold operation and local voltage dithering in 90nm cmos. In ISSCC'05 Digest of Technical Papers. Vol. 1, 300--599.\n", "Benton H. Calhoun , Denis C. Daly , Naveen Verma , Daniel F. Finchelstein , David D. Wentzloff , Alice Wang , Seong-Hwan Cho , Anantha P. Chandrakasan, Design Considerations for Ultra-Low Energy Wireless Microsensor Nodes, IEEE Transactions on Computers, v.54 n.6, p.727-740, June 2005[doi>10.1109/TC.2005.98]\n", "Cho, T. S., Lee, K.-J., Kong, J., and Chandrakasan, A. P. 2007. A low power carbon nanotube chemical sensor system. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'07). 181--184.\n", "Digilent. 2004. Digilent pegasus board reference manual. http://www.digilentinc.com/Data/Products/PEGASUS/PEGASUS-rm.pdf.\n", "Ghovanloo, M. and Najafi, K. 2004. Fully integrated wideband high-current rectifiers for inductively powered devices. IEEE J. Solid-State Circ. 39, 11,1976--1984.\n", "Nathaniel Guilar , Albert Chen , Travis Kleeburg , Rajeevan Amirtharajah, Integrated solar energy harvesting and storage, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165580]\n", "Guilar, N. J., Amirtharajah, R., and Hurst, P. J. 2009a. A full-wave rectifier with integrated peak selection for multiple electrode piezoelectric energy harvesters. IEEE J. Solid-State Circ. 44, 1, 240--246.\n", "Guilar, N. J., Amirtharajah, R., Hurst, P. J., and Lewis, S. H. 2009b. An energy-aware multiple-input power supply with charge recovery for energy harvesting applications. In ISSCC'09 Digest of Technical Papers. 298--299.\n", "Mark A. Hanson , Harry C. Powell Jr. , Adam T. Barth , Kyle Ringgenberg , Benton H. Calhoun , James H. Aylor , John Lach, Body Area Sensor Networks: Challenges and Opportunities, Computer, v.42 n.1, p.58-65, January 2009[doi>10.1109/MC.2009.5]\n", "Ishibashi, K., Fujimoto, T., Yamashita, T., Okada, H., Arima, Y., Hashimoto, Y., Sakata, K., Minematsu, I., Itoh, Y., Toda, H., Ichihashi, M., Komatsu, Y., Hagiwara, M., and Tsukada, T. 2006. Low-Voltage and low-power logic, memory, and analog circuit techniques for SoCs using 90 nm technology and beyond. IEICE Trans. Electron. E89-C, 3, 250--262.\n", "Itoh, L., Osada, K., and Kawahara, T. 2004. Reviews and future prospects of low-voltage embedded RAMs. In Proceedings of the IEEE Custom Integrated Circuits Conference. 339--344.\n", "Xiaofan Jiang , Joseph Polastre , David Culler, Perpetual environmentally powered sensor networks, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "Kirihata, T., Parries, P., Hanson, D., Kim, H., Golz, J., Fredeman, G., Rajeevakumar, R., Griesemer, J., Robson, N., Cestero, A., Wordeman, M., and Iyer, S. 2004. An 800mhz embedded DRAM with a concurrent refresh mode. In ISSCC'04 Digest of Technical Papers. Vol., 1, 206--523.\n", "Kwong, J., Ramadass, Y., Verma, N., and Chandrakasan, A. 2009. A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-DC converter. IEEE J. Solid-State Circ. 44, 1,115--126.\n", "Lee, J. M., Yuen, S. C., Li, W. J., and Leong, P. H. 2003. Development of an AA size energy transducer with micro resonators. In Proceedings of the IEEE International Symposium on Circuits and Systems. 876--879.\n", "Lotze, N., Ortmanns, M., and Manoli, Y. 2007. A study on self-timed asynchronous sub- threshold logic. In Proceedings of the 25th International Conference on Computer Design (ICCD'07). 533--540.\n", "Scott Meninger , Rajeevan Amirtharajah , Anantha P. Chandrakasan , Jeffrey H. Lang , Jose Oscar Mur-Miranda, Vibration-to-electric energy conversion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.64-77, Feb. 2001[doi>10.1109/92.920820]\n", "Mitcheson, P. D., Green, T. C., Yeatman, E. M., and Holmes, A. S. 2004. Architectures for vibration-driven micropower generators. J. Microelectromechan. Syst. 13, 3, 429--440.\n", "Moteiv. 2006. Tmote sky: Datasheet. http://www.sentilla.com/moteiv-transition.html.\n", "Murmann, B. 2008. A/D converter trends: Power dissipation, scaling and digitally assisted architectures. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'08). 105--112.\n", "Otis, B., Chee, Y., and Rabaey, J. 2005. A 400 /mu/W-rx, 1.6mW-tx super-regenerative transceiver for wireless sensor networks. In ISSCC'05 Digest of Technical Papers. Vol. 1, 396--606.\n", "Brian Otis , Jan Rabaey, Ultra-Low Power Wireless Technologies for Sensor Networks, Springer Publishing Company, Incorporated, 2007\n", "Qin, H., Cao, Y., Markovic, D., Vladimirescu, A., and Rabaey, J. M. 2005. Standby supply voltage minimization for deep sub-micron SRAM. Microelectron. J. 36, 9, 789--800.\n", "Rabaey, J., Chandrakasan, A., and Nikolic, B. 2003. Digital Integrated Circuits: A Design Perspective 2nd. Ed. Prentice-Hall, Upper Saddle River, NJ.\n", "Roundy, S., Otis, B., Chee, Y.-H., Rabaey, J., and Wright, P. 2003a. A 1.9GHz RF transmit beacon using environmentally scavenged energy. In Proceedings of the International Symosium on Low-Power Electronics and Design (ISLPED'03).\n", "Roundy, S., Wright, P., and Pister, K. 2002. Micro-Electrostatic vibration-to-electricity converters. In Proceedings of the ASME International Mechanical Engineering Congress and Exposition (IMECE'02).\n", "Shad Roundy , Paul K. Wright , Jan Rabaey, A study of low level vibrations as a power source for wireless sensor nodes, Computer Communications, v.26 n.11, p.1131-1144, July, 2003[doi>10.1016/S0140-3664(02)00248-7]\n", "Scott, M., Boser, B., and Pister, K. July 2003. An ultralow-energy ADC for smart dust. IEEE J. Solid-State Cir. 38, 7, 1123--1129.\n", "Seok, M., Hanson, S., Lin, Y.-S., Foo, Z., Kim, D., Lee, Y., Liu, N., Sylvester, D., and Blaauw, D. 2008. The phoenix processor: A 30pW platform for sensor applications. In Proceedings of the IEEE Symposium on VLSI Circuits. 188--189.\n", "Siebert, J. 2005. Pipelined datapaths for AC power supplies. M.S. thesis, University of California, Davis.\n", "Jeff Siebert , Jamie Collier , Rajeevan Amirtharajah, Self-timed circuits for energy harvesting AC power supplies, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077678]\n", "Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010\n", "Vittoz, E. 1990. Future of analog in the vlsi environment. In Proceedings of the IEEE International Symposium on Circuits and Systems. Vol. 2, 1372--1375.\n", "Vittoz, E. 1994. Low-Power design: Ways to approach the limits. In ISSCC'94 Digest of Technical Papers. 14--18.\n", "Wang, A. and Chandrakasan, A. P. 2004. A 180mV FFT processor using subthreshold circuit techniques. In ISSCC'04 Digest of Technical Papers. 292--293.\n", "Warneke, B. and Pister, K. 2004. An ultra-low energy microcontroller for smart dust wireless sensor networks. In ISSCC'04 Digest of Technical Papers. Vol. 1, 316--317.\n", "Wenck, J., Amirtharajah, R., Collier, J., and Siebert, J. 2007. AC power supply circuits for energy harvesting. In Proceedings of the IEEE Symposium on VLSI Circuits. 92--93.\n", "White, S. A. 1989. Applications of distributed arithmetic to digital signal processing: A tutorial review. IEEE ASSP Mag., 4--19.\n", "Yasuda, T., Yamamoto, M., and Nishi, T. 2001. A power-on reset pulse generator for low voltage applications. In Proceedings of the IEEE International Symposium on Circuit and Systems (ISCAS'01). Vol. 4, 599--601.\n", "Zhou, B. 2004. Memory design for energy scalable reconfigurable logic. M.S. thesis, University of California, Davis.\n"], "doi": "doi>10.1145/1773814.1773816", "ref_links": {"9": "http://www.digilentinc.com/Data/Products/PEGASUS/PEGASUS-rm.pdf.", "24": "http://www.sentilla.com/moteiv-transition.html."}, "abstract": "Passive energy harvesting from mechanical vibration has wide application in wearable devices and wireless sensors to complement or replace batteries. Energy harvesting efficiency can be increased by eliminating AC/DC conversion. A test chip demonstrating self-timing, power-on reset circuitry, and dynamic memory for energy harvesting AC voltages has been designed in 180 nm CMOS and tested. An energy scalable DSP architecture implements FIR filters that consume as little as 170 pJ per output sample. The on-chip DRAM retains data for up to 28 ms while register data is retained down to a supply voltage of 153 mV. Circuit operation is confirmed for supply frequencies between 60 Hz and 1 kHz with power consumption below 130 \u03bcW. Reaching the limits of miniaturization will require approaching the limits of power dissipation. We extrapolate from this DSP architecture to find the minimum volume required for mechanical vibration energy harvesting sensors.", "authors": [{"name": "justin wenck", "link": "http://dl.acm.org/author_page.cfm?id=81316491141"}, {"name": "jamie collier", "link": "http://dl.acm.org/author_page.cfm?id=81100644423"}, {"name": "jeff siebert", "link": "http://dl.acm.org/author_page.cfm?id=81100318528"}, {"name": "rajeevan amirtharajah", "link": "http://dl.acm.org/author_page.cfm?id=81100648116"}], "title": "Scaling self-timed systems powered by mechanical vibration energy harvesting", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "496\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california davis ca", "city": "california", "Name": "justin wenck"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california davis ca", "city": "california", "Name": "jamie collier"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california davis ca", "city": "california", "Name": "jeff siebert"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california davis ca", "city": "california", "Name": "rajeevan amirtharajah"}]}}, "date": {"month": "June", "year": "2010"}}}, "Volume7": {"Issue4": {"articles": {"Article No.: 19": {"references": ["Beerel, P., Lines, A., and Davies, M.2009. Logic synthesis of multi-level domino asynchronous pipelines. Fulcrum Microsystems, U.S. Patent 7,584,449 B2, 2009.\n", "Booth, A. D.1951. A signed binary multiplication technique.Quart. J. Mechanics Applied Math. 4,2, 236--240.\n", "Practical Design and Performance Evaluation of Completion Detection Circuits, Proceedings of the International Conference on Computer Design, p.354, October 05-05, 1998\n", "Cummings, U. V., Lines, A. M., and Martin, A. J.1994. An asynchronous pipeline lattice-structure filter. InProceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems.\n", "William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998\n", "Fang, D. and Manohar, R.2004. Non-uniform access asynchronous register files. InProceedings of the IEEE International Symposium on Asynchronous Circuits and Systems.\n", "David Fang , John Teifel , Rajit Manohar, A High-Performance Asynchronous FPGA: Test Results, Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.271-272, April 18-20, 2005[doi>10.1109/FCCM.2005.9]\n", "M. Ferretti , P. Beerel, Single-Track Asynchronous Pipeline Templates Using 1-of-N Encoding, Proceedings of the conference on Design, automation and test in Europe, p.1008, March 04-08, 2002\n", "Mark Horowitz, Scaling, Power and the Future of CMOS, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.23, January 06-10, 2007[doi>10.1109/VLSID.2007.140]\n", "Christopher LaFrieda , Rajit Manohar, Reducing Power Consumption with Relaxed Quasi Delay-Insensitive Circuits, Proceedings of the 2009 15th IEEE Symposium on Asynchronous Circuits and Systems (async 2009), p.217-226, May 17-20, 2009[doi>10.1109/ASYNC.2009.9]\n", "Lines, A.1995. Pipelined asynchronous circuits. M.S. thesis, California Institute of Technology.\n", "Martin, A. J.1990.Programming In VLSI: From Communicating Processes to Delay Insensitive Circuits.Addison-Wesley.\n", "Alain J. Martin , Andrew Lines , Rajit Manohar , Mika Nystroem , Paul Penzes , Robert Southworth , Uri Cummings, The Design of an Asynchronous MIPS R3000 Microprocessor, Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97), p.164, September 15-16, 1997\n", "M. S. Schmookler , M. Putrino , A. Mather , J. Tyler , H. V. Nguyen , C. Roth , M. Sharma , M. N. Pham , J. Lent, A Low-Power, High-Speed Implementation of a PowerPC(tm) Microprocessor Vector Extension, Proceedings of the 14th IEEE Symposium on Computer Arithmetic, p.12, April 14-16, 1999\n", "Schuster, S. and Cook, P.2003. Low-power synchronous-to-asynchronous interlocked pipelined CMOS circuits operating at 3.3--4.5 GHz.IEEE J. Solid-State Circuits 38,4, 622--630.\n", "Seitz, C. L.1980. System timing. InIntroduction to VLSI Systems,C. A. Mead and L. A. Conway Eds., Addison-Wesley.\n", "Basit Riaz Sheikh , Rajit Manohar, An Operand-Optimized Asynchronous IEEE 754 Double-Precision Floating-Point Adder, Proceedings of the 2010 IEEE Symposium on Asynchronous Circuits and Systems, p.151-162, May 03-06, 2010[doi>10.1109/ASYNC.2010.24]\n", "Ivan Sutherland , Scott Fairbanks, GasP: A Minimal FIFO Control, Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems, p.46, March 11-14, 2001\n", "Tian, Z., Yu, D., and Qiu, Y.2002. A highly effective algorithm of 32-bit multiply and MAC instructions\u2019 VLSI implementation with 32x8 multiplier-accumulator in DSP applications. InProceedings of the International Conference on Signal Processing.\n", "Son Dao Trong , Martin Schmookler , Eric. M. Schwarz , Michael Kroener, P6 Binary Floating-Point Unit, Proceedings of the 18th IEEE Symposium on Computer Arithmetic, p.77-86, June 25-27, 2007[doi>10.1109/ARITH.2007.26]\n", "Kees van Berkel , Arjan Bink, Single-Track Handshake Signaling with Application to Micropipelines and Handshake Circuits, Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.122, March 18-21, 1996\n", "Weste, N. and Harris, D.2004.CMOS VLSI Design: A Circuits and Systems Perspective.Addison-Wesley.\n", "Ted Eugene Williams, Self-timed rings and their application to division, Stanford University, Stanford, CA, 1992\n"], "doi": "doi>10.1145/2043643.2043649", "ref_links": {}, "abstract": "We present two novel energy-efficient pipeline templates for high throughput asynchronous circuits. The proposed templates, called N-P and N-Inverter pipelines, use a single-track handshake protocol. There are multiple stages of logic within each pipeline. The proposed techniques minimize handshake overheads associated with input tokens and intermediate logic nodes within a pipeline template. Each template can pack a significant amount of logic in a single stage, while still maintaining a fast cycle time of only 18 transitions. Noise and timing robustness constraints of our pipelined circuits are quantified across all process corners. We present completion detection scheme based on wide NOR gates, which results in significant latency and energy savings especially as the number of outputs increase. To fully quantify all design trade-offs, three separate pipeline implementations of an 8x8-bit Booth-encoded array multiplier are presented. Compared to a standard QDI pipeline implementation, the N-Inverter and N-P pipeline implementations reduced the energy-delay product by 38.5&percnt; and 44&percnt; respectively. The overall multiplier latency was reduced by 20.2&percnt; and 18.7&percnt;, while the total transistor width was reduced by 35.6&percnt; and 46&percnt; with N-Inverter and N-P pipeline templates respectively.", "authors": [{"name": "basit riaz sheikh", "link": "http://dl.acm.org/author_page.cfm?id=81464672617"}, {"name": "rajit manohar", "link": "http://dl.acm.org/author_page.cfm?id=81100613995"}], "title": "Energy-Efficient Pipeline Templates for High-Performance Asynchronous Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "10\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "221\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "cornell university", "city": null, "Name": "basit riaz sheikh"}, {"country": null, "university": null, "affiliation_string": "cornell university", "city": null, "Name": "rajit manohar"}]}, "Article No.: 15": {"references": ["Alam, M., J.DeAngelis, Putney, M., Hu, X., Porod, W., Niemier, M., and Bernstein, G.2007. Clock scheme for nanomagnet QCA. InProceedings of the International Conference on Nanotechnology. 403--408.\n", "C. Augustine , Xuanyao Fong , B. Behin-Aein , K. Roy, Ultra-Low Power Nanomagnet-Based Computing: A System-Level Perspective, IEEE Transactions on Nanotechnology, v.10 n.4, p.778-788, July 2011[doi>10.1109/TNANO.2010.2079941]\n", "Becherer, M., Kiermaier, J., Csaba, G., Rezgani, J., Yilmaz, C., Osswald, P., Lugli, P., and Schmitt-Landsiedel, D.2009. Characterizing magnetic field-coupled computing devices by the extraordinary Hall-effect. InProceedings of the European Solid State Device Research Conference. 105--108.\n", "Mario R. Casu , Luca Macchiarulo, Adaptive Latency-Insensitive Protocols, IEEE Design & Test, v.24 n.5, p.442-452, September 2007[doi>10.1109/MDT.2007.152]\n", "Minsu Choi , Myungsu Choi , Zachary Patitz , Nohpill Park, Efficient and Robust Delay-Insensitive QCA (Quantum-Dot Cellular Automata) Design, Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems, p.80-88, October 04-06, 2006[doi>10.1109/DFT.2006.25]\n", "Myungsu Choi , Zachary Patitz , Byoungjae Jin , Feng Tao , Nohpill Park , Minsu Choi, Designing layout-timing independent quantum-dot cellular automata (QCA) circuits by global asynchrony, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.9, p.551-567, September, 2007[doi>10.1016/j.sysarc.2006.12.007]\n", "Chung, W. J., Smith, B., and Lim, S. K.2005. QCA physical design with crossing minimization. InProceedings of the International Conference on Nanotechnology. 108--111.\n", "Csaba, G. and Porod, W.2002. Simulation of filed coupled computing architectures based on magnetic dot arrays.Kluwer J. Computat. Electron. 1, 87--91.\n", "Csaba, G. and Porod, W.2010. Behavior of nanomagnet logic in the presence of thermal noise. InProceedings of the International Workshop on Computational Electronics. 1--4.\n", "Csaba, G., Lugli, P., and Porod, W.2004. Power dissipation in nanomagnetic logic devices. InProceedings of the International Conference on Nanotechnology. 346--348.\n", "Csurgay, A., Porod, W., and Lent, C.2000. Signal processing with near-neighborcoupled time-varying quantum-dot arrays.IEEE Trans. Circuits Syst. 47, 8, 1212--1223.\n", "Davis, A. and Nowick, S.1998. An introduction to asynchronous circuit design.The Encyclopedia of Computer Science and Technology.In A. Kent and J. G. Williams Eds.\n", "Demarchi, D., Civera, P., Piccinini, G., Cocuzza, M., and Perrone, D.2009. Electrothermal modelling for EIBJ nanogap fabrication.Electrochimica Acta 54, 6003--6009.\n", "K. M. Fant , S. A. Brandt, NULL Convention Logic/sup TM/: A Complete And Consistent Logic For Asynchronous Digital Circuit Synthesis, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p.261, August 19-23, 1996\n", "Fischbacher, T., Franchin, M., Bordignon, G., and Fangohr, H.2007. A systematic approach to multiphysics extensions of finite-element-based micromagnetic simulations: Nmag.IEEE Trans. Magnetics 43, 6.\n", "Graziano, M., Chiolerio, A., and Zamboni, M.2009a. A technology aware magnetic QCA NCL-HDL architecture. InProceedings of the International Conference on Nanotechnology. 763--766.\n", "Mariagrazia Graziano , Marco Vacca , Alessandro Chiolerio , Maurizio Zamboni, An NCL-HDL Snake-Clock-Based Magnetic QCA Architecture, IEEE Transactions on Nanotechnology, v.10 n.5, p.1141-1149, September 2011[doi>10.1109/TNANO.2011.2118229]\n", "Graziano, M., Vacca, M., and Zamboni, M.2011.Magnetic QCA design: Modeling, simulation and circuits. Cellular Automata - Innovative Modelling for Science and Engineering, InTech Open Access. http://www.intechopen.com/articles/show/title/magnetic-qca-design-modeling-simulation-and-circuits.\n", "S. C. Henderson , E. W. Johnson , J. R. Janulis , P. D. Tougaw, Incorporating standard CMOS design Process methodologies into the QCA logic design process, IEEE Transactions on Nanotechnology, v.3 n.1, p.2-9, March 2004[doi>10.1109/TNANO.2003.820506]\n", "Fabrizo Lombardi , Jing Huang, Design and Test of Digital Circuits by Quantum-Dot Cellular Automata, Artech House, Inc., Norwood, MA, 2007\n", "Imre, A.2005. Experimental study of nanomagnets for quantum-dot cellular automata (MQCA) logic applications. Ph.D. thesis, University of Notre Dame, Notre Dame, Indiana.\n", "Imre, A., Csabaa, G., Bernstein, G., Porod, W., and Metlushkob, V.2003. Investigation of shape-dependent switching of coupled nanomagnets.Superlattices Microstruct. 34, 513--518.\n", "Kummamuru, R., Orlov, A., Ramasubramaniam, R., Lent, C., Bernstein, G., and Snider, G.2003. Operation of a quantum-dot cellular automata (QCA) shift register and analysis of errors.IEEE Trans. Electron. Devices 50, 1906--1913.\n", "Lent, C. S., Tougaw, P., Porod, W., and Bernstein, G.1993. Quantum cellular automata.Nanotechnology 4, 49--57.\n", "Lu, U. and Lent, C.2005. Theoretical study of molecular quantum-dot cellular automata.J. Computat. Electron. 4, 115--118.\n", "Lu, Y., Liu, M., and Lent, C.2006. Molecular electronics---From structure to circuit dynamics. InProceedings of the 6th IEEE Conference on Nanotechnology. 62--65.\n", "Maurizio Martina , Guido Masera, Turbo NOC: a framework for the design of network-on-chip-based turbo decoder architectures, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.10, p.2776-2789, October 2010[doi>10.1109/TCSI.2010.2046257]\n", "M. Niemier , M. Alam , X. S. Hu , G. Bernstein , W. Porod , M. Putney , J. DeAngelis, Clocking structures and power analysis for nanomagnet-based logic devices, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283787]\n", "Orlov, A., Imre, A., Csaba, G., Ji, L., Porod, W., and Bernstein, G.2008. Magnetic quantum-dot cellular automata: Recent developments and prospects.ASP J. Nanoelectron. Optoelectronics 3, 1, 55--68.\n", "Marco Ottavi , Luca Schiano , Fabrizio Lombardi , Douglas Tougaw, HDLQ: A HDL environment for QCA design, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.243-261, October 2006[doi>10.1145/1216396.1216397]\n", "Pulecio, J. and Bhanja, S.2010. Magnetic cellular automata coplanar cross wire systems.J. Appl. Phys. 107, 3.\n", "Pulimeno, A., Graziano, M., Abrardi, C., Demarchi, D., and Piccinini, G.2011. A write-in system based on electric fields for molecular QCA. InProceedings of the IEEE International NanoElectronics Conference (INEC). 1--2.\n", "Rizos, N., Omar, M., Lugli, P., Csaba, G., Becherer, M., and Schmitt-Landsiedel, D.2009. Clocking schemes for field coupled devices from magnetic multilayers. InProceedings of the International Workshop on Computational Electronics. 1--4.\n", "Semiconductor Industry Association. 2008. International technology roadmap of semiconductors, update. http://public.itrs.net.\n", "Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010\n", "Vacca, M.2008. Nanoarchitectures based on magnetic QCA. M.S. thesis, Politecnico di Torino.\n", "K. Walus , Mazur, G. Schulhof , G. A. Jullien, Simple 4-Bit Processor Based On Quantum-Dot Cellular Automata (QCA), Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, p.288-293, July 23-25, 2005\n", "Rui Zhang , Pallav Gupta , Niraj K. Jha, Synthesis of Majority and Minority Networks and Its Applications to QCA, TPL and SET Based Nanotechnologies, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.229-234, January 03-07, 2005[doi>10.1109/ICVD.2005.157]\n"], "doi": "doi>10.1145/2043643.2043645", "ref_links": {"33": "http://public.itrs.net.", "17": "http://www.intechopen.com/articles/show/title/magnetic-qca-design-modeling-simulation-and-circuits."}, "abstract": "In the years to come new solutions will be required to overcome the limitations of scaled CMOS technology. One approach is to adopt Nano-Magnetic Logic Circuits, highly appealing for their extremely reduced power consumption. Despite the interesting nature of this approach, many problems arise when this technology is considered for real designs. The wire is the most critical of these problems from the circuit implementation point of view. It works as a pipelined interconnection, and its delay in terms of clock cycles depends on its length. Serious complications arise at the design phase, both in terms of synthesis and of physical design.One possible solution is the use of a delay insensitive asynchronous logic, Null Convention Logic (NCLTM). Nevertheless its use has many negative consequences in terms of area occupation and speed loss with respect to a Boolean version. In this article we analyze and compare different solutions: nanomagnetic circuits based on full NCL, mixed Boolean-NCL, and fully Boolean logic. We discuss the advantages of these logics, but also the issues they raise. In particular we analyze feedback signals, which, due to their intrinsic pipelined nature, cause errors that still have not found a solution in the literature. The innovative arrangement we propose solves most of the problems and thus soundly increases the knowledge of this technology. The analysis is performed using a VHDL behavioral model we developed and a microprocessor we designed based on this model, as a sound and realistic test bench.", "authors": [{"name": "marco vacca", "link": "http://dl.acm.org/author_page.cfm?id=81490650684"}, {"name": "mariagrazia graziano", "link": "http://dl.acm.org/author_page.cfm?id=81100476319"}, {"name": "maurizio zamboni", "link": "http://dl.acm.org/author_page.cfm?id=81100609158"}], "title": "Asynchronous Solutions for Nanomagnetic Logic Circuits", "citations": [{"Name": "Mariagrazia Graziano ", "Country": null, "Affiliation": null}, {"Name": "Stefano Frache ", "Country": null, "Affiliation": null}, {"Name": "Maurizio Zamboni", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "39\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "337\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "politecnico di torino", "city": null, "Name": "marco vacca"}, {"country": null, "university": null, "affiliation_string": "politecnico di torino", "city": null, "Name": "mariagrazia graziano"}, {"country": null, "university": null, "affiliation_string": "politecnico di torino", "city": null, "Name": "maurizio zamboni"}]}, "Article No.: 14": {"references": [], "doi": "doi>10.1145/2043643.2043644", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "montek singh", "link": "http://dl.acm.org/author_page.cfm?id=81337493430"}, {"name": "steven m nowick", "link": "http://dl.acm.org/author_page.cfm?id=81330495859"}], "title": "Introduction to Special Issue: Asynchrony in System Design", "citations": [], "Metrics": {"Downloads (12 months)": "5\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "301\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina at chapel hill", "city": "north", "Name": "montek singh"}, {"country": null, "university": null, "affiliation_string": "columbia university", "city": null, "Name": "steven m nowick"}]}, "Article No.: 20": {"references": ["Chu, T.-A., Leung, C. K. C., and Wanuga, T. S.1985. A design methodology for concurrent VLSI systems. InProceedings of the International Conference on Computer Design (ICCD).IEEE Computer Society Press, 407--410.\n", "Ebergen, J. C.1987. Translating programs into delay-insensitive circuits. Ph.D. thesis, Technische Universiteit Eindhoven.\n", "Jo C. Ebergen, A formal approach to designing delay-insensitive circuits, Distributed Computing, v.5 n.3, p.107-119, December 1991[doi>10.1007/BF02252954]\n", "Einstein, A.1905. Zur elektrodynamik bewegter k\u00f6rper.Annalen der Physik 17,891--921.\n", "Einstein, A.1989.The Collected Papers of Albert Einstein. Vol. 2. Princeton University Press.\n", "C. A. R. Hoare, Communicating sequential processes, Communications of the ACM, v.21 n.8, p.666-677, Aug. 1978[doi>10.1145/359576.359585]\n", "Leslie Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, v.21 n.7, p.558-565, July 1978[doi>10.1145/359545.359563]\n", "Lamport, L.1986. On interprocess communication. part I: Basic formalism.Distributed Computi. 1,2, 77--85.\n", "Philippe Matherat , Marc-Thierry Jaekel, Concurrent computing machines and physical space-time, Mathematical Structures in Computer Science, v.13 n.5, p.771-798, October 2003[doi>10.1017/S0960129503004067]\n", "Mattern, F.1992. On the relativistic structure of logical time in distributed systems. InParallel and Distributed Algorithms. Elsevier Science Publishers B.V, 215--226.\n", "Antoni W. Mazurkiewicz, Basic notions of trace theory, Linear Time, Branching Time and Partial Order in Logics and Models for Concurrency, School/Workshop, p.285-363, May 30-June 03, 1988\n", "Molnar, C. E., Fang, T.-P., and Rosenberger, F. U.1985. Synthesis of delay-insensitive modules. InProceedings of the Chapel Hill Conference on VLSI. H. Fuchs Ed. Computer Science Press, 67--86.\n", "Murata, T.1989. Petri nets: Properties, analysis and applications.Proc. IEEE 77, 4, 541--580.\n", "Petri, C. A.1962. Kommunikation mit automaten. Ph.D. thesis, Institut f\u00fcr Instrumentelle Mathematik, Bonn.\n", "David K. Probst , Hon F. Li, Using Partial-Order Semantics to Avoid the State Explosion Problem in Asynchronous Systems, Proceedings of the 2nd International Workshop on Computer Aided Verification, p.146-155, June 18-21, 1990\n", "Leonid Ya. Rosenblum , Alexandre Yakovlev, Signal Graphs: From Self-Timed to Timed Ones, International Workshop on Timed Petri Nets, p.199-206, July 01-03, 1985\n", "Russell, B.1925.ABC of Relativity. Routledge 1997.\n", "Russell, B.1926.Philosophical Consequences of Relativity. Encyclopaedia Britannica.\n", "Russell, B.1927.The Analysis of Matter.Routledge 1992.\n", "Kenneth S. Stevens , Ran Ginosar , Shai Rotem, Relative timing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.129-140, February 2003[doi>10.1109/TVLSI.2002.801606]\n", "I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989[doi>10.1145/63526.63532]\n", "Udding, J. T.1984. Classification and composition of delay-insensitive circuits. Ph.D. thesis, Eindhoven University of Technology, The Netherlands.\n", "Udding, J. T.1986. A formal model for defining and classifying delay-insensitive circuits and systems.Distributed Comput. 1,197--204.\n", "van de Snepscheut, J. L. A.1985.Trace Theory and VLSI Design. Lecture Notes in Computer Science, vol. 200. Springer-Verlag.\n", "Rob J. van Glabbeek, The Linear Time-Branching Time Spectrum (Extended Abstract), Proceedings of the Theories of Concurrency: Unification and Extension, p.278-297, August 27-30, 1990\n", "Verhoeff, T.1994. A theory of delay-insensitive systems. Ph.D. thesis, Eindhoven University of Technology.\n"], "doi": "doi>10.1145/2043643.2043650", "ref_links": {}, "abstract": "Time plays a crucial role in the performance of computing systems. The accurate modelling of logical devices, and of their physical implementations, requires an appropriate representation of time and of all properties that depend on this notion. The need for a proper model, particularly acute in the design of clockless delay-insensitive (DI) circuits, leads one to reconsider the classical descriptions of time and of the resulting order and causal relations satisfied by logical operations. This questioning meets the criticisms of classical spacetime formulated by Einstein when founding relativity theory and is answered by relativistic conceptions of time and causality. Applying this approach to clockless circuits and considering the trace formalism, we rewrite Udding\u2019s rules, which characterize communications between DI components. We exhibit their intrinsic relation with relativistic causality. For that purpose, we introduce relativistic generalizations of traces, called R-traces, which provide a pertinent description of communications and compositions of DI components.", "authors": [{"name": "philippe matherat", "link": "http://dl.acm.org/author_page.cfm?id=81100563517"}, {"name": "marc-thierry jaekel", "link": "http://dl.acm.org/author_page.cfm?id=81100634610"}], "title": "Relativistic Causality and Clockless Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "9\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "223\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "philippe matherat"}, {"country": null, "university": null, "affiliation_string": null, "Name": "marc-thierry jaekel"}]}, "Article No.: 18": {"references": ["L. Benini , G. De Micheli , A. Lioy , E. Macii , G. Odasso , M. Poncino, Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting, IEEE Transactions on Computers, v.48 n.8, p.769-779, August 1999[doi>10.1109/12.795120]\n", "Erich Bloch, The engineering design of the stretch computer, Papers presented at the December 1-3, 1959, eastern joint IRE-AIEE-ACM computer conference, p.48-58, December 01-03, 1959, Boston, Massachusetts[doi>10.1145/1460299.1460304]\n", "Dmitry E. Bufistov , Jordi Cortadella , Marc Galceran-Oms , Jorge J\u00falvez , Mike Kishinevsky, Retiming and recycling for elastic systems with early evaluation, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629988]\n", "Dmitry Bufistov , Jorge J\u00falvez , Jordi Cortadella, Performance optimization of elastic systems using buffer resizing and buffer insertion, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Luca P. Carloni, The Role of Back-Pressure in Implementing Latency-Insensitive Systems, Electronic Notes in Theoretical Computer Science (ENTCS), v.146 n.2, p.61-80, January, 2006[doi>10.1016/j.entcs.2005.05.036]\n", "Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Performance analysis and optimization of latency insensitive systems, Proceedings of the 37th Annual Design Automation Conference, p.361-367, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337441]\n", "Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits, Proceedings of the 16th symposium on Integrated circuits and systems design, p.47, September 08-11, 2003\n", "Luca P. Carloni , Kenneth L. McMillan , Alexander Saldanha , Alberto L. Sangiovanni-Vincentelli, A methodology for correct-by-construction latency insensitive design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.309-315, November 07-11, 1999, San Jose, California, USA\n", "Josep Carmona , Jordi Cortadella , Mike Kishinevsky , Alexander Taubin, Elastic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.10, p.1437-1455, October 2009[doi>10.1109/TCAD.2009.2030436]\n", "Casu, M.2011. Half-buffer retiming and token cages for synchronous elastic circuits.IET Comput. Digital Techn. 5, 318--330.\n", "Mario R. Casu , Luca Macchiarulo, Adaptive Latency-Insensitive Protocols, IEEE Design & Test, v.24 n.5, p.442-452, September 2007[doi>10.1109/MDT.2007.152]\n", "Alessandro Cimatti , Edmund M. Clarke , Enrico Giunchiglia , Fausto Giunchiglia , Marco Pistore , Marco Roveri , Roberto Sebastiani , Armando Tacchella, NuSMV 2: An OpenSource Tool for Symbolic Model Checking, Proceedings of the 14th International Conference on Computer Aided Verification, p.359-364, July 27-31, 2002\n", "Jordi Cortadella , Mike Kishinevsky, Synchronous elastic circuits with early evaluation and token counterflow, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278587]\n", "Jordi Cortadella , Mike Kishinevsky , Bill Grundmann, Synthesis of synchronous elastic architectures, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147077]\n", "Cortadella, J., Kondratyev, A., Lavagno, L., and Sotiriou, C.2006b. Desynchronization: Synthesis of asynchronous circuits from synchronous specifications.IEEE Trans. Comput.-Aid. Design 25, 10, 1904--1921.\n", "Dimond, R., Mencer, O., and Luk, W.2006. Application-specific customisation of multi-threaded soft processors.IEE Proc. Comput. Digit. Techniques 153, 173--180.\n", "Marc Galceran-Oms , Jordi Cortadella , Mike Kishinevsky, Speculation in elastic systems, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629989]\n", "Marc Galceran-Oms , Jordi Cortadella , Dmitry Bufistov , Mike Kishinevsky, Automatic microarchitectural pipelining, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n", "International Telecommunication Union. 2003. Recommendation ITU-T H.264: Advanced Video Coding for Generic Audiovisual Services. ITUT.\n", "Soha Hassoun , Carl Ebeling, Architectural retiming: pipelining latency-constrained circuits, Proceedings of the 33rd annual Design Automation Conference, p.708-713, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240652]\n", "David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990\n", "Hans M. Jacobson , Prabhakar N. Kudva , Pradip Bose , Peter W. Cook , Stanley E. Schuster, Synchronous Interlocked Pipelines, Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems, p.3, April 08-11, 2002\n", "Kurt Jensen, Coloured Petri nets: basic concepts, analysis methods and practical use, volume 3, Springer-Verlag New York, Inc., New York, NY, 1997\n", "Jorge J\u00falvez , Jordi Cortadella , Michael Kishinevsky, On the Performance Evaluation of Multi-Guarded Marked Graphs with Single-Server Semantics, Discrete Event Dynamic Systems, v.20 n.3, p.377-407, September 2010[doi>10.1007/s10626-009-0079-2]\n", "Timothy Kam , Michael Kishinevsky , Jordi Cortadella , Marc Galceran-Oms, Correct-by-construction microarchitectural pipelining, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Michael Kishinevsky , Alex Kondratyev , Alexander Taubin , Victor Varshavsky , Alex Yakovlev , Eric Napelbaum , Olga Reva, Concurrent hardware: the theory and practice of self-timed design, John Wiley & Sons, Inc., New York, NY, 1994\n", "Kogge, P. M.1981.The Architecture of Pipelined Computers.McGraw-Hill.\n", "Sava Krstic , Jordi Cortadella , Mike Kishinevsky , John O'Leary, Synchronous Elastic Networks, Proceedings of the Formal Methods in Computer Aided Design, p.19-30, November 12-16, 2006[doi>10.1109/FMCAD.2006.32]\n", "Leiserson, C. E. and Saxe, J. B.1991. Retiming synchronous circuitry.Algorithmica 6,1, 5--35.\n", "Ruibing Lu , Cheng-Kok Koh, Performance Optimization of Latency Insensitive Systems Through Buffer Queue Sizing of Communication Channels, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.227, November 09-13, 2003[doi>10.1109/ICCAD.2003.113]\n", "Rajit Manohar , Alain J. Martin, Slack Elasticity in Concurrent Computing, Proceedings of the Mathematics of Program Construction, p.272-285, June 15-17, 1998\n", "D. Marpe , H. Schwarz , T. Wiegand, Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard, IEEE Transactions on Circuits and Systems for Video Technology, v.13 n.7, p.620-636, July 2003[doi>10.1109/TCSVT.2003.815173]\n", "Eriko Nurvitadhi , James C. Hoe , Shih-Lien L. Lu , Timothy Kam, Automatic multithreaded pipeline synthesis from transactional datapath specifications, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837356]\n", "R. B. Reese , M. A. Thornton , C. Traver , D. Hemmendinger, Early evaluation for performance enhancement in phased logic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.532-550, November 2006[doi>10.1109/TCAD.2005.844084]\n", "Cristian Soviani , Olivier Tardieu , Stephen A. Edwards, Optimizing sequential cycles through Shannon decomposition and retiming, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Yu-Shih Su , Da-Chung Wang , Shih-Chieh Chang , Malgorzata Marek-Sadowska, An efficient mechanism for performance optimization of variable-latency designs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278721]\n", "I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989[doi>10.1145/63526.63532]\n", "Muralidaran Vijayaraghavan , Arvind Arvind, Bounded dataflow networks and latency-insensitive circuits, Proceedings of the 7th IEEE/ACM international conference on Formal Methods and Models for Codesign, p.171-180, July 13-15, 2009, Cambridge, Massachusetts\n", "Ted E. Williams, Performance of iterative computation in self-timed rings, Journal of VLSI Signal Processing Systems, v.7 n.1-2, p.17-31, Feb. 1994[doi>10.1007/BF02108187]\n"], "doi": "doi>10.1145/2043643.2043648", "ref_links": {}, "abstract": "Elasticity is a paradigm that tolerates the variations in computation and communication delays. By applying elastic transformations that allow varying the original timing, circuits can be optimized beyond the conventional rigid transformations that do not modify the external timing.Pipelining is one of the classical techniques to improve the throughput of a circuit. This article reveals how elasticity can be effectively and practically used to derive pipelined circuits by using correct-by-construction transformations that can be fully automated. Two designs, one of them industrial, are used to demonstrate how the area-performance trade-off can be explored using elasticity.", "authors": [{"name": "marc galceran-oms", "link": "http://dl.acm.org/author_page.cfm?id=81414620937"}, {"name": "alexander gotmanov", "link": "http://dl.acm.org/author_page.cfm?id=81481650678"}, {"name": "jordi cortadella", "link": "http://dl.acm.org/author_page.cfm?id=81340488520"}, {"name": "mike kishinevsky", "link": "http://dl.acm.org/author_page.cfm?id=81464641338"}], "title": "Microarchitectural Transformations Using Elasticity", "citations": [{"Name": "Antoni Roca ", "Country": null, "Affiliation": null}, {"Name": "Carles Hern\u00e1Ndez ", "Country": null, "Affiliation": null}, {"Name": "Jos\u00e9 Flich ", "Country": null, "Affiliation": null}, {"Name": "Federico Silla ", "Country": null, "Affiliation": null}, {"Name": "Jos\u00e9 Duato", "Country": null, "Affiliation": null}, {"Name": "Silicon-aware distributed switch architecture for on-chip networks", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "13\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "242\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "marc galceran-oms"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "alexander gotmanovintel corporation"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "jordi cortadellauniversitat politecnica de catalunya"}, {"country": null, "university": null, "affiliation_string": "jordi cortadella", "city": null, "Name": "mike kishinevskyintel corporation"}]}, "Article No.: 16": {"references": ["\u00c1lvarez-Arenas, G. and Tom\u00e1s, E.2009. Piezoelectric transducers for air-coupled operation in the frequency range 0.3--2.5 MHz. Instituto de Ac\u00fastica CSIC.\n", "Al-Terhawi Hasib, O., Sawan, M., and Savaria, Y.2011. A low-power asynchronous step-down DC--DC Converter for Implantable Devices.IEEE Trans. Biomed. Circuits Syst. 5,3, 292--301.\n", "Ashouei, M., Hulzink, J., Konijnenburg, M., Zhou, J., Duarte, F., Breeschoten, A., Huisken, J., Stuyt, J., De Groot, H., Barat, F., David, J., and Van Ginderdeuren, J.2011. A voltage-scalable biomedical signal processor running ECG using 13pJ/cycle at 1MHz and 0.4V.Solid-State Circuits Conference (ISSCC),Digest of Technical Papers. 332--334.\n", "Baz, A., Shang, D., Xia, F., and Yakovlev, A.2011. Self-timed SRAM for energy harvesting systems.J. Low Power Electron. 7, 2, 274--284.\n", "Cao, X., Chiang, W. J., King, Y. C., and Lee, Y. K.2007. Electromagnetic energy harvesting circuit with feed-forward and feedback DC--DC PWM boost converter for vibration power generator system.IEEE Trans. Power Electron. 22,2, 679--685.\n", "J. F. Christmann , E. Beign\u00e9 , C. Condemine , N. Leblond , P. Vivet , G. Waltisperger , J. Willemin, Bringing Robustness and Power Efficiency to Autonomous Energy Harvesting Microsystems, Proceedings of the 2010 IEEE Symposium on Asynchronous Circuits and Systems, p.62-71, May 03-06, 2010[doi>10.1109/ASYNC.2010.19]\n", "Farcas, C., Petreus, D., Ciocan, I., and Palaghita, N.2009. Modeling and simulation of supercapacitors. InProceedings of the 15th International Symposium for Design and Technology of Electronics Packages (SIITME).195--200.\n", "Han, S., Wu, X., and Yan, X.2007. Novel dual-output step up and down switched capacitor DC/DC converter. InProceedings of the IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC).871--874.\n", "Johnson, D.2006. Design of an ultra-low power control system for a self powered wireless sensor. Ph.D. thesis, Florida University.\n", "Mateu, L. and Moll, F.2005. Review of energy harvesting techniques and applications for microelectronics. InProceedings of the SPIE International Symposium on Micro-Technologies for the New Millennium.\n", "Maurath, D. and Manoli, Y.2009. A self-adaptive switched-capacitor voltage converter with dynamic input load control for energy harvesting. InProceedings of the European Solid-State Research Council (ESSCIRC). 284--287.\n", "Ottman, G. K., Hofmann, H. F., Bhatt, A. C., and Lesieutre, G. A.2002. Adaptive piezoelectric energy harvesting circuit for wireless remote power supply.IEEE Trans. Power Electron. 17, 5, 669--676.\n", "Joseph A. Paradiso , Thad Starner, Energy Scavenging for Mobile and Wireless Electronics, IEEE Pervasive Computing, v.4 n.1, p.18-27, January 2005[doi>10.1109/MPRV.2005.9]\n", "Pimentel, D. and Musilek, P.2010. Power management with energy harvesting devices. InProceedings of the 23rd Canadian Conference on Electrical and Computer Engineering (CCECE).1--4.\n", "Saggini, S., Ongaro, F., Galperti, C., and Mattavelli, P.2010. Supercapacitor-based hybrid storage systems for energy harvesting in wireless sensor networks. InProceedings of the Applied Power Electronics Conference and Exposition (APEC).2281--2287.\n", "Shang, D., Ramezani, R., Xia, F., and Yakovlev, A.2010. Wide range, reference-free, on-chip voltage sensor for variable Vdd operations. Tech. rep., NCL-EECE-MSD-TR-2010-159, Microelectronic System Design Group, School of EECE, Newcastle University upon Tyne.\n", "Texas Instruments Datasheet.2011. BQ4011Y-32Kx8 Nonvolatile SRAM. http://focus.ti.com/docs/prod/folders/print/bq4011y.html.\n", "Varshavsky, V. I., Kishinevsky, M. A., Marakhovsky, V. B., Peschansky, V. A., Rosenblum, L. Y., Taubin, A. R., and Tzirlin, B. S.1990.Self-Timed Control of Concurrent Processes. Kluwer Academic Publishers.\n", "Wang, A. and Shandrakasan, A.2005. A 180mV subthreshold FFT processor using a minimum energy design methodology.IEEE J. Solid-State Circuits 40, 1, 310--319.\n", "Wickenheiser, A. M., Reissman, T., Wu, W.-J., and Garcia, E.2010. Modeling the effects of electromechanical coupling on energy storage through piezoelectric energy harvesting.IEEE/ASME Trans. Mechatronics 15, 3, 400--411.\n", "Yakovlev, A.2011. Energy-modulated computing. InProceedings of the Design, Automation, and Test in Europe Conference (DATE).14--18.\n", "Xuefu Zhang , Delong Shang , Fei Xia , Alex Yakovlev, A Novel Power Delivery Method for Asynchronous Loads in Energy Harvesting Systems, Proceedings of the 2011 17th IEEE International Symposium on Asynchronous Circuits and Systems, p.89-98, April 27-29, 2011[doi>10.1109/ASYNC.2011.16]\n"], "doi": "doi>10.1145/2043643.2043646", "ref_links": {"16": "http://focus.ti.com/docs/prod/folders/print/bq4011y.html."}, "abstract": "For systems depending on power harvesting, a fundamental contradiction in the power delivery chain has existed between conventional synchronous computational loads requiring relatively stable Vdd and power harvesters unable to supply it. DC/DC conversion has therefore been an integral part of such systems to resolve this contradiction. On the other hand, asynchronous computational loads, in addition to their potential power-saving capabilities, can be made tolerant to a much wider range of Vdd variance. This may open up opportunities for much more energy efficient methods of power delivery. This article presents in-depth investigations into the behavior and performance of different on-chip power delivery methods driving both asynchronous and synchronous loads directly from a harvester source. A novel power delivery method, which employs a capacitor bank for adaptively storing the energy from power harvesters depending on load and source conditions, is developed. Its advantages, especially when driving asynchronous loads, are demonstrated through comprehensive comparative analysis.", "authors": [{"name": "xuefu zhang", "link": "http://dl.acm.org/author_page.cfm?id=81490683933"}, {"name": "delong shang", "link": "http://dl.acm.org/author_page.cfm?id=81100453325"}, {"name": "fei xia", "link": "http://dl.acm.org/author_page.cfm?id=81100496648"}, {"name": "alex yakovlev", "link": "http://dl.acm.org/author_page.cfm?id=81100057399"}], "title": "A Novel Power Delivery Method for Asynchronous Loads in Energy Harvesting Systems", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "304\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "xuefu zhang"}, {"country": null, "university": null, "affiliation_string": null, "Name": "delong shang"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "fei xia"}, {"country": null, "university": null, "affiliation_string": null, "Name": "alex yakovlev"}]}, "Article No.: 17": {"references": ["ARM. 1999. Advanced microcontroller bus architecture AMBA specification, Rev. 2.0. http://www.arm.com/products/solutions/AMBAHomePage.html.\n", "ARM. 2004a. Advanced microcontroller bus architecture AMBA 3 APB protocol specification, Rev. 1.0. http://www.arm.com/products/solutions/AMBAHomePage.html.\n", "ARM. 2004b. Advanced microcontroller bus architecture AMBA AXI protocol specification, Rev. 1.0. http://www.arm.com/products/solutions/AMBAHomePage.html.\n", "John Bainbridge , Steve Furber, Chain: A Delay-Insensitive Chip Area Interconnect, IEEE Micro, v.22 n.5, p.16-23, September 2002[doi>10.1109/MM.2002.1044296]\n", "W. J. Bainbridge , W. B. Toms , D. A. Edwards , S. B. Furber, Delay-Insensitive, Point-to-Point Interconnect Using M-of-N Codes, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.132, May 12-15, 2003\n", "Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]\n", "G\u00fcrkaynak, F. K., Oetiker, S., Villiger, T., Felber, N., Kaeslin, H., and Fichtner, W.2003. On the GALS design methodology of ETH Zurich. InProceedings of the FMGALS Workshop at the 12th International FME Symposium.\n", "Xin Jin , Mikel Lujan , Luis A. Plana , Sergio Davies , Steve Temple , Steve B. Furber, Modeling Spiking Neural Networks on SpiNNaker, Computing in Science and Engineering, v.12 n.5, p.91-97, September 2010[doi>10.1109/MCSE.2010.112]\n", "Alex Kondratyev , Kelvin Lwin, Design of Asynchronous Circuits Using Synchronous CAD Tools, IEEE Design & Test, v.19 n.4, p.107-117, July 2002[doi>10.1109/MDT.2002.1018139]\n", "Andrew Lines, Asynchronous Interconnect for Synchronous SoC Design, IEEE Micro, v.24 n.1, p.32-41, January 2004[doi>10.1109/MM.2004.1268991]\n", "Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]\n", "Luis A. Plana , John Bainbridge , Steve Furber , Sean Salisbury , Yebin Shi , Jian Wu, An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.215-216, April 07-10, 2008\n", "Luis A. Plana , Steve B. Furber , Steve Temple , Mukaram Khan , Yebin Shi , Jian Wu , Shufan Yang, A GALS Infrastructure for a Massively Parallel Multiprocessor, IEEE Design & Test, v.24 n.5, p.454-463, September 2007[doi>10.1109/MDT.2007.149]\n", "Andrew M. Scott , Mark E. Schuelein , Marly Roncken , Jin-Jer Hwan , John Bainbridge , John R. Mawer , David L. Jackson , Andrew Bardsley, Asynchronous on-Chip Communication: Explorations on the Intel PXA27x Processor Peripheral Bus, Proceedings of the 13th IEEE International Symposium on Asynchronous Circuits and Systems, p.60-72, March 12-14, 2007[doi>10.1109/ASYNC.2007.11]\n", "Seitz, C. L.1980. System timing. InIntroduction to VLSI Systems, C. A. Mead and L. A. Conway Eds., Addison-Wesley, Reading, MA (Chapter 7).\n", "Christos P. Sotiriou, Implementing asynchronous circuits using a conventional EDA tool-flow, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514025]\n", "Alexander Taubin , Jordi Cortadella , Luciano Lavagno , Alex Kondratyev , Ad Peeters, Design automation of real-life asynchronous devices and systems, Foundations and Trends in Electronic Design Automation, v.2 n.1, p.1-133, January 2007[doi>10.1561/1000000006]\n", "Yvain Thonnart , Pascal Vivet , Fabien Clermidy, A fully-asynchronous low-power framework for GALS NoC integration, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n", "Verhoeff, T.1988. Delay-insensitive codes---An overview.Distrib. Comput. 3, 1, 1--8.\n", "Yang, S., Furber, S., and Plana, L.2009. Adaptive admission control on the SpinNaker MPSOC. InProceedings of the IEEE International SOCC Conference. IEEE Computer Society Press, Los Alamitos, CA, 243--246.\n"], "doi": "doi>10.1145/2043643.2043647", "ref_links": {"1": "http://www.arm.com/products/solutions/AMBAHomePage.html.", "0": "http://www.arm.com/products/solutions/AMBAHomePage.html.", "2": "http://www.arm.com/products/solutions/AMBAHomePage.html."}, "abstract": "The design and implementation of globally asynchronous locally synchronous systems-on-chip is a challenging activity. The large size and complexity of the systems require the use of computer-aided design (CAD) tools but, unfortunately, most tools do not work adequately with asynchronous circuits. This article describes the successful design and implementation of SpiNNaker, a GALS multicore system-on-chip. The process was completed using commercial CAD tools from synthesis to layout. A hierarchical methodology was devised to deal with the asynchronous sections of the system, encapsulating and validating timing assumptions at each level. The crossbar topology combined with a pipelined asynchronous fabric implementation allows the on-chip network to meet the stringent requirements of the system. The implementation methodology constrains the design in a way that allows the tools to complete their tasks successfully. A first test chip, with reduced resources and complexity was taped-out using the proposed methodology. Test chips were received in December 2009 and were fully functional. The methodology had to be modified to cope with the increased complexity of the SpiNNaker SoC. SpiNNaker chips were delivered in May 2011 and were also fully operational, and the interconnect requirements were met.", "authors": [{"name": "luis a plana", "link": "http://dl.acm.org/author_page.cfm?id=81100257663"}, {"name": "david clark", "link": "http://dl.acm.org/author_page.cfm?id=81100625430"}, {"name": "simon davidson", "link": "http://dl.acm.org/author_page.cfm?id=81490665285"}, {"name": "steve furber", "link": "http://dl.acm.org/author_page.cfm?id=81100365028"}, {"name": "jim garside", "link": "http://dl.acm.org/author_page.cfm?id=81100135821"}, {"name": "eustace painkras", "link": "http://dl.acm.org/author_page.cfm?id=81548036695"}, {"name": "jeffrey pepper", "link": "http://dl.acm.org/author_page.cfm?id=81100301314"}, {"name": "steve temple", "link": "http://dl.acm.org/author_page.cfm?id=81100022663"}, {"name": "john bainbridge", "link": "http://dl.acm.org/author_page.cfm?id=81100325174"}], "title": "SpiNNaker: Design and Implementation of a GALS Multicore System-on-Chip", "citations": [{"Name": "Simon J. Thorpe", "Country": "italy", "Affiliation": null}, {"Name": "Alberto Ghiribaldi ", "Country": "france", "Affiliation": null}, {"Name": "Davide Bertozzi ", "Country": "france", "Affiliation": null}, {"Name": "Steven M. Nowick", "Country": "france", "Affiliation": null}], "Metrics": {"Downloads (12 months)": "53\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "518\n", "Citation Count": "4\n"}, "affiliation_data": [{"country": "united kingdom", "university": "university of manchester", "affiliation_string": "the university of manchester", "city": "manchester", "Name": "luis a plana"}, {"country": "united kingdom", "university": "university of manchester", "affiliation_string": "the university of manchester", "city": "manchester", "Name": "david clark"}, {"country": "united kingdom", "university": "university of manchester", "affiliation_string": "the university of manchester", "city": "manchester", "Name": "simon davidson"}, {"country": "united kingdom", "university": "university of manchester", "affiliation_string": "the university of manchester", "city": "manchester", "Name": "steve furber"}, {"country": "united kingdom", "university": "university of manchester", "affiliation_string": "the university of manchester", "city": "manchester", "Name": "jim garside"}, {"country": "united kingdom", "university": "university of manchester", "affiliation_string": "the university of manchester", "city": "manchester", "Name": "eustace painkras"}, {"country": "united kingdom", "university": "university of manchester", "affiliation_string": "the university of manchester", "city": "manchester", "Name": "jeffrey pepper"}, {"country": "united kingdom", "university": "university of manchester", "affiliation_string": "the university of manchester", "city": "manchester", "Name": "steve temple"}]}}, "date": {"month": "December", "year": "2011"}}, "Issue1": {"articles": {"Article No.: 3": {"references": ["ABC. http://www.eecs.berkeley.edu/~alanmi/abc/.\n", "George B. Adams, III , Dharma P. Agrawal , Howard Jay Seigel, A Survey and Comparision of Fault-Tolerant Multistage Interconnection Networks, Computer, v.20 n.6, p.14-27, June 1987[doi>10.1109/MC.1987.1663586]\n", "Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "Aman Gayasen , N. Vijaykrishnan , M. J. Irwin, Exploring technology alternatives for nano-scale FPGA interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065820]\n", "Heath, J., Kuekes, P. J., Snider, G. S., and Williams, R. S.1998. A defect-tolerant computer architecture: Opportunities for nanotechnology.Science, 1716--1721.\n", "Chang Woo Kang , Ali Iranli , Massoud Pedram, Technology mapping and packing for coarse-grained, anti-fuse based FPGAs, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan\n", "Lambin, P., Lucas, A. A., and Charlier, J. C.1997. Electronic properties of carbon nanotubes containing defects.J. Physics Chem. Solids 58, 11, 1833--1837.\n", "Dean L. Lewis , Sudhakar Yalamanchili , Hsien-Hsin S. Lee, High Performance Non-blocking Switch Design in 3D Die-Stacking Technology, Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, p.25-30, May 13-15, 2009[doi>10.1109/ISVLSI.2009.53]\n", "Lin, A., Patil, N., Wai, H., Mitra, S., and Wong, H.-S. P.2009. A metallic-CNT-tolerant carbon nanotube technology using Asymmetrically-Correlated CNTs (ACCNT). InProceedings of the Symposium on VLSI Technology. 182--183.\n", "M. Lin , A. El Gamal , Y. -C. Lu , S. Wong, Performance Benefits of Monolithically Stacked 3-D FPGA, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.216-229, February 2007[doi>10.1109/TCAD.2006.887920]\n", "Yu-Ming Lin , J. Appenzeller , J. Knoch , P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities, IEEE Transactions on Nanotechnology, v.4 n.5, p.481-489, September 2005[doi>10.1109/TNANO.2005.851427]\n", "Liu, Y., Jiang, X., Sun, S., and Wang, G.2009. An efficient FPGA packing algorithm based on simple dual-output logic elements. InProceedings of the IEEE 8th International Conference on ASIC. 690--693.\n", "O\u2019Connor, I., Liu, J., Gaffiot, F., Pr\u00e9galdiny, F., Lallement, C., Maneux, C., Goguet, J., Fr\u00e9gon\u00e8se, S., Zimmer, T., Anghel, L., Dang, T.-T., and Leveugle, R.2007. CNTFET modeling and reconfigurable logic-circuit design.IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 54, 11, 2365--2379.\n", "O\u2019Connor, I., Liu, J., Navarro, D., and Gaffiot, F.2008. Dynamically reconfigurable logic gate cells and matrices using CNTFETs. InProceedings of the 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.\n", "Patil, N., Lin, A., Myers, Wong, H.-S. P., and Mitra, S.2008. Integrated wafer-scale growth and transfer of directional Carbon Nanotubes and misaligned-Carbon-Nanotube-immune logic structures. InProceedings of the Symposium on VLSI Technology.205--206.\n", "Snider, G. S. and Williams, R. S.2007. Nano/CMOS architectures using a field-programmable nanowire interconnect.Nanotechnology 18, art. 035204.\n", "Dmitri B. Strukov , Konstantin K. Likharev, A reconfigurable architecture for hybrid CMOS/Nanodevice circuits, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117221]\n", "Vida-Torku, E. K., Reohr, W., Monzel, J. A., and Nigh, P.1991. Bipolar, CMOS and BiCMOS circuit technologies examined for testability. InProceedings of 34th Midwest Symposium on Circuits and Systems. 1015--1020.\n", "VPR. http://www.eecg.utoronto.ca/vpr/.\n", "Wang, T., Narayanan, P., Leuchtenburg, M., and Moritz, C. A.2008. NASICs: A nanoscale fabric for nanoscale microprocessors. InProceedings of the 2nd IEEE International Nanoelectronics Conference (INEC). 989--994.\n", "Chuan-Lin Wu , Tse-Yun Feng, On a Class of Multistage Interconnection Networks, IEEE Transactions on Computers, v.29 n.8, p.694-702, August 1980[doi>10.1109/TC.1980.1675651]\n", "Xia, Q., Robinett, W. Cumbie, M. W., Banerjee, N., Cardinali, T. J., Yang, J. J., Wu, W., Li, X., Tong, W. M., Strukov, D. B., Snider, G. S., Medeiros-Ribeiro, G., and Williams, R. S.2009. Memristor-CMOS hybrid integrated circuits for reconfigurable logic.Nano Letters 9, 10, 3640--3645.\n", "Terry Tao Ye , Luca Benini , Giovanni De Micheli, Packetization and routing analysis of on-chip multiprocessor networks, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.81-104, February 2004[doi>10.1016/j.sysarc.2003.07.005]\n"], "doi": "doi>10.1145/1899390.1899393", "ref_links": {"19": "http://www.eecg.utoronto.ca/vpr/.", "0": "http://www.eecs.berkeley.edu/~alanmi/abc/."}, "abstract": "This article describes a novel computing architecture organization based on nanoscale logic cells. We propose the use of a cluster of matrix arrangements of cells. In order to interconnect such fine-grained logic cells within a matrix, conventional techniques are not suitable due to a large interconnect overhead. Therefore, we propose the use of static and incomplete interconnect topologies to create matrices of cells. We also propose a method to map functions onto such architectures. We then explore the main parameters of the structure (size of matrices and interconnect topologies) and their impact on the main performance metrics (packing efficiency, speed, and fault tolerance). A cluster packing method also allows the evaluation of the number of matrices used by complex functions and the fill factor for various matrix sizes. The analyses show that this approach is particularly suited for matrices of 16 cells interconnected by modified omega networks. We can conclude that this architecture could improve the scalability of traditional FPGAs by a factor of 8.5.", "authors": [{"name": "p-e gaillardon", "link": "http://dl.acm.org/author_page.cfm?id=81479641435"}, {"name": "f clermidy", "link": "http://dl.acm.org/author_page.cfm?id=81363603233"}, {"name": "i oconnor", "link": "http://dl.acm.org/author_page.cfm?id=81100186620"}, {"name": "j liu", "link": "http://dl.acm.org/author_page.cfm?id=81331497874"}, {"name": "m amadou", "link": "http://dl.acm.org/author_page.cfm?id=81481651464"}, {"name": "g nicolescu", "link": "http://dl.acm.org/author_page.cfm?id=81100536304"}], "title": "Matrix Nanodevice-Based Logic Architectures and Associated Functional Mapping Method", "citations": [{"Name": "Pierre-Emmanuel Gaillardon ", "Country": null, "Affiliation": null}, {"Name": "M. Haykel Ben-Jamaa ", "Country": null, "Affiliation": null}, {"Name": "Fabien Clermidy ", "Country": null, "Affiliation": null}, {"Name": "Ian O'Connor", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "17\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "417\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "cea leti minatec campus", "city": null, "Name": "p-e gaillardon"}, {"country": null, "university": null, "affiliation_string": "cea leti minatec campus", "city": null, "Name": "f clermidy"}, {"country": null, "university": null, "affiliation_string": "university of lyon", "city": null, "Name": "i oconnor"}, {"country": null, "university": null, "affiliation_string": "university of lyon", "city": null, "Name": "j liu"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique de montreal", "city": "palaiseau", "Name": "m amadou"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique de montreal", "city": "palaiseau", "Name": "g nicolescu"}]}, "Article No.: 1": {"references": [], "doi": "doi>10.1145/1899390.1899391", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "shamik das", "link": "http://dl.acm.org/author_page.cfm?id=81466643158"}, {"name": "garrett s rose", "link": "http://dl.acm.org/author_page.cfm?id=81342509307"}], "title": "Introduction to Special Issue: Highlights of NANOARCH'09", "citations": [], "Metrics": {"Downloads (12 months)": "7\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "373\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "nanosystems group the mitre corporation", "city": null, "Name": "shamik das"}, {"country": null, "university": null, "affiliation_string": "department of electrical and computer engineering polytechnic institute of nyu", "city": null, "Name": "garrett s rose"}]}, "Article No.: 4": {"references": ["F. Barsi , P. Maestrini, Error Correcting Properties of Redundant Residue Number Systems, IEEE Transactions on Computers, v.22 n.3, p.307-315, March 1973[doi>10.1109/T-C.1973.223711]\n", "Susmit Biswas , Frederic T. Chong , Tzvetan S. Metodi , Ryan Kastner, A pageable, defect-tolerant nanoscale memory system, Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, p.85-92, October 21-22, 2007[doi>10.1109/NANOARCH.2007.4400862]\n", "Bullis, K.Ultradense molecular memory: Researchers develop a large-scale array of nanoscale memory circuits. http://www.technologyreview.com/nanotech/18100/.\n", "CALMEC. Molecular electronic technology. http://www.calmec.com/.\n", "A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]\n", "Ghosh, S. and Lincoln, P. D.2008. Dynamic low-density parity check codes for fault-tolerant nanoscale memory. http://www.csl.sri.com/users/shalini/ldpc.pdf.\n", "Goh, V. T. and Siddiqi, M. U.2008. Multiple error detection and correction based on redundant residue number systems.IEEE Trans. Comm. 56,3, 325--330.\n", "Nor Zaidi Haron , Said Hamdioui, Residue-based code for reliable hybrid memories, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.27-32, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226359]\n", "Haron, N. Z. and Hamdioui, S.2011. Cost-efficient fault-tolerant decoder for hybrid nanoelectronic memories. InProceedings of Design, Automation and Test in Europe Conference (DATE). To appear.\n", "ITRS. The International Technology Roadmap for Semiconductors. http://www.itrs.net/links/2009itrs/home2009.htm.\n", "C. M. Jeffery , R. J.O. Figueiredo, Hierarchical fault tolerance for nanoscale memories, IEEE Transactions on Nanotechnology, v.5 n.4, p.407-414, July 2006[doi>10.1109/TNANO.2006.877431]\n", "Kish, L. B. and Ajayan, P. M.2005. Terrabyte flash memory with carbon nanotubes.Appl. Phys. Lett. 86,9, 1--2.\n", "K\u00fcgeler, C., Meier, M., Rosezin, R., Gilles, S., and Waser, R.2009. High density 3D memory architecture based on the resistive switching effect.J. Solid-State Electron. 53,12, 1287--1292.\n", "Likharev, K. K.2008. Hybrid CMOS/nanoelectronic circuits: Opportunities and challenges.J. Nanoelectron. Optoelectron. 3,3, 203--230.\n", "Lin, S. and Costello, D. J.2004.Error Control Coding: Fundamentals and Applications. Prentice-Hall, Upper Saddle River, NJ.\n", "Patrick Lincoln, Challenges in scalable fault tolerance, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.13-14, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226360]\n", "Luyken, R. J. and Hofmann, F.2003. Concept for hybrid CMOS-molecular non-volatile memories.J. Nanosci. Nanotechnol. 14,2, 273--276.\n", "MathWorks. Reed-Solomon decoder simulation. http://www.mathworks.com/matlabcentral.\n", "Mishra, M. and Goldstein, S. C.2003. Defect tolerance at the end of the roadmap. InProceedings of International Test Conference. IEEE Computer Society, 1201--1210.\n", "Helia Naeimi , Andr\u00e9 DeHon, Fault secure encoder and decoder for nanomemory applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.473-486, April 2009[doi>10.1109/TVLSI.2008.2009217]\n", "Gustavo Neuberger , Fernanda de Lima , Luigi Carro , Ricardo Reis, A multiple bit upset tolerant SRAM memory, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.4, p.577-590, October 2003[doi>10.1145/944027.944038]\n", "Orailoglu, A.2007. Nanoelectronic architectures: Reliable computation on defective devices. InDigest of Workshop on Dependable and Secure Nanocomputing.\n", "Reed, M. A., Chen, J., Rawlett, A. M., Price, D. W., and Tour, J. M.2007. Molecular random access memory cell.Appl. Phys. Lett. 78,23, 3735--3737.\n", "Rispal, L. and Schwalke, U.2008. Large-scale in situ fabrication of voltage-programmable dual-layer high-kappadielectric carbon nanotube memory devices with high on/off ratio.IEEE Electron Device Lett. 29,412, 1349--1352.\n", "Strukov, D. B.2006. Digital architectures for hybrid CMOS/nanodevice circuits. Ph.D. thesis, Stony Brook University, NY.\n", "Strukov, D. B. and Likharev, K. K.2004. Prospects for terabit-scale nanoelectronic memories.J. Nanosci. Nanotechnol. 16,1, 137--148.\n", "Strukov, D. B. and Likharev, K. K.2007. Defect-tolerant architectures for nanoelectronics crossbar memories.J. Nanosci. Nanotechnol. 7, 151--167.\n", "Fei Sun , Tong Zhang, Defect and Transient Fault-Tolerant System Design for Hybrid CMOS/Nanodevice Digital Memories, IEEE Transactions on Nanotechnology, v.6 n.3, p.341-351, May 2007[doi>10.1109/TNANO.2007.893572]\n", "Sun, J. D. and Krishna, H.1992. A coding theory approach to error control in redundant residue number systems - Part II: Multiple error detection and correction.IEEE Trans. Circuits Syst. 39,1, 18--34.\n", "Szabo, N. and Tanaka, R.1967.Residue Arithmetic and its Application to Computer Technology. MC-Graw-Hill, New York.\n", "Waiser, R. and Aono, M.2007. Nanoionics-based resistive switching memories.Nature Materials 6,11, 833--840.\n", "Wang, W., Swamy, M. N. S., Ahmad, M. O., and Wang, Y.2003. A study of the residue-to-binary converters for the three-moduli sets.IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 50,2, 235--243.\n", "Yang, L.-L. and Hanzo, L.2001. Redundant residue number system based error correction codes. InProceedings of the 54th Vehicular Technology Conference. Vol. 3. 1472--1476.\n", "Zettacore. Zettacore Memory. http://www.zettacore.com/.\n"], "doi": "doi>10.1145/1899390.1899394", "ref_links": {"9": "http://www.itrs.net/links/2009itrs/home2009.htm.", "33": "http://www.zettacore.com/.", "3": "http://www.calmec.com/.", "17": "http://www.mathworks.com/matlabcentral.", "2": "http://www.technologyreview.com/nanotech/18100/.", "5": "http://www.csl.sri.com/users/shalini/ldpc.pdf."}, "abstract": "Hybrid memories are envisioned as one of the alternatives to existing semiconductor memories. Although offering enormous data storage capacity, low power consumption, and reduced fabrication complexity (at least for the memory cell array), such memories are subject to a high degree of intermittent and transient faults leading to reliability issues. This article examines the use of Conventional Redundant Residue Number System (C-RRNS) error correction code, which has been extensively used in digital signal processing and communication, to detect and correct intermittent and transient cluster faults in hybrid memories. It introduces a modified version of C-RRNS, referred to as 6M-RRNS, to realize the aims at lower area overhead and performance penalty. The experimental results show that 6M-RRNS realizes a competitive error correction capability, provides larger data storage capacity, and offers higher decoding performance as compared to C-RRNS and Reed-Solomon (RS) codes. For instance, for 64-bit hybrid memories at 10&percnt; fault rate, 6M-RRNS has 98.95&percnt; error correction capability, which is 0.35&percnt; better than RS and 0.40&percnt; less than C-RRNS. Moreover, when considering 1Tbit memory, 6M-RRNS offers 4.35&percnt; more data storage capacity than RS and 11.41&percnt; more than C-RRNS. Additionally, it decodes up to 5.25 times faster than C-RRNS.", "authors": [{"name": "nor zaidi haron", "link": "http://dl.acm.org/author_page.cfm?id=81456616543"}, {"name": "said hamdioui", "link": "http://dl.acm.org/author_page.cfm?id=81100615984"}], "title": "Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories", "citations": [], "Metrics": {"Downloads (12 months)": "26\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "413\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "netherlands", "university": "delft university of technology", "affiliation_string": "delft university of technology and universiti teknikal malaysia melaka", "city": "delft", "Name": "nor zaidi haron"}, {"country": "netherlands", "university": "delft university of technology", "affiliation_string": "delft university of technology", "city": "delft", "Name": "said hamdioui"}]}, "Article No.: 2": {"references": ["M. T. Alam , M. J. Siddiq , G. H. Bernstein , M. Niemier , W. Porod , X. S. Hu, On-Chip Clocking for Nanomagnet Logic Devices, IEEE Transactions on Nanotechnology, v.9 n.3, p.348-351, May 2010[doi>10.1109/TNANO.2010.2041248]\n", "Amlani, I., Orlov, A., Toth, G., Bernstein, G., Lent, C., and Snider, G.1999. Digital logic gate using quantum-dot cellular automata.Science 284, 289--291.\n", "Ansoft-Maxwell. Maxwell: Electromagnetic field simulation for high-performance electromechanical design. http://www.ansoft.com/products/em/maxwell/.\n", "Charles Augustine , Behtash Behin-Aein , Xuanyao Fong , Kaushik Roy, A design methodology and device/circuit/architecture compatible simulation framework for low-power magnetic quantum cellular automata systems, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan\n", "B. Behin-Aein , S. Salahuddin , S. Datta, Switching Energy of Ferromagnetic Logic Bits, IEEE Transactions on Nanotechnology, v.8 n.4, p.505-514, July 2009[doi>10.1109/TNANO.2009.2016657]\n", "Valeriu Beiu , Asbj\u00f8rn Djupdal , Snorre Aunet, Ultra low-power neural inspired addition: when serial might outperform parallel architectures, Proceedings of the 8th international conference on Artificial Neural Networks: computational Intelligence and Bioinspired Systems, June 08-10, 2005, Barcelona, Spain[doi>10.1007/11494669_60]\n", "Calhoun, B.Ultra-dynamic voltage scaling using sub-threshold operation and local voltage dithering in 90nm-cmos. http://people.virginia.edu/~bhc2b/papers/bcalhoun_isscc2005_slides.pdf.\n", "Carlton, D., Emley, N., Tuchfeld, E., and Bokor, J.2008. Simulation studies of nanomagnet-based architecture.NanoLetters 8,12, 4173--4178.\n", "Csaba, G., Lugli, P., Csurgay, A., and Porod, W.2005. Simulation of power gain and dissipation in field-coupled nanomagnet.J. Comp. Elec. 4,1/2, 105--110.\n", "Dao, N., Whittenburg, S., and Cowburn, R.2001. Micromagnetics simulation of deep-submicron supermalloy disks.J. Appl. Physics 90,10.\n", "Aaron Dingler , Michael Niemier , X. Sharon Hu , Michael Garrison , M. Tanvir Alam, System-level energy and performance projections for nanomagnet-based logic, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.21-26, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226358]\n", "Aaron Dingler , M. Jafar Siddiq , Michael Niemier , X. Sharon Hu , M. Tanvir Alam , Gary Bernstein , Wolfgang Porod, Controlling Magnetic Circuits: How Clock Structure Implementation will Impact Logical Correctness and Power, Proceedings of the 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.94-102, October 07-09, 2009[doi>10.1109/DFT.2009.44]\n", "Donahue, M. and Porter, D.OOMMF User\u2019s Guide. http://math.nist.gov/oommf.\n", "Hennessy, K. and Lent, C.2001. Clocking of molecular quantum-dot cellular automata.J. Vac. Sci. Technol. B 19,5, 1752--55.\n", "Imre, A.2005. Experimental study of nanomagnets for Magnetic Quantum-dot Cellular Automata (MQCA) logic applications. Ph.D. thesis, University of Notre Dame.\n", "Imre, A., Csaba, G., Ji, L., Orlov, A., Bernstein, G., and Porod, W.2006. Majority logic gate for Magnetic Quantum-Dot Cellular Automata.Science 311,5758, 205--208.\n", "ITRS. 2009. http://www.itrs.net/links/2009itrs/2009chapters_2009tables/2009_erm.pdf.\n", "Anita Kumari , Sanjukta Bhanja, Landauer clocking for magnetic cellular automata (MCA) arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.4, p.714-717, April 2011[doi>10.1109/TVLSI.2009.2036627]\n", "Vahid Moalemi , Ali Afzali-Kusha, Subthreshold 1-Bit Full Adder Cells in sub-100 nm Technologies, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.514-515, March 09-11, 2007[doi>10.1109/ISVLSI.2007.93]\n", "Michael Niemier , Michael Crocker , X. Sharon Hu , Marya Lieberman, Using CAD to shape experiments in molecular QCA, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233690]\n", "M. Niemier , M. Alam , X. S. Hu , G. Bernstein , W. Porod , M. Putney , J. DeAngelis, Clocking structures and power analysis for nanomagnet-based logic devices, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283787]\n", "Michael Niemier , Michael Crocker , X. Sharon Hu, Fabrication Variations and Defect Tolerance for Nanomagnet-Based QCA, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.534-542, October 01-03, 2008[doi>10.1109/DFT.2008.54]\n", "Niemier, M., Dingler, A., and Hu, X. S.2008b. Bridging the gap between nanomagnetic devices and circuits. InProceedings of the 26th IEEE International Conference on Computer Design. 506--513.\n", "Pierambaram, S., Rizzo, N., and Slaughter, J.2007. Enhanced permeability device structues and methods. U.S. Patent Application US2007/0284683A/.\n", "Qi, H., Sharma, S., Li, Z., Snider, G., Orlov, A., Lent, C., and Fehlner, T.2003. Molecular quantum cellular automata cells: Electric field driven switching of a silicon surface bound array of vertically oriented two-dot molecular quatum cellular automata.J. Amer. Chem. Soc. 125, 15250--15259.\n", "Ramesh, R. and Spaldin, N.2007. Multiferroics: Progress and prospects in thin films.Nature Materials 6, 21--29.\n", "Verma, L. and Ng, V.2007. Magnetic domain patterns in a zigzag nanowire.J. Magnetism Magnetic Mat. 313(2), 317--321.\n", "Rainer Waser, Nanoelectronics and Information Technology: Advanced Electronic Materials and Novel Devices, John Wiley & Sons, Inc., New York, NY, 2003\n"], "doi": "doi>10.1145/1899390.1899392", "ref_links": {"16": "http://www.itrs.net/links/2009itrs/2009chapters_2009tables/2009_erm.pdf.", "6": "http://people.virginia.edu/~bhc2b/papers/bcalhoun_isscc2005_slides.pdf.", "2": "http://www.ansoft.com/products/em/maxwell/.", "12": "http://math.nist.gov/oommf."}, "abstract": "This article quantitatively considers the performance of nanomagnetic logic circuits within the context of realistic drive circuitry. We also demonstrate how one of the five fundamental tenets of digital logic---preventing unwanted feedback---can be satisfied by realistic drive circuitry. More specifically, different types of multiphase clocks are investigated and compared. Initial projections suggest that even with drive circuitry overhead, nanomagnet logic can outperform subthreshold CMOS in terms of energy delay product---and paths to lower power exist.", "authors": [{"name": "aaron dingler", "link": "http://dl.acm.org/author_page.cfm?id=81375620036"}, {"name": "michael t niemier", "link": "http://dl.acm.org/author_page.cfm?id=81100619881"}, {"name": "xiaobo sharon hu", "link": "http://dl.acm.org/author_page.cfm?id=81451597895"}, {"name": "evan lent", "link": "http://dl.acm.org/author_page.cfm?id=81481649464"}], "title": "Performance and Energy Impact of Locally Controlled NML Circuits", "citations": [{"Name": "Shiliang Liu ", "Country": null, "Affiliation": null}, {"Name": "Gyorgy Csaba ", "Country": null, "Affiliation": null}, {"Name": "Xiaobo Sharon Hu ", "Country": null, "Affiliation": null}, {"Name": "Edit Varga ", "Country": null, "Affiliation": null}, {"Name": "Michael T. Niemier ", "Country": null, "Affiliation": null}, {"Name": "Gary H. Bernstein ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "17\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "429\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "aaron dingler"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "michael t niemier"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "xiaobo sharon hu"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "evan lent"}]}}, "date": {"month": "January", "year": "2011"}}, "Issue3": {"articles": {"Article No.: 11": {"references": ["William C. Athas , Charles L. Seitz, Multicomputers: Message-Passing Concurrent Computers, Computer, v.21 n.8, p.9-24, August 1988[doi>10.1109/2.73]\n", "Dave Bacon , Wim van Dam, Recent progress in quantum algorithms, Communications of the ACM, v.53 n.2, February 2010[doi>10.1145/1646353.1646375]\n", "Beckman, D., Chari, A. N., Devabhaktuni, S., and Preskill, J.1996. Efficient networks for quantum factoring.Phys. Rev. A 54, 2, 1034--1063.\n", "W. Bein , L. Larmore , C. Shields, Jr. , H. Sudborough, Three-Dimensional Embedding of Binary Trees, Proceedings of the 2000 International Symposium on Parallel Architectures, Algorithms and Networks, p.140, December 07-07, 2000\n", "C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "Bonderson, P., Freedman, M., and Nayak, C.2008. Measurement-only topological quantum computation.Phys. Rev. Lett. 101, 1, 010501.\n", "Dan Browne , Elham Kashefi , Simon Perdrix, Computational depth complexity of measurement-based quantum computation, Proceedings of the 5th conference on Theory of quantum computation, communication, and cryptography, p.35-46, April 13-15, 2010, Leeds, UK\n", "Calderbank, A. R. and Shor, P. W.1996. Good quantum error-correcting codes exist.Phys. Rev. A 54, 2, 1098--1105.\n", "Cheung, D., Maslov, D., and Severini, S.2007. Translation techniques between quantum circuit architectures. Poster Presentation,Workshop on Quantum Information Processing.\n", "Cialdi, S., Brivio, D., and Paris, M. G. A.2010. Demonstration of a programmable source of two-photon multiqubit entangled states.Phys. Rev. A 81, 4, 042322.\n", "R. Cleve , J. Watrous, Fast parallel circuits for the quantum Fourier transform, Proceedings of the 41st Annual Symposium on Foundations of Computer Science, p.526, November 12-14, 2000\n", "Cuccaro, S. A., Draper, T. G., Kutin, S. A., and Moulton, D. P.2004. A new quantum ripple-carry addition circuit. http://arxiv.org/abs/quant-ph/0410184.\n", "Diestel, R.2005.Graph Theory3rd Ed. Springer-Verlag.\n", "Dou\u00e7ot, B., Ioffe, L. B., and Vidal, J.2004. Discrete non-abelian gauge theories in josephson-junction arrays and quantum computation.Phys. Rev. B 69, 21, 214501.\n", "Draper, T. G.2000. Addition on a quantum computer. http://arxiv.org/abs/quant-ph/0008033.\n", "Thomas G. Draper , Samuel A. Kutin , Eric M. Rains , Krysta M. Svore, A logarithmic-depth quantum carry-lookahead adder, Quantum Information & Computation, v.6 n.4, p.351-369, July 2006\n", "D\u00fcr, W., Briegel, H.-J., Cirac, J. I., and Zoller, P.1999. Quantum repeaters based on entanglement purification.Phys. Rev. A 59, 1, 169--181.\n", "Ercegovac, M. D. and Lang, T.2003.Digital Arithmetic1st Ed. Morgan Kaufmann Publishers.\n", "Austin G. Fowler , Kovid Goyal, Topological cluster state quantum computing, Quantum Information & Computation, v.9 n.9, p.721-738, September 2009\n", "A. G. Fowler , S. J. Devitt , L. C. L. Hollenberg, Implementation of Shor's algorithm on a linear nearest neighbour qubit array, Quantum Information & Computation, v.4 n.4, p.237-251, July 2004\n", "Gottesman, D.2000. Fault tolerant quantum computation with logical gates.J. Mod. Opt. 47, 2/3, 333--345.\n", "Lov K. Grover, A fast quantum mechanical algorithm for database search, Proceedings of the twenty-eighth annual ACM symposium on Theory of computing, p.212-219, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237814.237866]\n", "H\u00e4ffner, H., H\u00e4nsel, W., Roos, C. F., Benhelm, J., Chek-al kar, D., Chwalla, M., K\u00f6rber, T., Rapol, U., Riebe, M., Schmidt, P. O., Becher, C., G\u00fchne, O., D\u00fcr, W., and Blatt, R.2005. Scalable multi-particle entanglement of trapped ions.Nature 438, 643--646.\n", "Ralf Heckmann , Ralf Klasing , Burkhard Monien , Walter Unger, Optimal Embedding of Complete Binary Trees into Lines and Grids, Proceedings of the 17th International Workshop, p.25-35, June 17-19, 1991\n", "Helmer, F., Mariantoni, M., Fowler, A. G., von Delft, J., Solano, E., and Marquardt, F.2007. Two-dimensional cavity grid for scalable quantum computation with superconducting circuits. http://arxiv.org/abs/0706.3625.\n", "John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006\n", "Jones, N. C., Van Meter, R., Fowler, A. G., McMahon, P. L., Kim, J., Ladd, T. D., and Yamamoto, Y.2010. A layered architecture for quantum computing using quantum dots. http://arxiv.org/abs/1010.5022.\n", "Kane, B. E.1998. A silicon-based nuclear spin quantum computer.Nature 393, 133--137.\n", "Keh, H.-C. and Lin, J.-C.1997. Embedding a complete binary tree into a faulty supercube. InProceedings of the International Conference on Algorithms and Architectures for Parallel Processing (ICAPP). 323--330.\n", "Thorsten Kleinjung , Kazumaro Aoki , Jens Franke , Arjen K. Lenstra , Emmanuel Thom\u00e9 , Joppe W. Bos , Pierrick Gaudry , Alexander Kruppa , Peter L. Montgomery , Dag Arne Osvik , Herman Te Riele , Andrey Timofeev , Paul Zimmermann, Factorization of a 768-bit RSA modulus, Proceedings of the 30th annual conference on Advances in cryptology, August 15-19, 2010, Santa Barbara, CA, USA\n", "Donald E. Knuth, The  Art of Computer Programming Volumes 1-3 Boxed Set, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1998\n", "Kutin, S. A.2007. Shor\u2019s algorithm on a nearest-neighbor machine. http://arxiv.org/abs/quant-ph/0609001.\n", "Laforest, M., Simon, D., Boileau, J.-C., Baugh, J., Ditty, M. J., and Laflamme, R.2007. Using error correction to determine the noise model.Phys. Rev. A 75, 1, 012331.\n", "Lin, Q. and He, B.2010. Efficient generation of universal two-dimensional cluster states with hybrid systems.Phys. Rev. A 82, 2, 022331.\n", "Maslov, D.2007. Linear depth stabilizer and quantum fourier transformation circuits with no auxiliary qubits in finite-neighbor quantum architectures.Phys. Rev. A 76, 5, 052310.\n", "D. Maslov , S. M. Falconer , M. Mosca, Quantum Circuit Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.4, p.752-763, April 2008[doi>10.1109/TCAD.2008.917562]\n", "Mosca, M.2008. Quantum algorithms. http://arxiv.org/abs/0808.0369.\n", "M\u00f6tt\u00f6nen, M. and Vartiainen, J. J.2006. Decompositions of general quantum gates. http://arxiv.org/abs/0504100.\n", "Nayak, C., Simon, S. H., Stern, A., Freedman, M., and Das Sarma, S.2008. Non-abelian anyons and topological quantum computation.Rev. Mod. Phys. 80, 3, 1083--1159.\n", "P\u00e9rez-Delgado, C. A., Mosca, M., Cappellaro, P., and Cory, D. G.2006. Single spin measurement using cellular automata techniques.Phys. Rev. Lett. 97, 10, 100501.\n", "Raussendorf, R. and Briegel, H. J.2001. A one-way quantum computer.Phys. Rev. Lett. 86, 22, 5188--5191.\n", "Raussendorf, R., Browne, D. E., and Briegel, H. J.2003. Measurement-based quantum computation on cluster states.Phys. Rev. A 68, 2, 022312.\n", "Raussendorf, R., Harrington, J., and Goyal, K.2007. Topological fault-tolerance in cluster state quantum computation.New J. Phys. 9, 6, 199.\n", "Charles L. Seitz, The cosmic cube, Communications of the ACM, v.28 n.1, p.22-33, Jan. 1985[doi>10.1145/2465.2467]\n", "V. V. Shende , S. S. Bullock , I. L. Markov, Synthesis of quantum-logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1000-1010, June 2006[doi>10.1109/TCAD.2005.855930]\n", "Vivek V. Shende , Igor L. Markov, On the CNOT-cost of TOFFOLI gates, Quantum Information & Computation, v.9 n.5, p.461-486, May 2009\n", "Shor, P. W.1995. Scheme for reducing decoherence in quantum computer memory.Phys. Rev. A 52, 4, R2493--R2496.\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "Steane, A.1996a. Multiple-Particle Interference and Quantum Error Correction.Proc. Royal Soc. London Series A: Math. Physical Engin. Sci. 452, 1954, 2551--2577.\n", "Steane, A. M.1996b. Error correcting codes in quantum theory.Phys. Rev. Lett. 77, 5, 793--797.\n", "Svore, K. M., Terhal, B. M., and DiVincenzo, D. P.2005. Local fault-tolerant quantum computation.Phys. Rev. A 72, 2, 022317.\n", "T. Szkopek , P. O. Boykin , Heng Fan , V. P. Roychowdhury , E. Yablonovitch , G. Simms , M. Gyure , B. Fong, Threshold error penalty for fault-tolerant quantum computation with nearest neighbor communication, IEEE Transactions on Nanotechnology, v.5 n.1, p.42-49, January 2006[doi>10.1109/TNANO.2005.861402]\n", "Takahashi, Y.2009. Quantum arithmetic circuits: A survey.IEICE Trans. Fund. Electron. Comm. Comput. Sci. E92.A, 5, 1276--1283.\n", "Yasuhiro Takahashi , Noboru Kunihiro , Kazuo Ohta, The quantum fourier transform on a linear nearest neighbor architecture, Quantum Information & Computation, v.7 n.4, p.383-391, May 2007\n", "Trisetyarso, A. and Van Meter, R.2010. Circuit design for a measurement-based quantum carry-lookahead adder.Int. J. Quant. Inf. 8, 5, 843--867.\n", "Unger, W.2008. private communication.\n", "Vallone, G., Donati, G., Ceccarelli, R., and Mataloni, P.2010. Six-qubit two-photon hyperentangled cluster states: Characterization and application to quantum computation.Phys. Rev. A 81, 5, 052301.\n", "Van Meter, R.2004. Communications topology and distribution of the quantum fourier transform. InProceedings of the Quantum Information Technology Symposium (QIT10). 2.\n", "Van Meter, R. and Itoh, K. M.2005. Fast quantum modular exponentiation.Phys. Rev. A 71, 5, 052320.\n", "Van Meter, R., Ladd, T. D., Fowler, A. G., and Yamamoto, Y.2010. Distributed quantum computation architecture using semiconductor nanophotonics.Int. J. Quant. Inf. 8, 295--323.\n", "Van Meter III, R. D.2006. Architecture of a quantum multicomputer optimized for Shor\u2019s factoring algorithm. Ph.D. thesis, Keio University. http://arxiv.org/abs/quant-ph/0607065.\n", "Vedral, V., Barenco, A., and Ekert, A.1996. Quantum networks for elementary arithmetic operations.Phys. Rev. A 54, 1, 147--153.\n", "Heribert Vollmer, Introduction to Circuit Complexity: A Uniform Approach, Springer-Verlag New York, Inc., Secaucus, NJ, 1999\n", "Weisstein, E. W.2010. Binary tree. http://mathworld.wolfram.com/BinaryTree.html.\n"], "doi": "doi>10.1145/2000502.2000504", "ref_links": {"14": "http://arxiv.org/abs/quant-ph/0008033.", "24": "http://arxiv.org/abs/0706.3625.", "11": "http://arxiv.org/abs/quant-ph/0410184.", "36": "http://arxiv.org/abs/0808.0369.", "37": "http://arxiv.org/abs/0504100.", "60": "http://arxiv.org/abs/quant-ph/0607065.", "26": "http://arxiv.org/abs/1010.5022.", "31": "http://arxiv.org/abs/quant-ph/0609001.", "63": "http://mathworld.wolfram.com/BinaryTree.html."}, "abstract": "We investigate the theoretical limits of the effect of the quantum interaction distance on the speed of exact quantum addition circuits. For this study, we exploit graph embedding for quantum circuit analysis. We study a logical mapping of qubits and gates of any\u03a9(logn)-depth quantum adder circuit for twon-qubit registers onto a practical architecture, which limits interaction distance to the nearest neighbors only and supports only one- and two-qubit logical gates. Unfortunately, on the chosenk-dimensional practical architecture, we prove that the depth lower bound of any exact quantum addition circuits is no longer\u03a9(logn), but\u03a9(k\u221an). This result, the first application of graph embedding to quantum circuits and devices, provides a new tool for compiler development, emphasizes the impact of quantum computer architecture on performance, and acts as a cautionary note when evaluating the time performance of quantum algorithms.", "authors": [{"name": "byung-soo choi", "link": "http://dl.acm.org/author_page.cfm?id=81100479747"}, {"name": "rodney van meter", "link": "http://dl.acm.org/author_page.cfm?id=81332533184"}], "title": "On the Effect of Quantum Interaction Distance on Quantum Addition Circuits", "citations": [{"Name": "Preethika Kumar ", "Country": null, "Affiliation": null}, {"Name": "Steven R. Skinner", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "16\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "301\n", "Citation Count": "7\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of seoul", "city": null, "Name": "byung-soo choi"}, {"country": "japan", "university": "keio university", "affiliation_string": "keio university", "city": "tokyo", "Name": "rodney van meter"}]}, "Article No.: 10": {"references": ["Alioto, M., Poli, M., and Rocchi, S.2007. A general model of DPA attacks to precharged busses in symmetric-key cryptographic algorithms. InProceedings of the European Conference on Circuit Theory and Design. 368--371.\n", "Asonov, D. and Agrawal, R.2004. Keyboard acoustic emanations. InProceedings of the IEEE Symposium on Security and Privacy. 3--11.\n", "Bucci, M., Luzzi, R., Guglielmo, M., and Trifiletti, A.2005. A countermeasure against differential power analysis based on random delay insertion. InProceedings of the IEEE International Symposium on Circuits and Systems. 3547--3550.\n", "Sebastian Faust , Tal Rabin , Leonid Reyzin , Eran Tromer , Vinod Vaikuntanathan, Protecting circuits from leakage: the computationally-bounded and noisy cases, Proceedings of the 29th Annual international conference on Theory and Applications of Cryptographic Techniques, May 30-June 03, 2010, French Riviera, France[doi>10.1007/978-3-642-13190-5_7]\n", "FIPS. 2001.Federal Information Processing Standards Publication (AES).\n", "Louis Goubin , Jacques Patarin, DES and Differential Power Analysis (The \"Duplication\" Method), Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.158-172, August 12-13, 1999\n", "M. A. Hasan, Power Analysis Attacks and Algorithmic Approaches to Their Countermeasures for Koblitz Curve Cryptosystems, IEEE Transactions on Computers, v.50 n.10, p.1071-1083, October 2001[doi>10.1109/12.956092]\n", "Hwang, D. D., Tiri, K., Hodjat, A., Lai, B.-C., S. Yang, P. S., and Verbauwhede, I.2006. AES-based security coprocessor IC in 0.18\u03bcm CMOS with resistance to differential power analysis side-channel attacks.IEEE J. Solid-State Circ. 41, 252--263.\n", "Paul C. Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology, p.104-113, August 18-22, 1996\n", "Paul C. Kocher , Joshua Jaffe , Benjamin Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.388-397, August 15-19, 1999\n", "Chun-Yi Lee , Niraj K. Jha, FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA\n", "Po-Chun Liu , Hsie-Chia Chang , Chen-Yi Lee, A low overhead DPA countermeasure circuit based on ring oscillators, IEEE Transactions on Circuits and Systems II: Express Briefs, v.57 n.7, p.546-550, July 2010[doi>10.1109/TCSII.2010.2048400]\n", "Radu Muresan , Stefano Gregori, Protection Circuit against Differential Power Analysis Attacks for Smart Cards, IEEE Transactions on Computers, v.57 n.11, p.1540-1549, November 2008[doi>10.1109/TC.2008.107]\n", "Messerges, T. S., Dabbish, E. A., and Sloan, R. H.1999. Investigations of power analysis attacks on smartcards. InProceedings of the USENIX Workshop on Electronic Commerce. 151--161.\n", "Thomas S. Messerges , Ezzat A. Dabbish , Robert H. Sloan, Examining Smart-Card Security under the Threat of Power Analysis Attacks, IEEE Transactions on Computers, v.51 n.5, p.541-552, May 2002[doi>10.1109/TC.2002.1004593]\n", "Muttreja, A., Agarwal, N., and Jha, N. K.2007. CMOS logic design with independent-gate FinFETs. InProceedings of the International Conference on Computer Design. 560--567.\n", "Oerlemans, R. V. M.2004. Digital True Random Number Generator Circuit. US Patent Application No. US2002/015 6819 AI, Oct. 2002.\n", "Dag Arne Osvik , Adi Shamir , Eran Tromer, Cache attacks and countermeasures: the case of AES, Proceedings of the 2006 The Cryptographers' Track at the RSA conference on Topics in Cryptology, February 13-17, 2006, San Jose, CA[doi>10.1007/11605805_1]\n", "Girish B. Ratanpal , Ronald D. Williams , Travis N. Blalock, An On-Chip Signal Suppression Countermeasure to Power Analysis Attacks, IEEE Transactions on Dependable and Secure Computing, v.1 n.3, p.179-189, July 2004[doi>10.1109/TDSC.2004.25]\n", "SOI Group, University of Florida 2010.UFDG MOSFET Model Users Guidev-3.71 ed. SOI Group, University of Florida.\n", "Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]\n", "Synopsys Inc.2004.Power Compiler User Guide Manual. Release v-2004.06 ed. Synopsys Inc.\n", "Tiri, K. and Verbauwhede, I.2004. Charge recycling sense amplifier based logic: Securing low power security ICs against DPA. InProceedings of the European Solid-State Circuits Conference. 179--182.\n", "Tiri, K., Akmal, M., and Verbauwhede, I.2002. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. InProceedings of the European Solid-State Circuits Conference. 403--406.\n", "Toprak, Z. and Leblebici, Y.2005. Low-power current mode logic for improved DPA-resistance in embedded systems. InProceedings of the IEEE International Symposium on Circuits and Systems. 1059--1062.\n", "Tschanz, J. W., Kao, J. T., Narendra, S. G., Nair, R., Antoniadis, D. A., Chandrakasan, A. P., and De, V.2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage.IEEE J. Solid-State Circ. 37, 1396--1402.\n", "Wim van Eck, Electromagnetic radiation from video display units: an eavesdropping risk?, Computers and Security, v.4 n.4, p.269-286, Dec. 1985[doi>10.1016/0167-4048(85)90046-X]\n", "Shengqi Yang , Wayne Wolf , N. Vijaykrishnan , D. N. Serpanos , Yuan Xie, Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach, Proceedings of the conference on Design, Automation and Test in Europe, p.64-69, March 07-11, 2005[doi>10.1109/DATE.2005.241]\n", "Xiaotong Zhuang , Tao Zhang , Santosh Pande, HIDE: an infrastructure for efficiently protecting information leakage on the address bus, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024403]\n"], "doi": "doi>10.1145/2000502.2000503", "ref_links": {}, "abstract": "Differential power analysis (DPA) is a side-channel attack that statistically analyzes the power consumption of a cryptographic system to obtain secret information. This type of attack is well known as a major threat to information security. Effective solutions with low energy and area cost for improved DPA resistance are urgently needed, especially for energy-constrained modern devices that are often in the physical proximity of attackers. This article presents a novel countermeasure against DPA attacks on smart cards and other digital ICs based on FinFETs, an emerging substitute for bulk CMOS at the 22nm technology node and beyond. We exploit the adaptive power management characteristic of FinFETs to generate a high level of noise at critical moments in the execution of a cryptosystem to thwart DPA attacks. We demonstrate the effectiveness of the proposed countermeasure by developing a simple power model for estimating DPA spikes. We then validate the model by carrying out DPA attacks on an ASIC implementation of the advanced encryption standard system via gate-level simulation. Both modeling and simulation-based experiment indicate that with the proposed countermeasure, even 8,000,000 power acquisitions are not sufficient to reveal the secret key. As opposed to other countermeasures presented in the literature, the proposed hardware design requires less than 1&percnt; increase in area and 15&percnt; increase in total energy consumption without any extra delay in the critical path. The proposed method is generic and can be applied to other encryption algorithms as well.", "authors": [{"name": "meng zhang", "link": "http://dl.acm.org/author_page.cfm?id=81487651408"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "FinFET-Based Power Management for Improved DPA Resistance with Low Overhead", "citations": [{"Name": "Meng Zhang ", "Country": null, "Affiliation": null}, {"Name": "Anand Raghunathan ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "38\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "422\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university", "city": null, "Name": "meng zhang"}, {"country": null, "university": null, "affiliation_string": "princeton university", "city": null, "Name": "niraj k jha"}]}, "Article No.: 12": {"references": ["ACM/SIGDA benchmarks.1993. LGSynth Benchmarks. http://www.cbl.ncsu.edu/benchmarks/LGSynth93/.\n", "L\u00e1szl\u00f3 Babai , Eugene M. Luks, Canonical labeling of graphs, Proceedings of the fifteenth annual ACM symposium on Theory of computing, p.171-183, December 1983[doi>10.1145/800061.808746]\n", "Bachtold, A., Harley, P., Nakanishi, T., and Dekker, C.2001. Logic circuits with carbon nanotube transistors.Science 294, 1317--1320.\n", "Beckman, R. Johnston-Halperin, E., Luo, Y., Green, J. E., and Heath, J. R.2005. Bridging dimensions: Demultiplexing ultrahigh-density nanowire circuits.Science 310, 465--468.\n", "Debayan Bhaduri , Sandeep K. Shukla, Design and analysis of defect- and fault-tolerant nano-computing systems, Virginia Polytechnic Institute & State University, Blacksburg, VA, 2007\n", "Collier, C. P., Wong, E. W., Belohradsky, M., Raymo, F. M., Soddart, J. F., Kuekes, P. J., William, R. S., and Heath, J. R.1999. Electronically configurable molecular-based logic gates.Science 285, 391--394.\n", "Cui, Y. and Lieber, C. M.2001. Functional nanoscale electronic devices assembled using silicon nanowire building blocks.Science 291, 851--853.\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "A. DeHon , K. K. Likharev, Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.375-382, November 06-10, 2005, San Jose, CA\n", "Green, J. E., Choi, J. W., Boukai, A., Bunimovich, Y., Johnston-Halperin, E., Delonno, E., Luo, Y., Sheriff, B. A., Xu, K., Young, S. S., Tseng, H., Fraser, S. J., and Heath, R. J.2007. A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimeter.Nature 445, 414.\n", "Ettinger, M.2002. The complexity of comparing reaction systems.Bioinformatics 18, 3, 465--469.\n", "Chen He , M. F. Jacome, Defect-Aware High-Level Synthesis Targeted at Reconfigurable Nanofabrics, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.5, p.817-833, May 2007[doi>10.1109/TCAD.2006.884401]\n", "Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S.1998. A defect-tolerant computer architecture: opportunities for nanotechnology.Science 280, 1716--1721.\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K. H., and Lieber, C. M.2001. Logic gates and computation from assembled nanowire building blocks.Science 294, 1313--1317.\n", "Jung, G. Y., Johnston-Halperin, E., Wu, W., Yu, Z., Wang, S. Y., Tong, W. M., Li, Z., Green, J. E., Sheriff, B. A., Boukai, A, Bunimovich, Y., Heath, J. R., and Williams, R. S.2006. Circuit fabrication at 17 nm half-pitch by nanoimprint lithography.Nano Lett. 6, 351--354.\n", "Li, Z., Pickett, M. D., Stewart, D., Ohlberg, D. A. A., Li, X., Wu, W., Robinett, W., and Williams, R. S.2008. Experimental demonstration of a defect-tolerant nanocrossbar demultiplexer.Nanotechnology 19, 1--5.\n", "Lu, W. and Lieber, C. M.2007. Nanoelectronics from the bottom up.Nature Materials 6, 841--850.\n", "Naeimi, H.2005. A greedy algorithm for tolerating defective crosspoints in NanoPLA design. M.S. thesis, California Institute of Technology.\n", "Papadimitriou, C. H.1994.Computational Complexity. Addison-Wesley.\n", "Wenjing Rao , Alex Orailoglu , Ramesh Karri, Logic Mapping in Crossbar-Based Nanoarchitectures, IEEE Design & Test, v.26 n.1, p.68-77, January 2009[doi>10.1109/MDT.2009.14]\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C. L., and Lieber, C. M.2000. Carbon nanotube-based nonvolatile random access memory for molecular computing.Science 289, 94--97.\n", "M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA\n", "Mehdi B. Tahoori, Application-independent defect tolerance of reconfigurable nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.197-218, July 2006[doi>10.1145/1167943.1167945]\n", "J. R. Ullmann, An Algorithm for Subgraph Isomorphism, Journal of the ACM (JACM), v.23 n.1, p.31-42, Jan. 1976[doi>10.1145/321921.321925]\n", "Wang, Z. and Chakrabarty, K.2005. Using built-in self-test and adaptive recovery for defect tolerance in molecular electronics-based nanofabrics. InProceedings of the International Test Conference.\n", "Whang, D., Jin, S., and Lieber, C. M.2003. Nanolithography using hierarchically assembled nanowire masks.Nano Lett. 3, 951--954.\n", "Yexin Zheng , Chao Huang, Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Ziegler, M. M. and Stan, M. R.2002. Design and analysis of crossbar circuits for molecular nanoelectronics. InProceedings of the IEEE International Conference on Nanotechnology. 323--327.\n"], "doi": "doi>10.1145/2000502.2000505", "ref_links": {"0": "http://www.cbl.ncsu.edu/benchmarks/LGSynth93/."}, "abstract": "Nanocrossbars (i.e., nanowire crossbars) offer extreme logic densities but come with very high defect rates; stuck-open/closed, broken nanowires. Achieving reasonable yield and utilization requires logic mapping that is defect-aware even at the crosspoint level. Such logic mapping works with a defect map per each manufactured chip. The problem can be expressed as matching of two bipartite graphs; one for the logic to be implemented and other for the nanocrossbar. This article shows that the problem becomes a Bipartite SubGraph Isomorphism (BSGI) problem within sub-nanocrossbars free of stuck-closed faults. Our heuristic KNS-2DS is an iterative rough canonizer with approximately O(N2) complexity followed by an O(N3) matching algorithm. Canonization brings a partial or full order to graph nodes. It is normally used for solving the regular Graph Isomorphism (GI) problem, while we apply it to BSGI. KNS stands for K-Neighbor Sort and is used for initializing our main contribution 2-Dimensional-Sort (2DS). 2DS operates on the adjacency matrix of a bipartite graph. Radix-2 2DS solves the problem in the absence of stuck-closed faults. With the addition of Radix-3 and our novel Radix-2.5 sort, we solve problems that also have stuck-closed faults. We offer very short runtimes (due to canonization) compared to previous work and have success on all benchmarks. KNS-2DS is also novel from the perspective of BSGI problem as it is based on canonization but not on a search tree with backtracking.", "authors": [{"name": "sezer goren", "link": "http://dl.acm.org/author_page.cfm?id=81100394211"}, {"name": "h fatih ugurdag", "link": "http://dl.acm.org/author_page.cfm?id=81464655672"}, {"name": "okan palaz", "link": "http://dl.acm.org/author_page.cfm?id=81487652617"}], "title": "Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization Using Two-Dimensional Radix Sort", "citations": [{"Name": "Masoud Zamani ", "Country": null, "Affiliation": null}, {"Name": "Mehdi B. Tahoori", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "17\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "291\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "turkey", "university": "yeditepe university", "affiliation_string": "yeditepe university", "city": "istanbul", "Name": "sezer goren"}, {"country": "turkey", "university": "ozyegin university", "affiliation_string": "ozyegin university", "city": "istanbul", "Name": "h fatih ugurdag"}, {"country": "turkey", "university": "bahcesehir university", "affiliation_string": "bahcesehir university", "city": "istanbul", "Name": "okan palaz"}]}, "Article No.: 13": {"references": ["Amiri, M., Mahdavi, M., and Mirzakuchaki, S.2008. QCA implementation of a MUX-based FPGA CLB. InProceedings of the International Conference on Nanoscience and Nanotechnology (ICONN\u201908). 141--144.\n", "D. Berzon , T. J. Fountain, A Memory Design in QCAs using the SQUARES Formalism, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.166, March 04-06, 1999\n", "Blair, E. and Lent, C.2003. Quantum-dot cellular automata: An architecture for molecular computing. InProceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD\u201903). 14--18.\n", "M. Crocker , Xiaobo Sharon Hu , M. Niemier , Minjun Yan , G. Bernstein, PLAs in Quantum-Dot Cellular Automata, IEEE Transactions on Nanotechnology, v.7 n.3, p.376-386, May 2008[doi>10.1109/TNANO.2007.915022]\n", "Michael Crocker , Michael Niemier , X. Sharon Hu , Marya Lieberman, Molecular QCA design with chemically reasonable constraints, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.2, p.1-21, April 2008[doi>10.1145/1350763.1350769]\n", "de Dinechin, F.2000. The price of routing in FPGAs.J. Univ. Comput. Sci. 6, 2, 227--239.\n", "Andr\u00e9 DeHon, Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization), Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.69-78, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296431]\n", "Devadoss, R., Paul, K., and Balakrishnan, M.2009. Coplanar QCA crossovers.Electron. Lett. 45, 24, 1234--1235.\n", "Rajeswari Devadoss , Kolin Paul , M. Balakrishnan, Clocking-Based Coplanar Wire Crossing Scheme for QCA, Proceedings of the 2010 23rd International Conference on VLSI Design, p.339-344, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.39]\n", "Frost, S., Dysart, T., Kogge, P., and Lent, C.2004. Carbon nanotubes for quantum-dot cellular automata clocking. InProceedings of the 4th IEEE Conference on Nanotechnology.171--173.\n", "J. Huang , M. Momenzadeh , L. Schiano , M. Ottavi , F. Lombardi, Tile-based QCA design using majority-like logic primitives, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.3, p.163-185, October 2005[doi>10.1145/1116696.1116697]\n", "Kun Kong , Yun Shang , Ruqian Lu, An Optimized Majority Logic Synthesis Methodology for Quantum-Dot Cellular Automata, IEEE Transactions on Nanotechnology, v.9 n.2, p.170-183, March 2010[doi>10.1109/TNANO.2009.2028609]\n", "Ian Kuon , Jonathan Rose, Measuring the gap between FPGAs and ASICs, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117205]\n", "Lantz, T. and Peskin, E.2006. A QCA implementation of a configurable logic block for an FPGA. InProceedings of the IEEE International Conference on Reconfigurable Computing and FPGAs (ReConFig\u201906). 1--10.\n", "Lent, C. and Isaksen, B.2003. Clocked molecular quantum-dot cellular automata.IEEE Trans. Electron. Dev. 50, 9, 1890--1896.\n", "Lent, C. and Tougaw, P.1997. A device architecture for computing with quantum dots.Proc. IEEE 85, 4, 541--557.\n", "Michael Thaddeus Niemier , Peter M. Kogge, Exploring and exploiting wire-level pipelining in emerging technologies, Proceedings of the 28th annual international symposium on Computer architecture, p.166-177, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379261]\n", "Niemier, M. and Kogge, P.2004. The 4-diamond circuit: A minimally complex nano-scale computational building block in QCA. InProceedings of the International Conference on VLSI Design. 3--10.\n", "Niemier, M. T., Rodrigues, A. F., and Kogge, P. M.2002. A potentially implementable FPGA for quantum dot cellular automata. InProceedings of the 1st Workshop on Non-Silicon Computation. 38--45.\n", "Vladimir Ostrovsky , Osnat Keren , Ilya Levin, Programmable Comparators Based Array for Regular QCA Implementation, Proceedings of the 2008 IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems, p.39-42, September 29-30, 2008[doi>10.1109/NDCS.2008.14]\n", "Snider, G., Orlov, A., Lent, C., Bernstein, G., Lieberman, M., and Fehlner, T.2006. Implementations of quantum-dot cellular automata. InProceedings of the International Conference on Nanoscience and Nanotechnology.\n", "Baris Taskin , Bo Hong, Improving line-based QCA memory cell design through dual phase clocking, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.12, p.1648-1656, December 2008[doi>10.1109/TVLSI.2008.2003171]\n", "Tung, C.-C., Rungta, R., and Peskin, E.2009. Simulation of a QCA-based CLB and a multi-CLB application. InProceedings of the International Conference on Field-Programmable Technology (FPT\u201909). 62--69.\n", "Walus, K.QCADesigner-2.0.3. http://www.mina.ubc.ca/qcadesigner_downloads.\n", "Walus, K. and Jullien, G.2006. Design tools for an emerging SoC technology: Quantum-dot cellular automata.Proc. IEEE 94, 6, 1225--1244.\n", "Walus, K., Vetteth, A., Jullien, G. A., and Dimitrov, V. S.2003. RAM design using quantum-dot cellular automata. InTechnical Proceedings of the Nanotechnology Conference and Trade Show. 160--163.\n", "K. Walus , T. J. Dysart , G. A. Jullien , R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, v.3 n.1, p.26-31, March 2004[doi>10.1109/TNANO.2003.820815]\n", "Walus, K., Karim, F., and Ivanov, A.2009. Architecture for an external input into a molecular QCA circuit.J. Computat. Electron. 8, 35--42.\n", "Qiang Wang , Subodh Gupta , Jason H. Anderson, Clock power reduction for virtex-5 FPGAs, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508132]\n", "Wang, W., Walus, K., and Jullien, G.2003. Quantum-dot cellular automata adders. InProceedings of the 3rd IEEE Conference on. Nanotechnology (IEEENANO\u201903). 461--464.\n"], "doi": "doi>10.1145/2000502.2000506", "ref_links": {"23": "http://www.mina.ubc.ca/qcadesigner_downloads."}, "abstract": "Quantum-dot cellular automata is an interesting computation fabric with many never-seen-before properties. However, no programmable fabric scheme has utilized all these properties effectively. We propose an architecture for a programmable device using molecular QCA which exploits all the specialities of the fabric. The architecture taps the flexibility provided by the clocking system of molecular QCA to build a simple tile-based programmable device with the 3-input Majority gate as the fundamental logic element. Observing how a QCA structure can behave as either an interconnect or a logic gate depending on clocking, the proposed architecture merges routing and logic elements, thus drastically changing how programmable fabrics have been designed.", "authors": [{"name": "rajeswari devadoss", "link": "http://dl.acm.org/author_page.cfm?id=81456635698"}, {"name": "kolin paul", "link": "http://dl.acm.org/author_page.cfm?id=81100339593"}, {"name": "m balakrishnan", "link": "http://dl.acm.org/author_page.cfm?id=81100503978"}], "title": "p-QCA: A Tiled Programmable Fabric Architecture Using Molecular Quantum-Dot Cellular Automata", "citations": [{"Name": "Elverton Fazzion ", "Country": "brazil", "Affiliation": null}, {"Name": "Osvaldo L. H. M. Fonseca ", "Country": "brazil", "Affiliation": null}, {"Name": "Jose Augusto M. Nacif ", "Country": "brazil", "Affiliation": null}, {"Name": "Omar P. Vilela Neto ", "Country": "brazil", "Affiliation": null}, {"Name": "Antonio Otavio Fernandes ", "Country": "brazil", "Affiliation": null}, {"Name": "Douglas S. Silva", "Country": "brazil", "Affiliation": null}], "Metrics": {"Downloads (12 months)": "38\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "380\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "india", "university": "indian institute of technology delhi", "affiliation_string": "indian institute of technology delhi", "city": "ni dilli", "Name": "rajeswari devadoss"}, {"country": "india", "university": "indian institute of technology delhi", "affiliation_string": "indian institute of technology delhi", "city": "ni dilli", "Name": "kolin paul"}, {"country": "india", "university": "indian institute of technology delhi", "affiliation_string": "indian institute of technology delhi", "city": "ni dilli", "Name": "m balakrishnan"}]}}, "date": {"month": "August", "year": "2011"}}, "Issue2": {"articles": {"Article No.: 9": {"references": ["Almeida, V. R., Barrios, C. A., Panepucci, R. R., Lipson, M., Foster, M. A., Ouzounov, D. G., and Gaeta, A. L. 2004. All-optical switching on a silicon chip. Opt. Lett. 29, 24.\n", "James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]\n", "Barwicz, T., Popovi, M., Rakich, P., Watts, W., Haus, H., Ippen, E., and Smith, H. 2004. Microring-resonator-based add-drop filters in sin: fabrication and analysis. Opt. Express 12, 7.\n", "T. Battestilli , H. Perros, An introduction to optical burst switching, IEEE Communications Magazine, v.41 n.8, p.S10-S15, August 2003[doi>10.1109/MCOM.2003.1222715]\n", "Bogaerts, W., Dumon, P., Thourhout, D. V., and Baets, R. 2007. Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. Opt. Lett. 32, 19.\n", "Guoqing Chen , Hui Chen , Mikhail Haurylau , Nicholas Nelson , Philippe M. Fauchet , Eby G. Friedman , David Albonesi, Predictions of CMOS compatible on-chip optical interconnect, Proceedings of the 2005 international workshop on System level interconnect prediction, April 02-03, 2005, San Francisco, California, USA[doi>10.1145/1053355.1053360]\n", "Yang Chen , Chunming Qiao , Xiang Yu, Optical burst switching: a new area in optical networking research, IEEE Network: The Magazine of Global Internetworking, v.18 n.3, p.16-23, May 2004[doi>10.1109/MNET.2004.1301018]\n", "Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555809]\n", "William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003\n", "Rajeev K. Dokania , Alyssa B. Apsel, Analysis of challenges for on-chip optical interconnects, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531607]\n", "Gondarenko, A., Levy, J., and Lipson, M. 2009. High confinement micron-scale silicon nitride high q ring resonator. Opt. Express 17, 14.\n", "ITRS. 2008. International Technology Roadmap for Semiconductors (ITRS). The ITRS Technology Workshop Groups, http://public.itrs.net.\n", "Natalie Enright Jerger , Li-Shiuan Peh , Mikko Lipasti, Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.229-240, June 21-25, 2008[doi>10.1109/ISCA.2008.12]\n", "Joshi, A., Batten, C., Kwon, Y., Beamer, S., Shamim, I., Asanovic, K., and Stojanovic, V. 2009. Silicon-photonic clos networks for global on-chip communication. Opt. Lett. 29, 24.\n", "Nevin Kirman , Meyrem Kirman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, Leveraging Optical Technology in Future Bus-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.492-503, December 09-13, 2006[doi>10.1109/MICRO.2006.28]\n", "Nevin Kirman , Jos\u00e9 F. Mart\u00ednez, A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736024]\n", "Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]\n", "Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi, Core architecture optimization for heterogeneous chip multiprocessors, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152162]\n", "Lin, H., Su, J., Cheng, R., and Wang, W. 1999. Novel optical single-mode asymmetric y-branches for variable power splitting. IEEE J. Quantum Electron. 35, 7.\n", "Liu, C., Tam, H., Wai, P., and Pun, E. 2004. Low-loss waveguide crossing using a multimode interference structure. Opt. Comm. 241, 1--3.\n", "Nick McKeown, The iSLIP scheduling algorithm for input-queued switches, IEEE/ACM Transactions on Networking (TON), v.7 n.2, p.188-201, April 1999[doi>10.1109/90.769767]\n", "Melchiorri, M., Daldosso, N., Sbrana, F., and Pavesi, L. 2005. Propagation losses of silicon nitride waveguides in the near-infrared range. Appl. Phys. Lett. 86, 12.\n", "Miller, D. 2000. Rationale and challenges for optical interconnects to electronic chips. Proc. IEEE 88, 6.\n", "Paniccia, M., Krutul, V., Jones, R., Cohen, O., Bowers, J., Fang, A., and Park, H. 2006. A hybrid silicon laser. White Paper, Intel Corporation.\n", "Park, H., hao Kuo, Y., Fang, A. W., Jones, R., Cohen, O., Paniccia, M. J., and Bowers, J. E. 2007. A hybrid algainas-silicon evanescent preamplifier and photodetector. Opt. Express 15, 21.\n", "Li-Shiuan Peh , William J. Dally, A Delay Model and Speculative Architecture for Pipelined Routers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.255, January 20-24, 2001\n", "Preston, K., Dong, P., Schmidt, B., and Lipson, M. 2008. High-speed all-optical modulation using polycrystalline silicon microring resonators. Appl. Phys. Lett. 92, 15.\n", "Preston, K., Schmidt, B., and Lipson, M. 2007. Polysilicon photonic resonators for large-scale 3d integration of optical networks. Opt. Express 15, 25.\n", "Preston, K., Zhang, M., and Lipson, M. 2010. Waveguide-integrated photodiode in deposited silicon. In Proceedings of the Conference on Integrated Photonics Research, Silicon and Nanophotonics.\n", "Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Sarangi, S., Sack, P., Strauss, K., and Montesinos, P. 2005. Sesc simulator. http://sesc.sourceforge.net.\n", "Sakat, A., Fukazawa, T., and Baba, T. 2002. Low loss ultra-small branches in a silicon photonic wire waveguide. IEEE Trans. Electron. E85C, 4.\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, On the Design of a Photonic Network-on-Chip, Proceedings of the First International Symposium on Networks-on-Chip, p.53-64, May 07-09, 2007[doi>10.1109/NOCS.2007.35]\n", "Shaw, M., Guo, J., Vawter, G., Habermehl, S., and Sullivan, C. 2005. Fabrication techniques for low loss silicon nitride waveguides. In Proc. SPIE Micromachining Technology for Micro-Optics and Nano-Optics III.\n", "Tatum, J. 2001. Vcsels for 10 gb/s optical interconnects. Proceedings of the IEEE Symposium on Emerging Technologies. Broadband Communications for the Internet Era Symposium Digest.\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]\n", "Xia, F., Sekaric, L., and Vlasov, Y. 2006. Ultracompact optical buffers on a silicon chip. Nature Photon. 1, 1.\n", "Xu, Q. and Lipson, M. 2007. All-optical logic based on silicon micro-ring resonators. Opt. Express 15, 3.\n", "Xu, Q., Manipatruni, S., Schmidt, B., Shakya, K., and Lipson, M. 2007. 12.5 gbit/s carrier-injection-based silicon micro-ring silicon modulators. Opt. Express 15, 2.\n", "Yanagase, Y., Suzuki, S., Kokubun, Y., and Chu, S. 2002. Box-like filter response and expansion of fsr by a vertically triple coupled microring resonator filter. J. Lightwave Techn. 20, 8.\n", "Young, I., Mohammed, E., Liao, J., Kern, A., Palermo, S., Block, B., Reshotko, M., and Chang, P. 2010. Optical i/o technology for tera-scale computing. IEEE J. Solid-State Circ. 45, 1.\n"], "doi": "doi>10.1145/1970406.1970411", "ref_links": {"29": "http://sesc.sourceforge.net.", "11": "http://public.itrs.net."}, "abstract": "Tens and eventually hundreds of processing cores are projected to be integrated onto future microprocessors, making the global interconnect a key component to achieving scalable chip performance within a given power envelope. While CMOS-compatible nanophotonics has emerged as a leading candidate for replacing global wires beyond the 16nm timeframe, on-chip optical interconnect architectures are typically limited in scalability or are dependent on comparatively slow electrical control networks.In this article, we present a hybrid electrical/optical router for future large scale, cache coherent multicore microprocessors. The heart of the router is a low-latency optical crossbar that uses predecoded source routing and switch state preconfiguration to transmit cache-line-sized packets several hops in a single clock cycle under contentionless conditions. Overall, our optical router achieves 2X better network performance than a state-of-the-art electrical baseline in a mesh topology while consuming 30&percnt; less network power.", "authors": [{"name": "mark j cianchetti", "link": "http://dl.acm.org/author_page.cfm?id=81436600915"}, {"name": "david h albonesi", "link": "http://dl.acm.org/author_page.cfm?id=81100088845"}], "title": "A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors", "citations": [], "Metrics": {"Downloads (12 months)": "18\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "519\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "cornell university", "city": null, "Name": "mark j cianchetti"}, {"country": null, "university": null, "affiliation_string": "cornell university", "city": null, "Name": "david h albonesi"}]}, "Article No.: 8": {"references": ["Vishal Aslot , Max J. Domeika , Rudolf Eigenmann , Greg Gaertner , Wesley B. Jones , Bodo Parady, SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance, Proceedings of the International Workshop on OpenMP Applications and Tools: OpenMP Shared Memory Parallel Programming, p.1-10, July 30-31, 2001\n", "Christopher Batten , Ajay Joshi , Jason Orcutt , Anatoly Khilo , Benjamin Moss , Charles Holzwarth , Milos Popovic , Hanqing Li , Henry Smith , Judy Hoyt , Franz Kartner , Rajeev Ram , Vladimir Stojanovic , Krste Asanovic, Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.21-30, August 26-28, 2008[doi>10.1109/HOTI.2008.11]\n", "Beausoleil, R. G., Kuekes, P. J., Snider, G. S., Wang, S.-Y., and Williams, R. S. 2008. Nanoelectronic and nanophotonic interconnect. Proc. IEEE 96, 2, 230--247.\n", "Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]\n", "Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]\n", "Alan Charlesworth, The sun fireplane system interconnect, Proceedings of the 2001 ACM/IEEE conference on Supercomputing, p.7-7, November 10-16, 2001, Denver, Colorado[doi>10.1145/582034.582041]\n", "Guoqing Chen , Hui Chen , Mikhail Haurylau , Nicholas A. Nelson , David H. Albonesi , Philippe M. Fauchet , Eby G. Friedman, Predictions of CMOS compatible on-chip optical interconnect, Integration, the VLSI Journal, v.40 n.4, p.434-446, July, 2007[doi>10.1016/j.vlsi.2006.10.001]\n", "Chen, L., Preston, K., Manipatruni, S., and Lipson, M. 2009. Integrated GHz silicon photonic interconnect with micrometer-scale modulators and detectors. Opt. Express 17, 17, 15248--15256.\n", "Chen, X., Mohamed, M., Schwartz, B., Li, Z., Shang, L., and Mickelson, A. 2010. Racetrack filters for nanophotonic on-chip networks. In Proceedings of the Integrated Photonics Research, Silicon and Nano Photonics (IPR).\n", "Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555809]\n", "Cox, C. H. 2006. Analog Optical Links: Theory and Practice. Cambridge University Press.\n", "CST. Complete technology for 3D electromagnetic simulation. http://www.cst.com.\n", "Dulkeith, E., Xia, F., Schares, L., Green, W. M. J., and Vlasov, Y A. 2006. Group index and group velocity dispersion in silicon-on-insulator photonic wires. Opt. Express 14, 9, 3853--3863.\n", "ePIXfab 2008. ePIXfab 2008. ePIXfab website. http://www.epixfab.eu/.\n", "Paul Gratz , Changkyu Kim , Karthikeyan Sankaralingam , Heather Hanson , Premkishore Shivakumar , Stephen W. Keckler , Doug Burger, On-Chip Interconnection Networks of the TRIPS Chip, IEEE Micro, v.27 n.5, p.41-50, September 2007[doi>10.1109/MM.2007.90]\n", "HFSS. High frequency structural simulator. http://www.ansoft.com/products/hf/hfss/.\n", "Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]\n", "Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V, Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Lund-Larsen, T., Steibl, S., Borkar, S., De, V, Wijngaart, R. V. D., and Mattson, T. 2010. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. InProceedings of the International Solid-State Circuits Conference. 108--109.\n", "ITRS 2008. International Technology Roadmap for Semiconductors. http://public.itrs.net/.\n", "Natalie Enright Jerger , Li-Shiuan Peh , Mikko Lipasti, Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.229-240, June 21-25, 2008[doi>10.1109/ISCA.2008.12]\n", "Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]\n", "Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Nevin Kirman , Meyrem Kirman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, Leveraging Optical Technology in Future Bus-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.492-503, December 09-13, 2006[doi>10.1109/MICRO.2006.28]\n", "Kobayashi, S., Lampe, R., Mittra, R., and Ray, S. 1981. Dielectric rod leaky-wave antennas for millimeter-wave applications. IEEE Trans.Antennas Propag. 29, 5, 822--824.\n", "Koester, S., Schow, C., Schares, L., Dehlinger, G., Schaub, J., Doany, F., and John, R. 2007. Ge-on-SOI-Detector/Si-CMOS-Amplifier receivers for high-performance opticalcommunication applications. J. Lightwave Technol. 25, 1, 46--57.\n", "Pranay Koka , Michael O. McCracken , Herb Schwetman , Xuezhe Zheng , Ron Ho , Ashok V. Krishnamoorthy, Silicon-photonic network architectures for scalable, power-efficient multi-chip systems, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815977]\n", "Krishnamoorthy, A. V, Goossen, K. W., Jan, W., Zheng, X., Ho, R., Li, G., Rozier, R., Liu, F., Patil, D., Lexau, J., Schwetman, H., Feng, D., Asghari, M., Pinguet, T., and Cunningham, J. E. 2010. Progress in low-power switched optical interconnects. IEEE J. Select. Top. Quantum Electron.\n", "Lee, B. G., Campenhout, J. V., Rylyakov, A. V., Schow, C. L., Green, W. M., Assefa, S., Yang, M., Doany, F. E., Jahnes, C. V., John, R. A., Kash, J. A., and Vlas, Y A. 2010. Broadband silicon photonic switch integrated with CMOS drive electronics. In Proceedings of the Conference on Lasers and Electro-Optics. Proceedings of the Conference on Lasers and Electro-Optics.\n", "Li, M.-L., Sasanka, R., Adve, S. V., Chen, Y-K., and Debes, E. 2005. The ALPbench benchmark suite for complex multimedia applications. In Proceedings of the International Symposium on Workload Characterization. 34--35.\n", "Little, B. E., Haus, H. A., Foresi, J. S., Kimmerling, L., Ippen, E. P., and Ripin, D. J. 1998. Wavelength switching and routing using absorption and resonance. IEEE Photon. Techn. Lett. 10, 6, 816--818.\n", "Milo M. K. Martin , Mark D. Hill , David A. Wood, Token coherence: decoupling performance and correctness, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859640]\n", "Miller, J., Psota, J., Kurian, G., Beckmann, N., Eastep, J., Liu, J., Beals, M., Michel, J., Kimerling, L., and Agarwal, A. 2009. ATAC: A manycore processor with on-chip optical network. Tech. rep., Massachusetts Institute of Technology.\n", "Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, M\u00fcnchen, Germany\n", "Muralimanohar, N., Balasubramonian, R., and Jouppi, N. P. 2009. CACTI 6.0: A tool to model large caches. Tech. rep., HP Laboratories.\n", "NKT 2010. NKT photonics website. http://www.nktphotonics.com/.\n", "Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555808]\n", "Pergande, D. and Wehrspohn, R. B. 2010. Losses and group index dispersion in insulatoron-silicon-on-insulator ridgewaveguides. Opt. Express 18, 5, 4590--4600.\n", "Popovic, M., Ippen, E., and Kartner, F. 2007. Low-loss bloch waves in open structures and highly compact, efficient si waveguide-crossing arrays. In Proceedings of the Annual Meeting of the IEEE Lasers and Electro-Optics Society (LEOS).\n", "Sahni, S., Luo, X., Liu, J., Hong Xie, Y, and Yablonovitch, E. 2008. Junction field-effect transistor-based germanium photodetector on silicon-on-insulator. Opt. Lett. 33, 10, 1138--1140.\n", "Selvaraja, S. K., Sleeckx, E., Schaekers, M., Bogaerts, W., Thourhout, D. V., Dumon, P., and Baets, R. 2009. Low-loss amorphous silicon-on-insulator technology for photonic integrated circuitry. Opt. Comm. 282, 9, 1767--1770.\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]\n", "SPLASH2. SPLASH2 website. http://www-flash.stanford.edulapps/SPLASH/.\n", "Standard Performance Evaluation Corporation 2008. Java business benchmark. http://www.spec.org.\n", "Transaction Processing Performance Council 2008. Transaction processing and database benchmarks. http://www.tpc.org.\n", "Dana Vantrease , Nathan Binkert , Robert Schreiber , Mikko H. Lipasti, Light speed arbitration and flow control for nanophotonic interconnects, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669152]\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]\n", "Vermeulen, D., Selvaraja, S., Verheyen, P., Lepage, G., Bogaerts, W., and Roelkens, G. 2009. High-efficiency silicon-on-insulator fiber-to-chip grating couplers using a silicon overlay. In Proceedings of the 6th IEEE International Conference on Group N Photonics.\n", "Vlasov, Y and McNab, S. 2004. Losses in single-mode silicon-on-insulator strip waveguides and bends. Opt. Express 12, 8, 1622--1631.\n", "Xiao, S., Khan, M., Shen, H., and Qi, M. 2007. Low-loss ultra-compact soi microring add-drop filters. In Frontiers in Optics. Optical Society of America, PDP_D6.\n", "Jing Xue , Alok Garg , Berkehan Ciftcioglu , Jianyun Hu , Shang Wang , Ioannis Savidis , Manish Jain , Rebecca Berman , Peng Liu , Michael Huang , Hui Wu , Eby Friedman , Gary Wicks , Duncan Moore, An intra-chip free-space optical interconnect, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815975]\n", "Zheng, X., Koka, P., Schwetman, H., Lexau, J., Ho, R., Cunningham, J., and Krishnamoorthy, A. 2008. Silicon photonic wdm point-to-point network for multi-chip processor interconnects. In Proceedings of the 5th IEEE International Conference on Group IV Photonics. 380--382.\n", "Zheng, X., Lexau, J., Luo, Y, Thacker, H., Pinguet, T., Mekis, A., Li, G., Sri, J., Amberg, P., Pinckney, N., Raj, K., Ho, R., Cunningham, J. E., and Krishnamoorthy, A. V. 2010a. Ultra-low-energy all-CMOS modulator integrated with driver. Opt. Express 18, 3, 3059--3070.\n", "Zheng, X., Liu, F., Patil, D., Thacker, H., Luo, Y, Pinguet, T., Mekis, A., Yao, J., Li, G., Sri, J., Raj, K., Lexau, J., Alon, E., Ho, R., Cunningham, J. E., and Krishnamoorthy, A. V. 2010b. A sub-picojoule-per-bit CMOS photonic receiver for densely integrated systems. Opt. Express 18, 1, 204--211.\n", "Zhou, H. and Filipovic, D. S. 2010. Optical dielectric rod antenna for on-chip communications. In Proceedings of the IEEE Antennas and Propagation Symposium. 1--4.\n", "Zhou, H., Li, Z., Shang, L., Mickelson, A., and Filipovic, D. S. 2010. On-chip wireless optical broadcast interconnection network. J. Lightwave Techn. 28, 24, 3569--3577.\n"], "doi": "doi>10.1145/1970406.1970410", "ref_links": {"34": "http://www.nktphotonics.com/.", "43": "http://www.tpc.org.", "13": "http://www.epixfab.eu/.", "42": "http://www.spec.org.", "11": "http://www.cst.com.", "18": "http://public.itrs.net/.", "41": "http://www-flash.stanford.edulapps/SPLASH/.", "15": "http://www.ansoft.com/products/hf/hfss/."}, "abstract": "On-chip communication, including short, often-multicast, latency-critical coherence and synchronization messages, and long, unicast, throughput-sensitive data transfers, limits the power efficiency and performance scalability of many-core chip-multiprocessor systems. This article analyzes on-chip communication challenges and studies the characteristics of existing electrical and emerging nanophotonic interconnect. Iris, a CMOS-compatible high-performance low-power nanophotonic on-chip network, is thus introduced. Iris's circuit-switched subnetwork supports throughput-sensitive data transfer. Iris's optical-antenna-array-based broadcast--multicast subnetwork optimizes latency-critical traffic and supports the path setup of circuit-switched communication. Overall, the proposed nanophotonic network design offers an on-chip communication backplane that is power efficient while demonstrating low latency and high throughput.", "authors": [{"name": "zheng li", "link": "http://dl.acm.org/author_page.cfm?id=81414607855"}, {"name": "moustafa mohamed", "link": "http://dl.acm.org/author_page.cfm?id=81467651497"}, {"name": "xi chen", "link": "http://dl.acm.org/author_page.cfm?id=81466640635"}, {"name": "hongyu zhou", "link": "http://dl.acm.org/author_page.cfm?id=81467651530"}, {"name": "alan mickelson", "link": "http://dl.acm.org/author_page.cfm?id=81442620135"}, {"name": "li shang", "link": "http://dl.acm.org/author_page.cfm?id=81452601537"}, {"name": "manish vachharajani", "link": "http://dl.acm.org/author_page.cfm?id=81100483113"}], "title": "Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication", "citations": [{"Name": "Jun Pang ", "Country": null, "Affiliation": null}, {"Name": "Christopher Dwyer ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}, {"Name": "Shirish Bahirat ", "Country": null, "Affiliation": null}, {"Name": "Sudeep Pasricha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "46\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "582\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of colorado at boulder boulder co", "city": null, "Name": "zheng li"}, {"country": null, "university": null, "affiliation_string": "university of colorado at boulder boulder co", "city": null, "Name": "moustafa mohamed"}, {"country": null, "university": null, "affiliation_string": "university of colorado at boulder boulder co", "city": null, "Name": "xi chen"}, {"country": null, "university": null, "affiliation_string": "university of colorado at boulder boulder co", "city": null, "Name": "hongyu zhou"}, {"country": null, "university": null, "affiliation_string": "university of colorado at boulder boulder co", "city": null, "Name": "alan mickelson"}, {"country": null, "university": null, "affiliation_string": "university of colorado at boulder boulder co", "city": null, "Name": "li shang"}, {"country": null, "university": null, "affiliation_string": "university of colorado at boulder boulder co", "city": null, "Name": "manish vachharajani"}]}, "Article No.: 6": {"references": ["Ahn, D., yin Hong, C., Liu, J., Giziewicz, W., Beals, M., Kimerling, L. C., Michel, J., Chen, J., and K\u00e4rtner, F. X. 2007. High performance, waveguide integrated Ge photodetectors. Opt. Express 15, 7, 3916--3921.\n", "Ahn, J., Fiorentino, M., Beausoleil, R. G., Binkert, N., Davis, A., Fattal, D., Jouppi, N. P., McLaren, M., Santori, C. M., Schreiber, R. S., Spillane, S. M., Vantrease, D., and Xu, Q. 2009a. Devices and architectures for photonic chip-scale integration. Appl. Phys. A 95, 989--997.\n", "Jung Ho Ahn , Nathan Binkert , Al Davis , Moray McLaren , Robert S. Schreiber, HyperX: topology, routing, and packaging of efficient large-scale networks, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654101]\n", "Alduino, A., Liao, L., Jones, R., Morse, M., Kim, B., Lo, W.-Z., Basak, J., Koch, B., Liu, H.-F., Rong, H., Sysak, M., Krause, C., Saba, R., Lazar, D., Horwitz, L., Bar, R., Litski, S., Liu, A., Sullivan, K., Dosunmu, O., Na, N., Yin, T., Haubensack, F., wei Hsieh, I., Heck, J., Beatty, R., Park, H., Bovington, J., Lee, S., Nguyen, H., Au, H., Nguyen, K., Merani, P., Hakami, M., and Paniccia, M. 2010. Demonstration of a high speed 4-channel integrated silicon photonics WDM link with hybrid silicon lasers. In Proceedings of the OSA Topical Meeting on Integrated Photonics Research (IPR). Optical Society of America, PDIWI5.\n", "Almeida, V. R., Panepucci, R. R., and Lipson, M. 2003. Nanotaper for compact mode conversion. Opt. Lett. 28, 15, 1302--1304.\n", "Assefa, S., Xia, F., and Vlasov, Y. A. 2010. Reinventing germanium avalanche photodetector for nanophotonic on-chip optical interconnects. Nature 464, 7285, 80--84.\n", "Astfalk, G. 2009. Why optical data communications and why now&quest; Appl. Phys. A 95, 933--940.\n", "Banerjee, K. and Mehrotra, A. 2002. A power-optimal repeater insertion methodology for global interconnects in nanometer designs. IEEE Trans. Electron. Dev. 49, 11, 2001--2007.\n", "Barrios, C. A. and Lipson, M. 2004. Modeling and analysis of high-speed electro-optic modulation in high confinement silicon waveguides using metal-oxide-semiconductor configuration. J. Appl. Phys. 96, 11, 6008--6015.\n", "Christopher Batten , Ajay Joshi , Jason Orcutt , Anatol Khilo , Benjamin Moss , Charles W. Holzwarth , Milo\u0161 A. Popovic , Hanqing Li , Henry I. Smith , Judy L. Hoyt , Franz X. Kartner , Rajeev J. Ram , Vladimir Stojanovic , Krste Asanovic, Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics, IEEE Micro, v.29 n.4, p.8-21, July 2009[doi>10.1109/MM.2009.60]\n", "Beals, M., Michel, J., Liu, J. F., Ahn, D. H., Sparacin, D., Sun, R., Hong, C. Y., Kimerling, L. C., Pomerene, A., Carothers, D., Beattie, J., Kopa, A., Apsel, A., Rasras, M. S., Gill, D. M., Patel, S. S., Tu, K. Y., Chen, Y. K., and White, A. E. 2008. Process flow innovations for photonic device integration in CMOS. Proc. Soc. Photo-Opt. Instrum. Eng. 6898, 1, 689804.\n", "Beausoleil, R. G., Ahn, J., Binkert, N., Davis, A., Fattal, D., Fiorentino, M., Jouppi, N. P., McLaren, M., Santori, C. M., Schreiber, R. S., Spillane, S. M., Vantrease, D., and Xu, Q. 2008. A nanophotonic interconnect for high-performance many-core computation. IEEE LEOS Newslett. 22, 3, 15--22.\n", "Beausoleil, R. G., Kuekes, P. J., Snider, G. S., Wang, S.-Y., and Williams, R. S. 2008. Nanoelectronic and nanophotonic interconnect (Invited Paper). Proc. IEEE 96, 2, 230--247.\n", "Alan F. Benner, Cost-Effective Optics: Enabling the Exascale Roadmap, Proceedings of the 2009 17th IEEE Symposium on High Performance Interconnects, p.133-137, August 25-27, 2009[doi>10.1109/HOTI.2009.26]\n", "Bergman, K. and Carloni, L. 2008. Power efficient photonic networks on-chip. Proc. Soc. Photo-Opt. Instrum. Eng. 6898, 689813.\n", "Bhatnagar, A., Debaes, C., Thienpont, H., and Miller, D. A. B. 2004. Receiverless detection schemes for optical clock distribution. Proc. Soc. Photo-Opt. Instrum. Eng. 5359, 352--359.\n", "Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]\n", "Bland, A. S., Kendall, R. A., Kothe, D. B., Rogers, J. H., and Shipman, G. M. 2009. Jaguar: The worlds most powerful computer. In Proceedings of the Cray User Group.\n", "Block, B. A., Younkin, T. R., Davids, P. S., Reshotko, M. R., Chang, P., Polishak, B. M., Huang, S., Luo, J., and Jen, A. K. Y. 2008. Electro-optic polymer cladding ring resonator modulators. Opt. Express 16, 22, 18326--18333.\n", "Bock, P. J., Cheben, P., Schmid, J. H., Lapointe, J., Del\u00e2ge, A., Janz, S., Aers, G. C., Xu, D.-X., Densmore, A., and Hall, T. J. 2010a. Subwavelength grating periodic structures in silicon-on-insulator: a new type of microphotonic waveguide. Opt. Express 18, 19, 20251--20262.\n", "Bock, P. J., Cheben, P., Schmid, J. H., Lapointe, J., Del\u00e2ge, A., Xu, D.-X., Janz, S., Densmore, A., and Hall, T. J. 2010b. Subwavelength grating crossings for silicon wire waveguides. Opt. Express 18, 15, 16146--16155.\n", "Bogaerts, W., Dumon, P., Thourhout, D. V., and Baets, R. 2007. Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. Opt. Lett. 32, 19, 2801--2803.\n", "Bogaerts, W., Selvaraja, S., Dumon, P., Brouckaert, J., De Vos, K., Van Thourhout, D., and Baets, R. 2010. Silicon-on-insulator spectral filters fabricated with CMOS technology. IEEE J. Select. Topics Quantum Electron. 16, 1, 33--44.\n", "Boyraz, O. and Jalali, B. 2004. Demonstration of a silicon Raman laser. Opt. Express 12, 21, 5269--5273.\n", "Cheben, P., Bock, P. J., Schmid, J. H., Lapointe, J., Janz, S., Xu, D.-X., Densmore, A., Del\u00e2ge, A., Lamontagne, B., and Hall, T. J. 2010. Refractive index engineering with subwavelength gratings for efficient microphotonic couplers and planar waveguide multiplexers. Opt. Lett. 35, 15, 2526--2528.\n", "Chen, C., Hargis, M., Woodall, J., Melloch, M., Reynolds, J., Yablonovitch, E., and Wang, W. 1999. GHz bandwidth GaAs light-emitting diodes. Appl. Phys. Lett. 74, 3140.\n", "Chen, L. and Lipson, M. 2009. Ultra-low capacitance and high speed germanium photodetectors on silicon. Opt. Express 17, 10, 7901--7906.\n", "Chen, L., Preston, K., Manipatruni, S., and Lipson, M. 2009. Integrated GHz silicon photonic interconnect with micrometer-scale modulators and detectors. Opt. Express 17, 17, 15248--15256.\n", "Chu, T., Fujioka, N., and Ishizaka, M. 2009. Compact, lower-power-consumption wavelength tunable laser fabricated with silicon photonic-wire waveguide micro-ring resonators. Opt. Express 17, 16, 14063--14068.\n", "Claps, R., Dimitropoulos, D., Han, Y., and Jalali, B. 2002. Observation of Raman emission in silicon waveguides at 1.54\u03bcm. Opt. Express 10, 22, 1305--1313.\n", "Colwell, R. 2007. Computer Architecture Futures 2007. In Proceedings of the Federated Computing Research Conference.\n", "Cooper, M. L., Gupta, G., Park, J. S., Schneider, M. A., Divliansky, I. B., and Mookherjea, S. 2010. Quantitative infrared imaging of silicon-on-insulator microring resonators. Opt. Lett. 35, 5, 784--786.\n", "Cort, W. D., Beeckman, J., James, R., Fern\u00e1ndez, F. A., Baets, R., and Neyts, K. 2009. Tuning of silicon-on-insulator ring resonators with liquid crystal cladding using the longitudinal field component. Opt. Lett. 34, 13, 2054--2056.\n", "D'Andrea, D. 2009. CMOS photonics today & tomorrow. In Proceedings of the Optical Fiber Communication Conference (OFC). Optical Society of America.\n", "DeRose, C. T., Watts, M. R., Trotter, D. C., Luck, D. L., Nielson, G. N., and Young, R. W. 2010. Silicon microring modulator with integrated heater and temperature sensor for thermal control. In Proceedings of the Conference on Lasers and Electro-Optics (CLEO).\n", "Doany, F., Schow, C., Baks, C., Kuchta, D., Pepeljugoski, P., Schares, L., Budd, R., Libsch, F., Dangel, R., Horst, F., Offrein, B., and Kash, J. 2009. 160 Gb/s bidirectional polymer-waveguide board-level optical interconnects using CMOS-based transceivers. IEEE Trans. Adv. Pack. 32, 2, 345--359.\n", "Dong, P., Liao, S., Feng, D., Liang, H., Zheng, D., Shafiiha, R., Kung, C.-C., Qian, W., Li, G., Zheng, X., Krishnamoorthy, A. V., and Asghari, M. 2009. Low vpp, ultralow-energy, compact, high-speed silicon electro-optic modulator. Opt. Express 17, 25, 22484--22490.\n", "Dong, P., Liao, S., Liang, H., Qian, W., Wang, X., Shafiiha, R., Feng, D., Li, G., Zheng, X., Krishnamoorthy, A. V., and Asghari, M. 2010a. High-speed and compact silicon modulator based on a racetrack resonator with a 1 V drive voltage. Opt. Lett. 35, 19, 3246--3248.\n", "Dong, P., Qian, W., Liang, H., Shafiiha, R., Feng, N.-N., Feng, D., Zheng, X., Krishnamoorthy, A. V., and Asghari, M. 2010b. Low power and compact reconfigurable multiplexing devices based on silicon microring resonators. Opt. Express 18, 10, 9852--9858.\n", "Dong, P., Qian, W., Liao, S., Liang, H., Kung, C.-C., Feng, N.-N., Shafiiha, R., Fong, J., Feng, D., Krishnamoorthy, A. V., and Asghari, M. 2010c. Low loss shallow-ridge silicon waveguides. Opt. Express 18, 14, 14474--14479.\n", "Dong, P., Shafiiha, R., Liao, S., Liang, H., Feng, N.-N., Feng, D., Li, G., Zheng, X., Krishnamoorthy, A. V., and Asghari, M. 2010d. Wavelength-tunable silicon microring modulator. Opt. Express 18, 11, 10941--10946.\n", "Essiambre, R.-J., Foschini, G. J., Kramer, G., and Winzer, P. J. 2008. Capacity limits of information transport in fiber-optic networks. Phys. Rev. Lett. 101, 16, 163901.\n", "Fang, A., Sysak, M., Koch, B., Jones, R., Lively, E., Kuo, Y.-H., Liang, D., Raday, O., and Bowers, J. 2009. Single-wavelength silicon evanescent lasers. IEEE J. Select. Topics Quantum Electron. 15, 3, 535--544.\n", "Fang, A. W., Jones, R., Park, H., Cohen, O., Raday, O., Paniccia, M. J., and Bowers, J. E. 2007. Integrated AlGaInAs-silicon evanescent race track laser and photodetector. Opt. Express 15, 5, 2315--2322.\n", "Fang, A. W., Park, H., Cohen, O., Jones, R., Paniccia, M. J., and Bowers, J. E. 2006. Electrically pumped hybrid AlGaInAs-silicon evanescent laser. Opt. Express 14, 20, 9203--9210.\n", "Fang, Q., Phang, Y. T., Tan, C. W., Liow, T.-Y., Yu, M. B., Lo, G. Q., and Kwong, D. L. 2010. Multi-channel silicon photonic receiver based on ring-resonators. Opt. Express 18, 13, 13510--13515.\n", "Fattal, D., Fiorentino, M., Tan, M., Houng, D., Wang, S. Y., and Beausoleil, R. G. 2008. Design of an efficient light-emitting diode with 10 GHz modulation bandwidth. Appl. Phys. Lett. 93, 24, 243501.\n", "Fattal, D., Li, J., Peng, Z., Fiorentino, M., and Beausoleil, R. G. 2010. Flat dielectric grating reflectors with focusing abilities. Nature Photon. 4, 7, 466--470.\n", "Fedeli, J. M., Cioccio, L. D., Marris-Morini, D., Vivien, L., Orobtchouk, R., Rojo-Romeo, P., Seassal, C., and Mandorlo, F. 2008. Development of silicon photonics devices using microelectronic tools for the integration on top of a CMOS wafer. Adv. Opt. Tech. 412518.\n", "Feng, N.-N., Dong, P., Zheng, D., Liao, S., Liang, H., Shafiiha, R., Feng, D., Li, G., Cunningham, J. E., Krishnamoorthy, A. V., and Asghari, M. 2010a. Vertical p-i-n germanium photodetector with high external responsivity integrated with large core Si waveguides. Opt. Express 18, 1, 96--101.\n", "Feng, N.-N., Liao, S., Feng, D., Dong, P., Zheng, D., Liang, H., Shafiiha, R., Li, G., Cunningham, J. E., Krishnamoorthy, A. V., and Asghari, M. 2010b. High speed carrier-depletion modulators with 1.4 V-cm V<sub>\u03c0</sub>L integrated on 0.25\u03bcm silicon-on-insulator waveguides. Opt. Express 18, 8, 7994--7999.\n", "Fischer, U., Zinke, T., Kropp, J.-R., Arndt, F., and Petermann, K. 1996. 0.1 dB/cm waveguide losses in single-mode SOI rib waveguides. IEEE Photon. Technol. Lett. 8, 5, 647--648.\n", "Foster, M. A., Salem, R., Geraghty, D. F., Turner-Foster, A. C., Lipson, M., and Gaeta, A. L. 2008. Silicon-chip-based ultrafast optical oscilloscope. Nature 456, 7218, 81--84.\n", "Foster, M. A., Salem, R., Okawachi, Y., Turner-Foster, A. C., Lipson, M., and Gaeta, A. L. 2009. Ultrafast waveform compression using a time-domain telescope. Nature Photon. 3, 10, 581--585.\n", "Foster, M. A., Turner, A. C., Sharping, J. E., Schmidt, B. S., Lipson, M., and Gaeta, A. L. 2006. Broad-band optical parametric gain on a silicon photonic chip. Nature 441, 7096, 960--963.\n", "Frey, B. J., Leviton, D. B., and Madison, T. J. 2006. Temperature-dependent refractive index of silicon and germanium. Proc. Soc. Photo-Opt. Instrum. Eng. 6273, 62732J, 1--10.\n", "Fukuda, H., Yamada, K., Tsuchizawa, T., Watanabe, T., Shinojima, H., and ichi Itabashi, S. 2008. Polarization rotator based on silicon wire waveguides. Opt. Express 16, 4, 2628--2635.\n", "Gardes, F. Y., Reed, G. T., Mashanovich, G. Z., and Png, C. E. 2008. Optical modulators in silicon photonic circuits. In Silicon Photonics: The State of the Art, G. T. Reed (ed.), Wiley. 95--146.\n", "Gartner. 2010. Press Release: \u201cGartner Says Worldwide Semiconductor Revenue to Grow 31.5 Percent in 2010\u201d. http://www.gartner.com/it/page.jsp?id=1430013.\n", "Gerke, T. D. and Piestun, R. 2010. Aperiodic volume optics. Nature Photon. 4, 3, 188--193.\n", "Gill, D., Patel, S., Rasras, M., Tu, K.-Y., White, A., Chen, Y.-K., Pomerene, A., Carothers, D., Kamocsai, R., Hill, C., and Beattie, J. 2010. CMOS-compatible Si-ring-assisted Mach-Zehnder interferometer with internal bandwidth equalization. IEEE J. Select. Topics Quantum Electron. 16, 1, 45--52.\n", "Madeleine Glick, Optical Interconnects in Next Generation Data Centers: An End to End View, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.178-181, August 26-28, 2008[doi>10.1109/HOTI.2008.30]\n", "Gnan, M., Thorns, S., Macintyre, D., De La Rue, R., and Sorel, M. 2008. Fabrication of low-loss photonic wires in silicon-on-insulator using hydrogen silsesquioxane electron-beam resist. Electron. Lett. 44, 2, 115--116.\n", "Gnauck, A. H., Tkach, R. W., Chraplyvy, A. R., and Li, T. 2008. High-capacity optical transmission systems. J. Lightwave Technol. 26, 9, 1032--1045.\n", "Green, W. M., Rooks, M. J., Sekaric, L., and Vlasov, Y. A. 2007. Ultra-compact, low RF power, 10 Gb/s silicon Mach-Zehnder modulator. Opt. Express 15, 25, 17106--17113.\n", "Green500. 2010. The Green500 List: Environmentally Responsible Supercomputing. http://www.green500.org.\n", "Gubenko, A., Krestnikov, I., Livshtis, D., Mikhrin, S., Kovsh, A., West, L., Bornholdt, C., Grote, N., and Zhukov, A. 2007. Error-free 10 Gbit/s transmission using individual Fabry-Perot modes of low-noise quantum-dot laser. Electron. Lett. 43, 25, 1430--1431.\n", "Guha, B., Kyotoku, B. B. C., and Lipson, M. 2010. CMOS-compatible athermal silicon microring resonators. Opt. Express 18, 4, 3487--3493.\n", "Cary Gunn, CMOS Photonics for High-Speed Interconnects, IEEE Micro, v.26 n.2, p.58-66, March 2006[doi>10.1109/MM.2006.32]\n", "Paul Henning , Andrew B. White Jr., Trailblazing with Roadrunner, Computing in Science and Engineering, v.11 n.4, p.91-95, July 2009[doi>10.1109/MCSE.2009.130]\n", "Ho, R. 2003. On chip wires: Scaling and efficiency. Ph.D. thesis, Stanford University.\n", "Ho, R., Mai, K., and Horowitz, M. 2001. The future of wires. Proc. IEEE 89, 4, 490--504.\n", "Hochberg, M. and Baehr-Jones, T. 2010. Towards fabless silicon photonics. Nature Photon. 4, 8, 492--494.\n", "HP. 2010. Press Release: \u201cShell to use CeNSE for clearer picture of oil and gas reservoirs\u201d. http://www.hpl.hp.com/news/2009/oct-dec/cense.html.\n", "Hu, J. and Menyuk, C. R. 2009. Understanding leaky modes: slab waveguide revisited. Adv. Opt. Photon. 1, 1, 58--106.\n", "Huang, M. C., Zhou, Y., and Chang-Hasnain, C. J. 2007. A surface-emitting laser incorporating a high-index-contrast subwavelength grating. Nature Photon. 1, 2, 119--122.\n", "Huang, M. C. Y., Zhou, Y., and Chang-Hasnain, C. J. 2008. Single mode high-contrast subwavelength grating vertical cavity surface emitting lasers. Appl. Phys. Lett. 92, 17, 171108.\n", "Innolume. 2010. Innolume GmbH. http://www.innolume.com.\n", "ITRS. 2009. International Technology Roadmap for Semiconductors. http://www.itrs.net.\n", "Jalali, B. and Fathpour, S. 2006. Silicon photonics. J. Lightwave Technol. 24, 12, 4600--4615.\n", "Jiao, Y., Shi, Y., Dai, D., and He, S. 2010. Accurate and efficient simulation for silicon-nanowire-based multimode interference couplers with a 3D finite-element mode-propagation analysis. J. Opt. Soc. Amer. B 27, 9, 1813--1818.\n", "Jones, R., Rong, H., Liu, A., Fang, A., Paniccia, M., Hak, D., and Cohen, O. 2005. Net continuous wave optical gain in a low loss silicon-on-insulator waveguide by stimulated Raman scattering. Opt. Express 13, 2, 519--525.\n", "Kang, Y., Liu, H.-D., Morse, M., Paniccia, M. J., Zadka, M., Litski, S., Sarid, G., Pauchard, A., Kuo, Y.-H., Chen, H.-W., Zaoui, W. S., Bowers, J. E., Beling, A., McIntosh, D. C., Zheng, X., and Campbell, J. C. 2009. Monolithic germanium/silicon avalanche photodiodes with 340 GHz gain-bandwidth product. Nature Photon. 3, 1, 59--63.\n", "Nevin K\u0131rman , Meyrem K\u0131rman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, On-Chip Optical Technology in Future Bus-Based Multicore Designs, IEEE Micro, v.27 n.1, p.56-66, January 2007[doi>10.1109/MM.2007.18]\n", "Koch, B. R., Fang, A. W., Cohen, O., and Bowers, J. E. 2007. Mode-locked silicon evanescent lasers. Opt. Express 15, 18, 11225--11233.\n", "Kovsh, A., Krestnikov, I., Livshits, D., Mikhrin, S., Weimert, J., and Zhukov, A. 2007. Quantum dot laser with 75nm broad spectrum of emission. Opt. Lett. 32, 7, 793--795.\n", "Rakesh Kumar , Victor Zyuban , Dean M. Tullsen, Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.408-419, June 04-08, 2005[doi>10.1109/ISCA.2005.34]\n", "Kuo, Y.-H., Lee, Y. K., Ge, Y., Ren, S., Roth, J. E., Kamins, T. I., Miller, D. A. B., and Harris, J. S. 2005. Strong quantum-confined Stark effect in germanium quantum-well structures on silicon. Nature 437, 7063, 1334--1336.\n", "LANL. 2010. High-Performance Computing: Raodrunner. See http://www.lanl.gov/roadrunner.\n", "Lee, B., Biberman, A., Chan, J., and Bergman, K. 2010. High-performance modulators and switches for silicon photonic networks-on-chip. IEEE J. Select. Topics Quantum Electron. 16, 1, 6--22.\n", "Lee, J.-M., Kim, D.-J., Kim, G.-H., Kwon, O.-K., Kim, K.-J., and Kim, G. 2008. Controlling temperature dependence of silicon waveguide using slot structure. Opt. Express 16, 3, 1645--1652.\n", "Leuthold, J., Koos, C., and Freude, W. 2010. Nonlinear silicon photonics. Nature Photon. 4, 8, 535--544.\n", "Levy, J. S., Gondarenko, A., Foster, M. A., Turner-Foster, A. C., Gaeta, A. L., and Lipson, M. 2010. CMOS-compatible multiple-wavelength oscillator for on-chip optical interconnects. Nature Photon. 4, 1, 37--40.\n", "Li, J., Fattal, D. A., and Beausoleil, R. G. 2009. Crosstalk-free design for the intersection of two dielectric waveguides. Opt. Express 17, 9, 7717--7724.\n", "Li, Y., Zhang, L., Song, M., Zhang, B., Yang, J.-Y., Beausoleil, R. G., Willner, A. E., and Dapkus, P. D. 2008. Coupled-ring-resonator-based silicon modulator for enhanced performance. Opt. Express 16, 17, 13342--13348.\n", "Liang, D. and Bowers, J. 2009. Photonic integration: Si or InP substrates&quest; Electron. Lett. 45, 12, 578--581.\n", "Liang, D. and Bowers, J. E. 2010. Recent progress in lasers on silicon. Nature Photon. 4, 8, 511--517.\n", "Liang, D., Bowers, J. E., Oakley, D. C., Napoleone, A., Chapman, D. C., Chen, C.-L., Juodawlkis, P. W., and Raday, O. 2009a. High-quality 150mm InP-to-silicon epitaxial transfer for silicon photonic integrated circuits. Electrochem. Solid. Lett. 12, 4, H101--H104.\n", "Liang, D., Fiorentino, M., Okumura, T., Chang, H.-H., Spencer, D. T., Kuo, Y.-H., Fang, A. W., Dai, D., Beausoleil, R. G., and Bowers, J. E. 2009b. Electrically-pumped compact hybrid silicon microring lasers for optical interconnects. Opt. Express 17, 22, 20355--20364.\n", "Liao, L., Liu, A., Basak, J., Nguyen, H., Paniccia, M., Rubin, D., Chetrit, Y., Cohen, R., and Izhaky, N. 2007. 40 Gbit/s silicon optical modulator for highspeed applications. Electron. Lett. 43, 22.\n", "Liow, T.-Y., Ang, K.-W., Fang, Q., Song, J.-F., Xiong, Y.-Z., Yu, M.-B., Lo, G.-Q., and Kwong, D.-L. 2010. Silicon modulators and germanium photodetectors on SOI: Monolithic integration, compatibility, and performance optimization. IEEE J. Select. Topics Quantum Electron. 16, 1, 307--315.\n", "Lipson, M. 2005. Guiding, modulating, and emitting light on silicon\u2014challenges and opportunities. 23, 12, 4222--4238.\n", "Lipson, M. 2009. Silicon photonics: the optical spice rack. Electron. Lett. 45, 12, 576--578.\n", "Lira, H. L. R., Manipatruni, S., and Lipson, M. 2009. Broadband hitless silicon electro-optic switch for on-chip optical networks. Opt. Express 17, 25, 22271--22280.\n", "Little, B., Chu, S., Absil, P., Hryniewicz, J., Johnson, F., Seiferth, F., Gill, D., Van, V., King, O., and Trakalo, M. 2004. Very high-order microring resonator filters for WDM applications. IEEE Photon. Technol. Lett. 16, 10, 2263--2265.\n", "Liu, A., Jones, R., Liao, L., Samara-Rubio, D., Rubin, D., Cohen, O., Nicolaescu, R., and Paniccia, M. J. 2004a. A high-speed silicon optical modulator based on a metal-oxide-semiconductor capacitor. Nature 427, 615--618.\n", "Liu, A., Liao, L., Chetrit, Y., Basak, J., Nguyen, H., Rubin, D., and Paniccia, M. 2010a. Wavelength division multiplexing based photonic integrated circuits on silicon-on-insulator platform. IEEE J. Select. Topics Quantum Electron. 16, 1, 23--32.\n", "Liu, A., Liao, L., Rubin, D., Nguyen, H., Ciftcioglu, B., Chetrit, Y., Izhaky, N., and Paniccia, M. 2007. High-speed optical modulation based on carrier depletion in a silicon waveguide. Opt. Express 15, 2, 660--668.\n", "Liu, A., Rong, H., Paniccia, M., Cohen, O., and Hak, D. 2004b. Net optical gain in a low loss silicon-on-insulator waveguide by stimulated Raman scattering. Opt. Express 12, 18, 4261--4268.\n", "Liu, J., Beals, M., Pomerene, A., Bernardis, S., Sun, R., Cheng, J., Kimerling, L. C., and Michel, J. 2008. Waveguide-integrated, ultralow-energy GeSi electro-absorption modulators. Nature Photon. 2, 7, 433--437.\n", "Liu, J., Sun, X., Camacho-Aguilera, R., Kimerling, L. C., and Michel, J. 2010b. Ge-on-Si laser operating at room temperature. Opt. Lett. 35, 5, 679--681.\n", "Liu, L., Kumar, R., Huybrechts, K., Spuesens, T., Roelkens, G., Geluk, E.-J., de Vries, T., Regreny, P., Van Thourhout, D., Baets, R., and Morthier, G. 2010c. An ultra-small, low-power, all-optical flip-flop memory on a silicon chip. Nature Photon. 4, 3, 182--187.\n", "Manipatruni, S., Chen, L., and Lipson, M. 2010b. Ultra high bandwidth wdm using silicon microring modulators. Opt. Express 18, 16, 16858--16867.\n", "Manipatruni, S., Dokania, R. K., Schmidt, B., Sherwood-Droz, N., Poitras, C. B., Apsel, A. B., and Lipson, M. 2008. Wide temperature range operation of micrometer-scale silicon electro-optic modulators. Opt. Lett. 33, 19, 2185--2187.\n", "Manipatruni, S., Poitras, C. B., Xu, Q., and Lipson, M. 2008. High-speed electro-optic control of the optical quality factor of a silicon microcavity. Opt. Lett. 33, 15, 1644--1646.\n", "Manipatruni, S., Preston, K., Chen, L., and Lipson, M. 2010. Ultra-low voltage, ultra-small mode volume silicon microring modulator. Opt. Express 18, 17, 18235--18242.\n", "Manipatruni, S., Xu, Q., and Lipson, M. 2007a. Pinip based high-speed high-extinction ratio micron-size silicon electrooptic modulator. Opt. Express 15, 20, 13035--13042.\n", "Manipatruni, S., Xu, Q., Schmidt, B., Shakya, J., and Lipson, M. 2007b. High speed carrier injection 18 Gb/s silicon micro-ring electro-optic modulator. In Proceedings of the IEEE Lasers and Electro-Optics Society (LEOS) 20<sup>th</sup> Annual Meeting. 537--538.\n", "Mashanovich, G. Z., Reed, G. T., Timotijevic, B. D., and Chan, S. P. 2008. Silicon photonic waveguides. In Silicon Photonics: The State of the Art, G. T. Reed (ed.). Wiley, 15--46.\n", "McIntyre, R. 1966. Multiplication noise in uniform avalanche diodes. IEEE Trans. Electron Devices 13, 1, 164--168.\n", "J. D. Meindl , J. A. Davis , P. Zarkesh-Ha , C. S. Patel , K. P. Martin , P. A. Kohl, Interconnect opportunities for gigascale integration, IBM Journal of Research and Development, v.46 n.2-3, p.245-263, March 2002[doi>10.1147/rd.462.0245]\n", "Michel, J., Liu, J., and Kimerling, L. C. 2010. High-performance Ge-on-Si photodetectors. Nature Photon. 4, 8, 527--534.\n", "Miller, D. 2000. Rationale and challenges for optical interconnects to electronic chips. Proc. IEEE 88, 6, 728--749.\n", "Miller, D. 2009. Device requirements for optical interconnects to silicon chips. Proc. IEEE 97, 7, 1166--1185.\n", "MIT. 2010. MIT Microphotonics Center: Communications Technology Roadmap. See http://mphotonics.mit.edu.\n", "Moore, G. E. 1965. Cramming more components onto integrated circuits. Electron. 38, 114--117.\n", "Morichetti, F., Canciamilla, A., Ferrari, C., Torregiani, M., Melloni, A., and Martinelli, M. 2010a. Roughness induced backscattering in optical silicon waveguides. Phys. Rev. Lett. 104, 3, 033902.\n", "Morichetti, F., Canciamilla, A., Martinelli, M., Samarelli, A., Rue, R. M. D. L., Sorel, M., and Melloni, A. 2010. Coherent backscattering in optical microring resonators. Appl. Phys. Lett. 96, 8, 081112.\n", "Morichetti, F., Canciamilla, A., and Melloni, A. 2010b. Statistics of backscattering in optical waveguides. Opt. Lett. 35, 11, 1777--1779.\n", "Morris, T. 2009. Breaking free of electrical constraints. Appl. Phys. A 95, 941--944.\n", "Muller, D. A. 2005. A sound barrier for silicon&quest; Nature Mater. 4, 9 (Sept.), 645--647.\n", "Nagarajan, R., Kato, M., Pleumeekers, J., Evans, P., Lambert, D., Chen, A., Dominic, V., Mathur, A., Chavarkar, P., Missey, M., Dentai, A., Hurtt, S., B\u00e4ck, J., Muthiah, R., Murthy, S., Salvatore, R., Joyner, C., Rossi, J., Schneider, R., Ziari, M., Tsai, H.-S., Bostak, J., Kauffman, M., Pennypacker, S., Butrie, T., Reffle, M., Mehuys, D., Mitchell, M., Nilsson, A., Grubb, S., Kish, F., and Welch, D. 2007. Large-scale photonic integrated circuits for long-haul transmission and switching. J. Opt. Netw. 6, 2, 102--111.\n", "Sumit Narayan, Supercomputers: past, present and the future, Crossroads, v.15 n.4, p.7-10, June 2009[doi>10.1145/1558897.1558900]\n", "Nawrocka, M. S., Liu, T., Wang, X., and Panepucci, R. R. 2006. Tunable silicon microring resonator with wide free spectral range. Appl. Phys. Lett. 89, 7, 071110.\n", "Ng, H.-Y., Wang, M. R., Li, D., Wang, X., Martinez, J., Panepucci, R. R., and Pathak, K. 2008. 4\u00d7 4 wavelength-reconfigurable photonic switch based on thermally tuned silicon microring resonators. Opt. Eng. 47, 044601.\n", "Offrein, B. and Pepeljugoski, P. 2009. Optics in supercomputers. In Proceedings of the 35<sup>th</sup> European Conference on Optical Communication (ECOC). 1--2.\n", "Okamoto, K. 2006. Fundamentals of Optical Waveguides 2<sup>nd</sup> Ed. Academic Press.\n", "ORNL. 2010. National Center for Computational Sciences: Jaguar. http://www.nccs.gov/computing-resources/jaguar.\n", "Osgood, R. M., Panoiu, N. C., Dadap, J. I., Liu, X., Chen, X., Hsieh, I.-W., Dulkeith, E., Green, W. M., and Vlasov, Y. A. 2009. Engineering nonlinearities in nanoscale optical systems: physics and applications in dispersion-engineered silicon nanophotonic wires. Adv. Opt. Photon. 1, 1, 162--235.\n", "John D. Owens , William J. Dally , Ron Ho , D. N.  (Jay) Jayasimha , Stephen W. Keckler , Li-Shiuan Peh, Research Challenges for On-Chip Interconnection Networks, IEEE Micro, v.27 n.5, p.96-108, September 2007[doi>10.1109/MM.2007.91]\n", "Arun Palaniappan , Samuel Palermo, Power efficiency comparisons of interchip optical interconnect architectures, IEEE Transactions on Circuits and Systems II: Express Briefs, v.57 n.5, p.343-347, May 2010[doi>10.1109/TCSII.2010.2047319]\n", "Park, H., Fang, A., Kodama, S., and Bowers, J. 2005. Hybrid silicon evanescent laser fabricated with a silicon waveguide and III-V offset quantum wells. Opt. Express 13, 23, 9460--9464.\n", "V. M.N. Passaro , F. Dell'Olio, Scaling and Optimization of MOS Optical Modulators in Nanometer SOI Waveguides, IEEE Transactions on Nanotechnology, v.7 n.4, p.401-408, July 2008[doi>10.1109/TNANO.2008.920207]\n", "Peng, Z., Fattal, D., Fiorentino, M., and Beausoleil, R. G. 2010. Fabrication variations in SOI microrings for DWDM networks. In Proceedings of the IEEE Photonics Society 7<sup>th</sup> International Conference on Group IV Photonics (GFP). P1.19.\n", "Pepeljugoski, P. K., Kash, J. A., Doany, F., Kuchta, D. M., Schares, L., Schow, C., Taubenblatt, M., Offrein, B. J., and Benner, A. 2010. Low power and high density optical interconnects for future supercomputers. In Proceedings of the Optical Fiber Communication Conference (OFC). Optical Society of America.\n", "Pinguet, T., Analui, B., Masini, G., Sadagopan, V., and Gloeckner, S. 2008. 40-Gbps monolithically integrated transceivers in CMOS photonics. Proc. Soc. Photo-Opt. Instrum. Eng. 6898, 689805.\n", "Poulton, J., Palmer, R., Fuller, A., Greer, T., Eyles, J., Dally, W., and Horowitz, M. 2007. A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS. IEEE J. Solid-State Circuits 42, 12, 2745--2757.\n", "Preston, K., Manipatruni, S., Gondarenko, A., Poitras, C. B., and Lipson, M. 2009. Deposited silicon high-speed integratedelectro-optic modulator. Opt. Express 17, 7, 5118--5124.\n", "Quarterman, A. H., Wilcox, K. G., Apostolopoulos, V., Mihoubi, Z., Elsmere, S. P., Farrer, I., Ritchie, D. A., and Tropper, A. 2009. A passively mode-locked external-cavity semiconductor laser emitting 60-fs pulses. Nature Photon. 3, 12, 729--731.\n", "Raghunathan, V., Ye, W. N., Hu, J., Izuhara, T., Michel, J., and Kimerling, L. 2010. Athermal operation of silicon waveguides: spectral, second order and footprint dependencies. Opt. Express 18, 17, 17631--17639.\n", "Rajiv Ramaswami , Kumar Sivarajan , Galen Sasaki, Optical Networks: A Practical Perspective, 3rd Edition, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2009\n", "Rasigade, G., Marris-Morini, D., Vivien, L., and Cassan, E. 2010. Performance evolutions of carrier depletion silicon optical modulators: From p-n to p-i-p-i-n diodes. IEEE J. Select. Topics Quantum Electron. 16, 1, 179--184.\n", "Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., New York, NY, 2000\n", "Razzari, L., Duchesne, D., Ferrera, M., Morandotti, R., Chu, S., Little, B. E., and Moss, D. J. 2010. CMOS-compatible integrated optical hyper-parametric oscillator. Nature Photon. 4, 1, 41--45.\n", "Reed, G. T., Mashanovich, G., Gardes, F. Y., and Thomson, D. J. 2010. Silicon optical modulators. Nature Photon. 4, 8, 518--526.\n", "Roelkens, G., Vermeulen, D., Thourhout, D. V., Baets, R., Brision, S., Lyan, P., Gautier, P., and F\u00e9d\u00e9li, J.-M. 2008. High efficiency diffractive grating couplers for interfacing a single mode optical fiber with a nanophotonic silicon-on-insulator waveguide circuit. Appl. Phys. Lett. 92, 13, 131101.\n", "Rong, H., Jones, R., Liu, A., Cohen, O., Hak, D., Fang, A., and Paniccia, M. 2005. A continuous-wave Raman silicon laser. Nature 433, 7027, 725--728.\n", "Rong, H., Xu, S., Kuo, Y.-H., Sih, V., Cohen, O., Raday, O., and Paniccia, M. 2007. Low-threshold continuous-wave Raman silicon laser. Nature Photon. 1, 4, 232--237.\n", "Rong, Y., Ge, Y., Huo, Y., Fiorentino, M., Tan, M., Kamins, T., Ochalski, T., Huyet, G., and Harris, J. 2010. Quantum-confined Stark effect in Ge/SiGe quantum wells on Si. IEEE J. Select. Topics Quantum Electron. 16, 1, 85--92.\n", "Roth, J. E., Fidaner, O., Schaevitz, R. K., Kuo, Y.-H., Kamins, T. I., Harris, J. S., and Miller, D. A. B. 2007. Optical modulator on silicon employing germanium quantum wells. Opt. Express 15, 5851--5859.\n", "Sacher, W. D. and Poon, J. K. S. 2008. Dynamics of microring resonator modulators. Opt. Express 16, 20, 15741--15753.\n", "Selvaraja, S., Bogaerts, W., Dumon, P., Van Thourhout, D., and Baets, R. 2010. Subnanometer linewidth uniformity in silicon nanophotonic waveguide devices using CMOS fabrication technology. IEEE J. Select. Topics Quantum Electron. 16, 1, 316--324.\n", "Soitec. 2010. SOI Products. http://www.soitec.com/en/products/soi-products.php.\n", "Solja\u010di\u0107, M., Ibanescu, M., Johnson, S. G., Fink, Y., and Joannopoulos, J. D. 2002. Optimal bistable switching in nonlinear photonic crystals. Phys. Rev. E 66, 5, 055601.\n", "Soref, R. 2006. The past, present, and future of silicon photonics. IEEE J. Select. Topics Quantum Electron. 12, 1678--1687.\n", "Soref, R. and Bennett, B. 1987. Electrooptical effects in silicon. IEEE J. Quantum Electron. 23, 1, 123--129.\n", "Spector, S., Sorace, C., Geis, M., Grein, M., Yoon, J., Lyszczarz, T., Ippen, E., and Kartner, F. 2010. Operation and optimization of silicon-diode-based optical modulators. IEEE J. Select. Topics Quantum Electron. 16, 1, 165--172.\n", "Sun, X., Liu, J., Kimerling, L., and Michel, J. 2010. Toward a germanium laser for integrated silicon photonics. IEEE J. Select. Topics Quantum Electron. 16, 1, 124--131.\n", "Michael R. T. Tan , Paul Rosenberg , Jong-Souk Yeo , Moray McLaren , Sagi Mathai , Terry Morris , Huei Pei Kuo , Joseph Straznicky , Norman P. Jouppi , Shih-Yuan Wang, A High-Speed Optical Multidrop Bus for Computer Interconnections, IEEE Micro, v.29 n.4, p.62-73, July 2009[doi>10.1109/MM.2009.57]\n", "Tan, M., Rosenberg, P., Yeo, J.-S., McLaren, M., Mathai, S., Morris, T., Kuo, H. P., Straznicky, J., Jouppi, N., and Wang, S.-Y. 2009b. A high-speed optical multidrop bus for computer interconnections. Appl. Phys. A 95, 945--953.\n", "Tang, Y., Wang, Z., Wosinski, L., Westergren, U., and He, S. 2010. Highly efficient nonuniform grating coupler for silicon-on-insulator nanophotonic circuits. Opt. Lett. 35, 8, 1290--1292.\n", "Tao, S. H., Fang, Q., Song, J. F., Yu, M. B., Lo, G. Q., and Kwong, D. L. 2008. Cascade wide-angle Y-junction 1 \u00d7 16 optical power splitter based on silicon wire waveguides on silicon-on-insulator. Opt. Express 16, 26, 21456--21461.\n", "TOP500. 2010. TOP500 supercomputing sites. http://www.top500.org.\n", "Tsia, K. K., Fathpour, S., and Jalali, B. 2008. Electrical control of parametric processes in silicon waveguides. Opt. Express 16, 13, 9838--9843.\n", "Tsuchizawa, T., Yamada, K., Fukuda, H., Watanabe, T., ichi Takahashi, J., Takahashi, M., Shoji, T., Tamechika, E., Itabashi, S., and Morita, H. 2005. Microphotonics devices based on silicon microfabrication technology. IEEE J. Select. Topics Quantum Electron. 11, 1, 232--240.\n", "Uenuma, M. and Moooka, T. 2009. Temperature-independent silicon waveguide optical filter. Opt. Lett. 34, 5, 599--601.\n", "Van Campenhout, J., Liu, L., Rojo Romeo, P., Van Thourhout, D., Seassal, C., Regreny, P., Cioccio, L., Fedeli, J., and Baets, R. 2008. A compact SOI-integrated multiwavelength laser source based on cascaded InP microdisks. IEEE Photon. Technol. Lett. 20, 16, 1345--1347.\n", "Van Campenhout, J., Romeo, P. R., Regreny, P., Seassal, C., Thourhout, D. V., Verstuyft, S., Cioccio, L. D., Fedeli, J.-M., Lagahe, C., and Baets, R. 2007. Electrically pumped InP-based microdisk lasers integrated with a nanophotonic silicon-on-insulator waveguide circuit. Opt. Express 15, 11, 6744--6749.\n", "Van Laere, F., Claes, T., Schrauwen, J., Scheerlinck, S., Bogaerts, W., Taillaert, D., O'Faolain, L., Van Thourhout, D., and Baets, R. 2007a. Compact focusing grating couplers for silicon-on-insulator integrated circuits. IEEE Photon. Technol. Lett. 19, 23, 1919--1921.\n", "Van Laere, F., Roelkens, G., Ayre, M., Schrauwen, J., Taillaert, D., Van Thourhout, D., Krauss, T., and Baets, R. 2007b. Compact and highly efficient grating couplers between optical fiber and nanophotonic waveguides. J. Lightwave Technol. 25, 1, 151--156.\n", "Dana Vantrease , Nathan Binkert , Robert Schreiber , Mikko H. Lipasti, Light speed arbitration and flow control for nanophotonic interconnects, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669152]\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]\n", "Vermeulen, D., Selvaraja, S., Verheyen, P., Lepage, G., Bogaerts, W., Absil, P., Thourhout, D. V., and Roelkens, G. 2010. High-efficiency fiber-to-chip grating couplers realized using an advanced CMOS-compatible silicon-on-insulator platform. Opt. Express 18, 17, 18278--18283.\n", "Vivien, L., Osmond, J., F\u00e9d\u00e9li, J.-M., Marris-Morini, D., Crozat, P., Damlencourt, J.-F., Cassan, E., Lecunff, Y., and Laval, S. 2009. 42 GHz p.i.n germanium photodetector integrated in a silicon-on-insulator waveguide. Opt. Express 17, 8, 6252--6257.\n", "Vivien, L., Rouvi\u00e8re, M., F\u00e9d\u00e9li, J.-M., Marris-Morini, D., Damlencourt, J. F., Mangeney, J., Crozat, P., Melhaoui, L. E., Cassan, E., Roux, X. L., Pascal, D., and Laval, S. 2007. High speed and high responsivity germanium photodetector integrated in a silicon-on-insulator microwaveguide. Opt. Express 15, 15, 9843--9848.\n", "Wang, J., Loh, W., Chua, K., Zang, H., Xiong, Y., Tan, S., Yu, M., Lee, S., Lo, G., and Kwong, D. 2008. Low-voltage high-speed (18 GHz/V) evanescent-coupled thin-film-Ge lateral PIN photodetectors integrated on Si waveguide. IEEE Photo. Technol. Lett. 20, 17, 1485--1487.\n", "Watts, M., Trotter, D., Young, R., and Lentine, A. 2008a. Ultralow power silicon microdisk modulators and switches. In Proceedings of the IEEE 5<sup>th</sup> International Conference on Group IV Photonics (GFP). 4--6.\n", "Watts, M., Zortman, W., Trotter, D., Nielson, G., Luck, D., and Young, R. 2009. Adiabatic resonant microrings (ARMs) with directly integrated thermal microphotonics. In Proceedings of the Conference on Lasers and Electro-Optics (CLEO). CPDB10.\n", "Watts, M., Zortman, W., Trotter, D., Young, R., and Lentine, A. 2010. Low-voltage, compact, depletion-mode, silicon Mach-Zehnder modulator. IEEE J. Select. Topics Quantum Electron. 16, 1, 159--164.\n", "Watts, M. R., Trotter, D. C., and Young, R. W. 2008b. Maximally confined high-speed second-order silicon microdisk switches. In Proceedings of the Optical Fiber Communication Conference (OFC). Optical Society of America, PDP14.\n", "Wojcik, G. L., Yin, D., Kovsh, A. R., Gubenko, A. E., Krestnikov, I. L., Mikhrin, S. S., Livshits, D. A., Fattal, D. A., Fiorentino, M., and Beausoleil, R. G. 2009. A single comb laser source for short reach WDM interconnects. Proc. Soc. Photo-Opt. Instrum. Eng. 7230, 723021.\n", "Xiao, S., Khan, M. H., Shen, H., and Qi, M. 2007. A highly compact third-order silicon microring add-drop filter with a very large free spectral range, a flat passband and a low delay dispersion. Opt. Express 15, 22, 14765--14771.\n", "Xu, Q. 2009. Silicon dual-ring modulator. Opt. Express 17, 23, 20783--20793.\n", "Xu, Q., Fattal, D., and Beausoleil, R. G. 2008. Silicon microring resonators with 1.5-\u03bcm radius. Opt. Express 16, 6, 4309--4315.\n", "Xu, Q., Manipatruni, S., Schmidt, B., Shakya, J., and Lipson, M. 2007. 12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators. Opt. Express 15, 2, 430--436.\n", "Xu, Q., Schmidt, B., Pradhan, S., and Lipson, M. 2005. Micrometre-scale silicon electro-optic modulator. Nature 435, 7040, 325--327.\n", "Xu, Q., Schmidt, B., Shakya, J., and Lipson, M. 2006. Cascaded silicon micro-ring modulators for WDM optical interconnection. Opt. Express 14, 20, 9431--9435.\n", "Xue, J., Garg, A., Ciftcioglu, B., Wang, S., Hu, J., Savidis, I., Jain, M., Huang, M., Wu, H., Friedman, E. G., Wicks, G. W., and Moore, D. 2008. An intra-chip free-space optical interconnect. In Proceedings of the 3rd Workshop on Chip Multiprocessor Memory Systems and Interconnects.\n", "Yin, T., Cohen, R., Morse, M. M., Sarid, G., Chetrit, Y., Rubin, D., and Paniccia, M. J. 2007. 31 GHz Ge n-i-p waveguide photodetectors on silicon-on-insulator substrate. Opt. Express 15, 21, 13965--13971.\n", "Yoo, S. 2009. Future prospects of silicon photonics in next generation communication and computing systems. Electron. Lett. 45, 12, 584--588.\n", "Young, I., Mohammed, E., Liao, J., Kern, A., Palermo, S., Block, B., Reshotko, M., and Chang, P. 2010. Optical i/o technology for tera-scale computing. IEEE J. Solid-State Circuits 45, 1, 235--248.\n", "Yu, Z. and Fan, S. 2009. Complete optical isolation created by indirect interband photonic transitions. Nature Photon. 3, 2, 91--94.\n", "Yue, Y., Zhang, L., Song, M., Beausoleil, R. G., and Willner, A. E. 2009. Higher-order-mode assisted silicon-on-insulator 90 degree polarization rotator. Opt. Express 17, 23, 20694--20699.\n", "Zarlink. 2010. Zarlink Semiconductor. http://www.zarlink.com.\n", "Zhang, L., Li, Y., Song, M., Beausoleil, R. G., and Willner, A. E. 2008a. Data quality dependencies in microring-based DPSK transmitter and receiver. Opt. Express 16, 8, 5739--5745.\n", "Zhang, L., Li, Y., Song, M., Yang, J.-Y., Beausoleil, R. G., and Willner, A. E. 2009. Silicon microring-based signal modulation for chip-scale optical interconnection. Appl. Phys. A 95, 1089--1100.\n", "Zhang, L., Li, Y., Yang, J.-Y., Song, M., Beausoleil, R. G., and Willner, A. E. 2010a. Silicon-based microring resonator modulators for intensity modulation. IEEE J. Select. Topics Quantum Electron. 16, 1, 149--158.\n", "Zhang, L., Song, M., Wu, T., Zou, L., Beausoleil, R. G., and Willner, A. E. 2008a. Embedded ring resonators for microphotonic applications. Opt. Lett. 33, 17, 1978--1980.\n", "Zhang, L., Yang, J.-Y., Li, Y., Song, M., Beausoleil, R. G., and Willner, A. E. 2008b. Monolithic modulator and demodulator of differential quadrature phase-shift keying signals based on silicon microrings. Opt. Lett. 33, 13, 1428--1430.\n", "Zhang, Q. X., Du, Y., Tan, C. W., Zhang, J., Yu, M. B., Yeoh, W. G., Lo, G.-Q., and Kwong, D.-L. 2010b. A silicon platform with MEMS active alignment function and its potential application in Si-photonics packaging. IEEE J. Select. Topics Quantum Electron. 16, 1, 267--275.\n", "Zheng, X., Lexau, J., Luo, Y., Thacker, H., Pinguet, T., Mekis, A., Li, G., Shi, J., Amberg, P., Pinckney, N., Raj, K., Ho, R., Cunningham, J. E., and Krishnamoorthy, A. V. 2010. Ultra-low-energy all-CMOS modulator integrated with driver. Opt. Express 18, 3, 3059--3070.\n", "Zhou, L., Kashiwagi, K., Okamoto, K., Scott, R. P., Fontaine, N. K., Ding, D., Akella, V., and Yoo, S. J. B. 2009a. Towards athermal optically-interconnected computing system using slotted silicon microring resonators and RF-photonic comb generation. Appl. Phys. A 95, 1101--1109.\n", "Zhou, L., Okamoto, K., and Yoo, S. 2009b. Athermalizing and trimming of slotted silicon microring resonators with UV-sensitive PMMA upper-cladding. IEEE Photon. Technol. Lett. 21, 17, 1175--1177.\n", "Zhou, L. and Poon, A. W. 2006. Silicon electro-optic modulators using p-i-n diodes embedded 10-micron-diameter microdisk resonators. Opt. Express 14, 15, 6851--6857.\n", "Zhu, S., Fang, Q., Yu, M. B., Lo, G. Q., and Kwong, D. L. 2009. Propagation losses in undoped and n-doped polycrystalline silicon wire waveguides. Opt. Express 17, 23, 20891--20899.\n", "Zimmermann, L., Tekin, T., Schroeder, H., Dumon, P., and Bogaerts, W. 2008. How to bring nanophotonics to application\u2014silicon photonics packaging. IEEE LEOS Newsl. 22, 6, 4--14.\n", "Zortman, W. A., Trotter, D. C., and Watts, M. R. 2010a. Silicon photonics manufacturing. Opt. Express 18, 23, 23598--23607.\n", "Zortman, W. A., Watts, M. R., Trotter, D. C., Young, R. W., and Lentine, A. L. 2010b. Low-power high-speed silicon microdisk modulators. In Proceedings of the Conference on Lasers and Electro-Optics (CLEO).\n"], "doi": "doi>10.1145/1970406.1970408", "ref_links": {"124": "http://mphotonics.mit.edu.", "73": "http://www.hpl.hp.com/news/2009/oct-dec/cense.html.", "88": "http://www.lanl.gov/roadrunner.", "77": "http://www.innolume.com.", "172": "http://www.top500.org.", "78": "http://www.itrs.net.", "162": "http://www.soitec.com/en/products/soi-products.php.", "137": "http://www.nccs.gov/computing-resources/jaguar.", "65": "http://www.green500.org.", "58": "http://www.gartner.com/it/page.jsp?id=1430013.", "203": "http://www.zarlink.com."}, "abstract": "Moore's Law has set great expectations that the performance of information technology will improve exponentially until at least the end of this decade. Although the physics of silicon transistors alone might allow these expectations to be met, the physics of the long metal wires that cross and connect packages almost certainly will not. Global-level interconnects incorporating large-scale integrated photonics fabricated on the same platform as silicon microelectronics hold the promise of revolutionizing computing by enabling parallel many-core and network switch architectures that combine unprecedented performance and ease of use with affordable power consumption.Over the last decade, remarkable progress has been made in research on low-power silicon photonic devices for interconnect applications, and CMOS-compatible fabrication technologies promise a \u201cMoore's Law for photonics\u201d that could completely change the economics of integrated optics. In this survey, photonic technologies amenable to large-scale CMOS integration are reviewed from the perspective of high-performance interconnects operating over distance scales of 1mm to 100m. An overview of the requirements placed on integrated optical devices by a variety of modern computer applications leads to discussions of active and passive photonic components designed to generate, guide, filter, modulate, and detect light in the telecommunication bands. Critical challenges and prospects for large-scale integration are evaluated with an emphasis on silicon-on-insulator as a platform for photonics.", "authors": [{"name": "raymond g beausoleil", "link": "http://dl.acm.org/author_page.cfm?id=81361599783"}], "title": "Large-scale integrated photonics for high-performance interconnects", "citations": [{"Name": "Shirish Bahirat ", "Country": null, "Affiliation": null}, {"Name": "Sudeep Pasricha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "113\n", "Downloads (6 weeks) ": "12\n", "Downloads (cumulative)": "1518\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "hp laboratories palo alto ca", "city": null, "Name": "raymond g beausoleil"}]}, "Article No.: 7": {"references": ["Ahn, D., yin Hong, C., Liu, J., Giziewicz, W., Beals, M., Kimerling, L. C., Michel, J., Chen, J., and K\u00e4rtner, F. X. 2007. High performance, waveguide integrated ge photodetectors. Opt. Express 15, 7, 3916--3921.\n", "Assefa, S., Xia, F., Bedell, S. W., Zhang, Y., Topuria, T., Rice, P. M., and Vlasov, Y. A. 2010. Cmos-integrated high-speed msm germanium waveguide photodetector. Opt. Express 18, 5, 4986--4999.\n", "Christopher Batten , Ajay Joshi , Jason Orcutt , Anatol Khilo , Benjamin Moss , Charles W. Holzwarth , Milo\u0161 A. Popovic , Hanqing Li , Henry I. Smith , Judy L. Hoyt , Franz X. Kartner , Rajeev J. Ram , Vladimir Stojanovic , Krste Asanovic, Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics, IEEE Micro, v.29 n.4, p.8-21, July 2009[doi>10.1109/MM.2009.60]\n", "Beausoleil, R., Ahn, J., Binkert, N., Davis, A., Fattal, D., Fiorentino, M., Jouppi, N. P., McLaren, M., Santori, C. M., Schreiber, R. S., Spillane, S. M., Vantrease, D., and Xu, Q. 2008. A nanophotonic interconnect for high-performance many-core computation. Proceedings of the Integrated Photonics and Nanophotonics Research and Applications Topical Meeting.\n", "Biberman, A., Lee, B. G., Sherwood-Droz, N., Lipson, M., and Bergman, K. 2010a. Broadband operation of nanophotonic router for silicon photonic networks-on-chip. Photon. Technol. Lett., IEEE 22, 12, 926--928.\n", "Biberman, A., Lira, H. L., Padmaraju, K., Ophir, N., Lipson, M., and Bergman, K. 2010b. Broadband cmos-compatible silicon photonic electro-optic switch for photonic networks-on-chip. In Conference on Lasers and Electro-Optics. Proceedings of the Conference on Lasers and Electro-Optics.\n", "Bogaerts, W., Dumon, P., Thourhout, D. V., and Baets, R. 2007. Low-loss, low-cross-talk crossings for silicon-on-insulator nanophotonic waveguides. Opt. Lett. 32, 19, 2801--2803.\n", "Bradley, J. D. B., Jessop, P. E., and Knights, A. P. 2005. Silicon waveguide-integrated optical power monitor with enhanced sensitivity at 1550 nm. Appl. Phys. Lett. 86, 24, 241103--241103--3.\n", "Chan, J., Hendry, G., Biberman, A., and Bergman, K. 2010a. Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis. J. Lightwave Techn. 28, 9, 1305--1315.\n", "Chan, J., Hendry, G., Biberman, A., and Bergman, K. 2010b. Architectural exploration of chip-scale photonic interconnection network designs using physical-layer analysis. J. Lightwave Techn. 28, 9.\n", "Chen, L. and Lipson, M. 2009. Ultra-low capacitance and high speed germaniumphotodetectors on silicon. Opt. Express 17, 10, 7901--7906.\n", "Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555809]\n", "Colace, L., Altieri, G., and Assanto, G. 2006. Waveguide photodetectors for the near-infrared in polycrystalline germanium on silicon. IEEE Photon. Techn. Lett. IEEE.\n", "Dong, P., Preble, S. F., and Lipson, M. 2007. All-optical compact silicon comb switch. Opt. Express 15, 15, 9600--9605.\n", "Fang, Q., Song, J. F., Tao, S. H., Yu, M. B., Lo, G. Q., and Kwong, D. L. 2008. Low loss (6.45db/cm) sub-micronpolycrystalline silicon waveguide integratedwith efficient sion waveguide coupler. Opt. Express 16, 9, 6425--6432.\n", "Geis, M. W., Spector, S. J., Grein, M. E., Yoon, J. U., Lennon, D. M., and Lyszczarz, T. M. 2009. Silicon waveguide infrared photodiodes with >35 ghz bandwidth and phototransistors with 50 aw-1 response. Opt. Express 17, 7, 5193--5204.\n", "Gondarenko, A., Levy, J. S., and Lipson, M. 2009. High confinement micron-scale silicon nitride high q ring resonator. Opt. Express 17, 14, 11366--11370.\n", "Gubenko, A., Krestnikov, I., Livshtis, D., Mikhrin, S., Kovsh, A., West, L., Bornholdt, C., Grote, N., and Zhukov, A. 2007. Error-free 10 gbit/s transmission using individual fabry-perot modes of low-noise quantum-dot laser. Electron. Lett. 43, 1430--1431.\n", "Gilbert Hendry , Eric Robinson , Vitaliy Gleyzer , Johnnie Chan , Luca Carloni , Nadya Bliss , Keren Bergman, Circuit-Switched Memory Access in Photonic Interconnection Networks for High-Performance Embedded Computing, Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, p.1-12, November 13-19, 2010[doi>10.1109/SC.2010.13]\n", "Jambois, O., Gourbilleau, F., Kenyon, A. J., Montserrat, J., Rizk, R., and Garrido, B. 2010. Towards population inversion of electrically pumped er ions sensitized by si nanoclusters. Opt. Express 18, 3, 2230--2235.\n", "Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]\n", "Nevin Kirman , Meyrem Kirman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, Leveraging Optical Technology in Future Bus-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.492-503, December 09-13, 2006[doi>10.1109/MICRO.2006.28]\n", "Krishnamoorthy, A., Ho, R., Zheng, X., Schwetman, H., Lexau, J., Koka, P., Li, G., Shubin, I., and Cunningham, J. 2009. Computer systems based on silicon photonic interconnects. Proc. IEEE 97, 7, 1337--1361.\n", "Lee, B., Biberman, A., Chan, J., and Bergman, K. 2010. High-performance modulators and switches for silicon photonic networks-on-chip. IEEE J. Select. Topics Quantum Electro. 16, 1, 6--22.\n", "Lee, B., Biberman, A., Sherwood-Droz, N., Poitras, C., Lipson, M., and Bergman, K. 2009. High-speed 2\u00d7 2 switch for multiwavelength silicon-photonic networks-on-chip. J. Lightwave Technol. 27, 14, 2900--2907.\n", "Lee, B., Chen, X., Biberman, A., Liu, X., Hsieh, I.-W., Chou, C.-Y., Dadap, J., Xia, F., Green, W., Sekaric, L., Vlasov, Y., Osgood, R., and Bergman, K. 2008a. Ultrahigh-bandwidth silicon photonic nanowire waveguides for on-chip networks. IEEE Photonics Techn. Lett. 20, 6, 398--400.\n", "Lee, B. G., Biberman, A., Dong, P., Lipson, M., and Bergman, K. 2008b. All-optical comb switch for multiwavelength message routign in silicon photonic networks. IEEE Photon. Techno. Lett. 20, 10, 767--769.\n", "Levy, J. S., Gondarenko, A., Foster, M. A., Turner-Foster, A. C., Gaeta, A. L., and Lipson, M. 2010. CMOS-compatible multiple-wavelength oscillator for on-chip optical interconnects. Nature Photon. 4, 37--40.\n", "Liang, D. and Bowers, J. E. 2010. Recent progress in lasers on silicon. Nature Photon. 4, 511--517.\n", "Liang, T. K. and Tsang, H. K. 2004. Role of free carriers from two-photon absorption in raman amplification in silicon-on-insulator waveguides. Appl. Phy. Lett. 84, 15, 2745--2747.\n", "Lipson, M. 2005. Guiding, modulating, and emitting light on silicon-challenges and opportunities. J. Lightwave Technol. 23, 12, 4222--4238.\n", "Lira, H. L. R., Manipatruni, S., and Lipson, M. 2009. Broadband hitless silicon electro-optic switch for on-chip optical networks. Opt. Express 17, 25, 22271--22280.\n", "Liu, J., Sun, X., Camacho-Aguilera, R., Kimerling, L. C., and Michel, J. 2010. Ge-on-si laser operating at room temperature. Opt. Lett. 35, 5, 679--681.\n", "Livshits, D., Yin, D., Gubenko, A., Krestnikov, I., Mikhrin, S., Kovsh, A., and Wojcik, G. 2010. Cost-effective wdm optical interconnects enabled by quantum dot comb lasers. Proc. SPIE: Optoelectron. Interconnects Compon. Integration 7607, 1.\n", "Nir Magen , Avinoam Kolodny , Uri Weiser , Nachum Shamir, Interconnect-power dissipation in a microprocessor, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966750]\n", "Manipatruni, S., Preston, K., Chen, L., and Lipson, M. 2010. Ultra-low voltage, ultra-small mode volume silicon microring modulator. Opt. Express 18, 17, 18235--18242.\n", "Manipatruni, S., Xu, Q., Schmidt, B., Shakya, J., and Lipson, M. 2007. High speed carrier injection 18 gb/s silicon micro-ring electro-optic modulator. In Proceedings of the 20th Annual Meeting of the IEEE. Lasers and Electro-Optics Society. 537--538.\n", "Michel, J., Liu, J., and Kimerling, L. C. 2010. High-performance ge-on-si photodetectors. Nature Photon. 4, 527--534.\n", "Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555808]\n", "Michele Petracca , Benjamin G. Lee , Keren Bergman , Luca P. Carloni, Design Exploration of Optical Interconnection Networks for Chip Multiprocessors, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.31-40, August 26-28, 2008[doi>10.1109/HOTI.2008.20]\n", "Popovic, M., Ippen, E., and Kartner, F. 2007. Low-loss bloch waves in open structures and highly compact, efficient si waveguide-crossing arrays. In Proceedings of the 20th Annual Meeting of the IEEE. Lasers and Electro-Optics Society, 56--57.\n", "Preston, K., Dong, P., Schmidt, B., and Lipson, M. 2008. High-speed all-optical modulation using polycrystalline silicon microring resonators. Appl. Phys. Lett. 92, 15, 151104.\n", "Preston, K., Lee, Y. H. D., Zhang, M., and Lipson, M. 2011. Waveguide-integrated telecom-wavelength photodiode in deposited silicon. Opt. Lett. 36, 1, 52--54.\n", "Preston, K., Manipatruni, S., Gondarenko, A., Poitras, C. B., and Lipson, M. 2009. Deposited silicon high-speed integratedelectro-optic modulator. Opt. Express 17, 7, 5118--5124.\n", "Preston, K., Schmidt, B., and Lipson, M. 2007. Polysilicon photonic resonators for large-scale 3d integration of optical networks. Opt. Express 15, 25, 17283--17290.\n", "Robinson, J. T., Preston, K., Painter, O., and Lipson, M. 2008. First-principle derivation of gain in high-index-contrast waveguides. Opt. Express 16, 21, 16659--16669.\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, On the Design of a Photonic Network-on-Chip, Proceedings of the First International Symposium on Networks-on-Chip, p.53-64, May 07-09, 2007[doi>10.1109/NOCS.2007.35]\n", "Shaw, M. J., Guo, J., Vawter, G. A., Habermehl, S., and Sullivan, C. T. 2005. Fabrication techniques for low-loss silicon nitride waveguides. Proc. SPIE: Micromachining Technology for Micro-Optics and Nano-Optics III 5720, 1, 109--118.\n", "Soref, R. A. and Bennett, B. R. 1987. Electrooptical effects in silicon. IEEE J. Quantum Electron., 23, 1, 123--129.\n", "Sun, R., Beals, M., Pomerene, A., Cheng, J., yin Hong, C., Kimerling, L., and Michel, J. 2008. Impedance matching vertical optical waveguide couplers for dense high index contrast circuits. Opt. Express 16, 16, 11682--11690.\n", "Van Campenhout, J., Liu, L., Romeo, P., Van Thourhout, D., Seassal, C., Regreny, P., Di Cioccio, L., Fedeli, J.-M., and Baets, R. 2008. A compact soi-integrated multiwavelength laser source based on cascaded inp microdisks. IEEE Photon. Technol. Lett.\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]\n", "Vivien, L., Osmond, J., F\u00e9d\u00e9li, J.-M., Marris-Morini, D., Crozat, P., Damlencourt, J.-F., Cassan, E., Lecunff, Y., and Laval, S. 2009. 42 ghz p.i.n germanium photodetector integrated in a silicon-on-insulator waveguide. Opt. Express 17, 8, 6252--6257.\n", "Xia, F., Sekaric, L., and Vlasov, Y. 2007. Ultracompact optical buffers on a silicon chip. Nature Photon. 1, 65--71.\n", "Xu, D.-X., Del\u00e2ge, A., McKinnon, R., Vachon, M., Ma, R., Lapointe, J., Densmore, A., Cheben, P., Janz, S., and Schmid, J. H. 2010. Archimedean spiral cavity ring resonators in silicon as ultra-compact optical comb filters. Opt. Express 18, 3, 1937--1945.\n", "Xu, F. and Poon, A. W. 2008. Silicon cross-connect filters using microring resonator coupled multimode-interference-based waveguide crossings. Opt. Express 16, 12, 8649--8657.\n", "Xu, Q., Fattal, D., and Beausoleil, R. G. 2008. Silicon microring resonators with 1.5-\u03bcm radius. Opt. Express 16, 6, 4309--4315.\n", "Yariv, A. 2000. Universal relations for coupling of optical power between microresonators and dielectric waveguides. Electron. Lett. 36, 4, 321--322.\n", "Yerci, S., Li, R., and Negro, L. D. 2010. Electroluminescence from er-doped si-rich silicon nitride light emitting diodes. Appl. Phys. Lett. 97, 8, 081109.\n", "Yin, T., Cohen, R., Morse, M. M., Sarid, G., Chetrit, Y., Rubin, D., and Paniccia, M. J. 2007. 31 ghz ge n-i-p waveguide photodetectors on silicon-on-insulator substrate. Opt. Express 15, 21, 13965--13971.\n", "Young, I., Mohammed, E., Liao, J., Kern, A., Palermo, S., Block, B., Reshotko, M., and Chang, P. 2010. Optical i/o technology for tera-scale computing. IEEE J. Solid-State Circuits, 45, 1, 235--248.\n", "Zheng, X., Lexau, J., Luo, Y., Thacker, H., Pinguet, T., Mekis, A., Li, G., Shi, J., Amberg, P., Pinckney, N., Raj, K., Ho, R., Cunningham, J. E., and Krishnamoorthy, A. V. 2010. Ultra-low-energy all-cmos modulator integrated with driver. Opt. Express 18, 3, 3059--3070.\n", "Zhu, S., Lo, G. Q., and Kwong, D. L. 2010. Low-loss amorphous silicon wire waveguide for integrated photonics: effect of fabrication process and the thermal stability. Opt. Express 18, 24, 25283--25291.\n", "Zortman, W. A., Watts, M. R., Trotter, D. C., Young, R. W., and Lentine, A. L. 2010. Low-power high-speed silicon microdisk modulators. In Conference on Lasers and Electro-Optics. Proceedings of the Conference on Lasers and Electro-Optics.\n"], "doi": "doi>10.1145/1970406.1970409", "ref_links": {}, "abstract": "Integrated photonics has been slated as a revolutionary technology with the potential to mitigate the many challenges associated with on- and off-chip electrical interconnection networks. To date, all proposed chip-scale photonic interconnects have been based on the crystalline silicon platform for CMOS-compatible fabrication. However, maintaining CMOS compatibility does not preclude the use of other CMOS-compatible silicon materials such as silicon nitride and polycrystalline silicon. In this work, we investigate utilizing devices based on these deposited materials to design photonic networks with multiple layers of photonic devices. We apply rigorous device optimization and insertion loss analysis on various network architectures, demonstrating that multilayer photonic networks can exhibit dramatically lower total insertion loss, enabling unprecedented bandwidth scalability. We show that significant improvements in waveguide propagation and waveguide crossing insertion losses resulting from using these materials enables the realization of topologies that were previously not feasible using only the single-layer crystalline silicon approaches.", "authors": [{"name": "aleksandr biberman", "link": "http://dl.acm.org/author_page.cfm?id=81339490317"}, {"name": "kyle preston", "link": "http://dl.acm.org/author_page.cfm?id=81486649691"}, {"name": "gilbert hendry", "link": "http://dl.acm.org/author_page.cfm?id=81442603289"}, {"name": "nicolas sherwood-droz", "link": "http://dl.acm.org/author_page.cfm?id=81486656383"}, {"name": "johnnie chan", "link": "http://dl.acm.org/author_page.cfm?id=81442609256"}, {"name": "jacob s levy", "link": "http://dl.acm.org/author_page.cfm?id=81486645381"}, {"name": "michal lipson", "link": "http://dl.acm.org/author_page.cfm?id=81486651170"}, {"name": "keren bergman", "link": "http://dl.acm.org/author_page.cfm?id=81331488587"}], "title": "Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors", "citations": [{"Name": "Anja Von Beuningen ", "Country": null, "Affiliation": null}, {"Name": "Luca Ramini ", "Country": null, "Affiliation": null}, {"Name": "Davide Bertozzi ", "Country": null, "Affiliation": null}, {"Name": "Ulf Schlichtmann", "Country": null, "Affiliation": null}, {"Name": "Jun Pang ", "Country": null, "Affiliation": null}, {"Name": "Christopher Dwyer ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}, {"Name": "Jun Pang ", "Country": null, "Affiliation": null}, {"Name": "Christopher Dwyer ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}, {"Name": "Jun Pang ", "Country": "turkey", "Affiliation": null}, {"Name": "Chris Dwyer ", "Country": "turkey", "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": "turkey", "Affiliation": null}, {"Name": "More is Less", "Country": "turkey", "Affiliation": null}, {"Name": "S\u00e9bastien Le Beux ", "Country": "germany", "Affiliation": null}, {"Name": "Hui Li ", "Country": "germany", "Affiliation": null}, {"Name": "Ian O'Connor ", "Country": "germany", "Affiliation": null}, {"Name": "Kazem Cheshmi ", "Country": "germany", "Affiliation": null}, {"Name": "Xuchen Liu ", "Country": "germany", "Affiliation": null}, {"Name": "Jelena Trajkovic ", "Country": "germany", "Affiliation": null}, {"Name": "Gabriela Nicolescu", "Country": "germany", "Affiliation": null}, {"Name": "Shirish Bahirat ", "Country": null, "Affiliation": null}, {"Name": "Sudeep Pasricha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "90\n", "Downloads (6 weeks) ": "12\n", "Downloads (cumulative)": "738\n", "Citation Count": "9\n"}, "affiliation_data": [{"country": "United Kingdom", "university": null, "affiliation_string": "columbia university new york ny", "city": "york", "Name": "aleksandr biberman"}, {"country": null, "university": null, "affiliation_string": "cornell university ithaca ny", "city": null, "Name": "kyle preston"}, {"country": "United Kingdom", "university": null, "affiliation_string": "columbia university new york ny", "city": "york", "Name": "gilbert hendry"}, {"country": null, "university": null, "affiliation_string": "cornell university ithaca ny", "city": null, "Name": "nicolas sherwood-droz"}, {"country": "United Kingdom", "university": null, "affiliation_string": "columbia university new york ny", "city": "york", "Name": "johnnie chan"}, {"country": null, "university": null, "affiliation_string": "cornell university ithaca ny", "city": null, "Name": "jacob s levy"}, {"country": null, "university": null, "affiliation_string": "cornell university ithaca ny", "city": null, "Name": "michal lipson"}, {"country": "United Kingdom", "university": null, "affiliation_string": "columbia university new york ny", "city": "york", "Name": "keren bergman"}]}, "Article No.: 5": {"references": [], "doi": "doi>10.1145/1970406.1970407", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "li shang", "link": "http://dl.acm.org/author_page.cfm?id=81452601537"}, {"name": "qianfan xu", "link": "http://dl.acm.org/author_page.cfm?id=81486653422"}], "title": "Introduction to nanophotonic communication technology integration", "citations": [], "Metrics": {"Downloads (12 months)": "16\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "310\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of colorado boulder", "city": null, "Name": "li shang"}, {"country": null, "university": null, "affiliation_string": "rice university", "city": null, "Name": "qianfan xu"}]}}, "date": {"month": "June", "year": "2011"}}}, "Volume8": {"Issue4": {"articles": {"Article No.: 34": {"references": ["Zahra Abbasi , Georgios Varsamopoulos , Sandeep K. S. Gupta, TACOMA: Server and workload management in internet data centers considering cooling-computing power trade-off and energy proportionality, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.2, p.1-37, June 2012[doi>10.1145/2207222.2207227]\n", "Zahra Abbasi , Georgios Varsamopoulos , Sandeep K. S. Gupta, Thermal aware server provisioning and workload distribution for internet data centers, Proceedings of the 19th ACM International Symposium on High Performance Distributed Computing, June 21-25, 2010, Chicago, Illinois[doi>10.1145/1851476.1851493]\n", "Luiz Andr\u00e9 Barroso , Urs H\u00f6lzle, The Case for Energy-Proportional Computing, Computer, v.40 n.12, p.33-37, December 2007[doi>10.1109/MC.2007.443]\n", "Paul B. Beskow , Knut-Helge Vik , P\u00e5l Halvorsen , Carsten Griwodz, The partial migration of game state and dynamic server selection to reduce latency, Multimedia Tools and Applications, v.45 n.1-3, p.83-107, October   2009[doi>10.1007/s11042-009-0287-7]\n", "Niv Buchbinder , Navendu Jain , Ishai Menache, Online job-migration for reducing the electricity bill in the cloud, Proceedings of the 10th international IFIP TC 6 conference on Networking, May 09-13, 2011, Valencia, Spain\n", "Robert D. Carr , Lisa K. Fleischer , Vitus J. Leung , Cynthia A. Phillips, Strengthening integrality gaps for capacitated network design and covering problems, Proceedings of the eleventh annual ACM-SIAM symposium on Discrete algorithms, p.106-115, January 09-11, 2000, San Francisco, California, USA\n", "Jeffrey S. Chase , Darrell C. Anderson , Prachi N. Thakar , Amin M. Vahdat , Ronald P. Doyle, Managing energy and server resources in hosting centers, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada[doi>10.1145/502034.502045]\n", "Yiyu Chen , Amitayu Das , Wubi Qin , Anand Sivasubramaniam , Qian Wang , Natarajan Gautam, Managing server energy and operational costs in hosting centers, ACM SIGMETRICS Performance Evaluation Review, v.33 n.1, June 2005[doi>10.1145/1071690.1064253]\n", "Byung-Gon Chun , Gianluca Iannaccone , Giuseppe Iannaccone , Randy Katz , Gunho Lee , Luca Niccolini, An energy case for hybrid datacenters, ACM SIGOPS Operating Systems Review, v.44 n.1, January 2010[doi>10.1145/1740390.1740408]\n", "Alysson M. Costa, A survey on benders decomposition applied to fixed-charge network design problems, Computers and Operations Research, v.32 n.6, p.1429-1450, June 2005[doi>10.1016/j.cor.2003.11.012]\n", "Emens, M., Ford, D., Kraft, R., and Tewari, G. 2003. Method of automatically selecting a mirror server for web-based client-host interaction. Patent 6,606,643.\n", "Femp and GSA. 2010. Quick start guide to increase data center energy efficiency. Tech. rep., General Services Administration (GSA) and the Federal Energy Management Program (FEMP).\n", "Sandeep K.  S. Gupta , Rose Robin Gilbert , Ayan Banerjee , Zahra Abbasi , Tridib Mukherjee , Georgios Varsamopoulos, GDCSim: A tool for analyzing Green Data Center design and resource management techniques, Proceedings of the 2011 International Green Computing Conference and Workshops, p.1-8, July 25-28, 2011[doi>10.1109/IGCC.2011.6008612]\n", "Gupta, S. K. S., Mukherjee, T., Varsamopoulos, G., and Banerjee, A. 2011b. Research directions in energy-sustainable cyber-physical systems. Elsevier Sustain. Comput. 1, 1, 57--74.\n", "Gupta, S. K. S., Varsamopoulos, G., Haywood, A., Phelan, P., and Mukherjee, T. 2012. Handbook of Energy-Aware and Green Computing. No. 45, Chapman and Hall/CRC, Chapter BlueTool: Using a computing systems research infrastructure tool to design and test green and sustainable data centers.\n", "Chung-Hsing Hsu , Stephen W. Poole, Power signature analysis of the SPECpower_ssj2008 benchmark, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.227-236, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762739]\n", "Koomey, J. G., Belady, C., Patterson, M., Santos, A., and Lange, K.-D. 2009. Assessing trends over time in performance, costs and energy use for servers. Tech. rep., Microsoft Corp. and Intel Corp.\n", "Andrew Krioukov , Prashanth Mohan , Sara Alspaugh , Laura Keys , David Culler , Randy H. Katz, NapSAC: design and implementation of a power-proportional web cluster, Proceedings of the first ACM SIGCOMM workshop on Green networking, August 30-30, 2010, New Delhi, India[doi>10.1145/1851290.1851294]\n", "Krumke, S., Noltemeier, H., Schwarz, S., Wirth, H.-C., and Ravi, R. 1998. Flow improvement and network flows with fixed costs. OR 98.\n", "Karthik Kumar , Yung-Hsiang Lu, Cloud Computing for Mobile Users: Can Offloading Computation Save Energy?, Computer, v.43 n.4, p.51-56, April 2010[doi>10.1109/MC.2010.98]\n", "Dara Kusic , Jeffrey O. Kephart , James E. Hanson , Nagarajan Kandasamy , Guofei Jiang, Power and performance management of virtualized computing environments via lookahead control, Cluster Computing, v.12 n.1, p.1-15, March     2009[doi>10.1007/s10586-008-0070-y]\n", "Kien Le , Ozlem Bilgir , Ricardo Bianchini , Margaret Martonosi , Thu D. Nguyen, Managing the cost, energy consumption, and carbon footprint of internet services, ACM SIGMETRICS Performance Evaluation Review, v.38 n.1, June 2010[doi>10.1145/1811099.1811085]\n", "Lin, M., Wierman, A., Andrew, L., and Thereska, E. 2011. Dynamic right-sizing for power-proportional data centers. In Proceedings of the IEEE InfoCom Conference on Computer Communications, Joint Conference of the Computer and Communications Societies (InfoCom'11). 10--15.\n", "Zhenhua Liu , Minghong Lin , Adam Wierman , Steven H. Low , Lachlan L.H. Andrew, Greening geographical load balancing, Proceedings of the ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, June 07-11, 2011, San Jose, California, USA[doi>10.1145/1993744.1993767]\n", "Asfandyar Qureshi , Rick Weber , Hari Balakrishnan , John Guttag , Bruce Maggs, Cutting the electric bill for internet-scale systems, Proceedings of the ACM SIGCOMM 2009 conference on Data communication, August 16-21, 2009, Barcelona, Spain[doi>10.1145/1592568.1592584]\n", "Lei Rao , Xue Liu , Marija Ilic , Jie Liu, MEC-IDC: joint load balancing and power control for distributed Internet Data Centers, Proceedings of the 1st ACM/IEEE International Conference on Cyber-Physical Systems, April 13-15, 2010, Stockholm, Sweden[doi>10.1145/1795194.1795220]\n", "Lei Rao , Xue Liu , Le Xie , Wenyu Liu, Minimizing electricity cost: optimization of distributed internet data centers in a multi-electricity-market environment, Proceedings of the 29th conference on Information communications, p.1145-1153, March 14-19, 2010, San Diego, California, USA\n", "Varsamopoulos, G., Abbasi, Z., and Gupta, S. K. S. 2010. Trends and effects of energy proportionality on server provisioning in data centers. In Proceedings of the International Conference on High Performance Computing (HiPC'10). 1--11.\n", "Georgios Varsamopoulos , Sandeep K.  S. Gupta, Energy Proportionality and the Future: Metrics and Directions, Proceedings of the 2010 39th International Conference on Parallel Processing Workshops, p.461-467, September 13-16, 2010[doi>10.1109/ICPPW.2010.68]\n"], "doi": "doi>10.1145/2367736.2367745", "ref_links": {}, "abstract": "Dynamic Application Hosting Management (DAHM) is proposed for geographically distributed data centers, which decides on the number of active servers and on the workload share of each data center. DAHM achieves cost-efficient application hosting by taking into account: (i) the spatio-temporal variation of energy cost, (ii) the data center computing and cooling energy efficiency, (iii) the live migration cost, and (iv) any SLA violations due to migration overhead or network delay. DAHM is modeled asfixed-charge min-cost flowandmixed integer programmingfor stateless and stateful applications, respectively, and it is shown NP-hard. We also develop heuristic algorithms and prove, when applications are stateless and servers have an identical power consumption model, that the approximation ratio on the minimum total cost is bounded by the number of data centers. Further, the heuristics are evaluated in a simulation study using realistic parameter data; compared to a performance-oriented application assignment, that is, hosting at the data center with the least delay, the potential cost savings of DAHM reaches 33&percnt;. The savings come from reducing the total number of active servers as well as leveraging the cost efficiency of data centers. Through the simulation study, the article further explores how relaxing the delay requirement for a small fraction of users can increase the cost savings of DAHM.", "authors": [{"name": "zahra abbasi", "link": "http://dl.acm.org/author_page.cfm?id=81470644760"}, {"name": "tridib mukherjee", "link": "http://dl.acm.org/author_page.cfm?id=81318495347"}, {"name": "georgios varsamopoulos", "link": "http://dl.acm.org/author_page.cfm?id=81100038670"}, {"name": "sandeep k s gupta", "link": "http://dl.acm.org/author_page.cfm?id=81452612965"}], "title": "DAHM: A green and dynamic web application hosting manager across geographically distributed data centers", "citations": [{"Name": "Zahra Abbasi ", "Country": null, "Affiliation": null}, {"Name": "Georgios Varsamopoulos ", "Country": null, "Affiliation": null}, {"Name": "Sandeep K. S. Gupta", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "35\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "215\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Grenada", "university": null, "affiliation_string": "arizona state university tempe az", "city": "tempe", "Name": "zahra abbasi"}, {"country": "Grenada", "university": null, "affiliation_string": "arizona state university tempe az", "city": "tempe", "Name": "tridib mukherjee"}, {"country": "Grenada", "university": null, "affiliation_string": "arizona state university tempe az", "city": "tempe", "Name": "georgios varsamopoulos"}, {"country": "Grenada", "university": null, "affiliation_string": "arizona state university tempe az", "city": "tempe", "Name": "sandeep k s gupta"}]}, "Article No.: 32": {"references": ["Tarek F. Abdelzaher , Chenyang Lu, Schedulability Analysis and Utilization Bounds for Highly Scalable Real-Time Services, Proceedings of the Seventh Real-Time Technology and Applications Symposium (RTAS '01), p.15, May 30-June 01, 2001\n", "ACPI. 1999. Advanced configuration and power interface specification revision 4.0a. http://www.acpi. info/DOWNLOADS/ACPIspec40a.pdf.\n", "AEA. 2008. American electronics association report cybernation. http://www.aeanet.org.\n", "Ishfaq Ahmad , Yu-Kwong Kwok, On Exploiting Task Duplication in Parallel Program Scheduling, IEEE Transactions on Parallel and Distributed Systems, v.9 n.9, p.872-892, September 1998[doi>10.1109/71.722221]\n", "I. Ahmad , Jiancong Luo, On using game theory to optimize the rate control in video coding, IEEE Transactions on Circuits and Systems for Video Technology, v.16 n.2, p.209-219, September 2006[doi>10.1109/TCSVT.2005.856899]\n", "Ahmad, I., Khan, S., and Ranka, S. 2008. Using game theory for scheduling tasks on multi-core processors for simultaneous optimization of performance and energy. In Proceedings of the Workshop on NSF Next Generation Software Program in Conjunction with the International Parallel and Distributed Processing Symposium.\n", "Ahmad, I., Arora, R., White, D., Metsis, V., and Ingram, R. 2009. Energy-Constrained scheduling of dags on multiprocessors. In Proceedings of the 1<sup>st</sup> International Conference on Contemporary Computing.\n", "Albonesi, D. 2002. Selective cache ways: On demand cache resource allocation. J. Instruct.-Level Parall.\n", "Tarek A. AlEnawy , Hakan Aydin, Energy-Constrained Scheduling for Weakly-Hard Real-Time Systems, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.376-385, December 05-08, 2005[doi>10.1109/RTSS.2005.18]\n", "AMD. 2008. Amd firestream 9170 stream processor. http://ati.amd.com/technology/streamcomputing/product_firestream_9170.html.\n", "Andrae, M. 1991. Biomass burning: Its history, use, and distribution and its impacts on the environmental quality and global change. In Global Biomass Burning: Atmospheric, Climatic, and Biosphere Implications, J. S. Levine, Ed., MIT Press, Cambridge, MA, 3--21.\n", "Atlas Collaboration. 1999. Atlas physics and detector performance. Tech. des. rep. LHCC.\n", "Hakan Aydin , Rami Melhem , Daniel Mosse\u00e9 , Pedro Mej\u00eda-Alvarez, Optimal Reward-Based Scheduling for Periodic Real-Time Tasks, IEEE Transactions on Computers, v.50 n.2, p.111-130, February 2001[doi>10.1109/12.908988]\n", "Hakan Aydin , Rami Melhem , Daniel Moss\u00e9 , Pedro Mej\u00eda-Alvarez, Power-Aware Scheduling for Periodic Real-Time Tasks, IEEE Transactions on Computers, v.53 n.5, p.584-600, May 2004[doi>10.1109/TC.2004.1275298]\n", "Architectural and Compiler Strategies for Dynamic Power Management in the COPPER Project, Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'01), p.25, January 18-19, 2001\n", "Bader, D., Li, Y., Li, T., and Sachdeva, V. 2005. BioPerf: A benchmark suite to evaluate high-performance computer architecture on bioinformatics applications. In Proceedings of the IEEE International Symposium on Workload Characterization.\n", "Woongki Baek , Trishul M. Chilimbi, Green: a framework for supporting energy-conscious programming using controlled approximation, Proceedings of the 2010 ACM SIGPLAN conference on Programming language design and implementation, June 05-10, 2010, Toronto, Ontario, Canada[doi>10.1145/1806596.1806620]\n", "Min Bao , Alexandru Andrei , Petru Eles , Zebo Peng, On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630039]\n", "Bland, B. 2006. Leadership computing facility. Presented at The Fall Creek Falls Workshop.\n", "Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999[doi>10.1109/40.782564]\n", "Brook, B. and Rajamani, K. 2003. Dynamic power management for embedded systems. In Proceedings of the IEEE International Systems-on-Chip (SOC) Conference.\n", "David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]\n", "Burd, T., Pering, T., Stratakos, A., and Brodersen, R. 2000. Dynamic voltage scaled microprocessor system. IEEE J. Solid-State Circ. 35, 11, 1571--1580.\n", "Giorgio Buttazzo, Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications, Springer Publishing Company, Incorporated, 2010\n", "Cavium Networks. 2008. Octeon plus cn58xx multi-core mips64 based soc processors. http://www. caviumnetworks.com/OCTEON-Plus_CN58XX.html.\n", "Chandrakasan, A., Sheng, S., and Brodersen, R. 1992. Low-Power cmos digital design. IEEE J. Solid-State Circ. 27, 4, 473--484.\n", "Fay Chang , Keith I. Farkas , Parthasarathy Ranganathan, Energy-driven statistical sampling: detecting software hotspots, Proceedings of the 2nd international conference on Power-aware computer systems, February 02-02, 2002, Cambridge, MA, USA\n", "Prabhat Mishra , Mingsong Chen, Efficient Techniques for Directed Test Generation Using Incremental Satisfiability, Proceedings of the 2009 22nd International Conference on VLSI Design, p.65-70, January 05-09, 2009[doi>10.1109/VLSI.Design.2009.72]\n", "Eui-Young Chung , Luca Benini , Giovanni De Micheli, Dynamic power management using adaptive learning tree, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.274-279, November 07-11, 1999, San Jose, California, USA\n", "CMS Collaboration. 2012. Cms data grid system overview and requirements. CMS note 037.\n", "Darema, F. 2005. Grid computing and beyond: The context of dynamic data driven applications systems. Proc. IEEE 93, 3, 692--697.\n", "DataQuest. 1992. http://data1.cde.ca.gov/dataquest/.\n", "Vinay Devadas , Fei Li , Hakan Aydin, Competitive Analysis of Energy-Constrained Real-Time Scheduling, Proceedings of the 2009 21st Euromicro Conference on Real-Time Systems, p.217-226, July 01-03, 2009[doi>10.1109/ECRTS.2009.12]\n", "E. N. Elnozahy , Michael Kistler , Ramakrishnan Rajamony, Energy-efficient server clusters, Proceedings of the 2nd international conference on Power-aware computer systems, February 02-02, 2002, Cambridge, MA, USA\n", "Wes Felter , Karthick Rajamani , Tom Keller , Cosmin Rusu, A performance-conserving approach for reducing peak power consumption in server systems, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts[doi>10.1145/1088149.1088188]\n", "Wu-chun Feng , Kirk Cameron, The Green500 List: Encouraging Sustainable Supercomputing, Computer, v.40 n.12, p.50-55, December 2007[doi>10.1109/MC.2007.445]\n", "Jason Flinn , M. Satyanarayanan, Managing battery lifetime with energy-aware adaptation, ACM Transactions on Computer Systems (TOCS), v.22 n.2, p.137-179, May 2004[doi>10.1145/986533.986534]\n", "Foster, I. and Kesselman, C. 1997. Globus: A metacomputing infrastructure toolkit. Int. J. Supercomput. Appl. 11, 2, 115--128.\n", "Anshul Gandhi , Mor Harchol-Balter , Rajarshi Das , Charles Lefurgy, Optimal power allocation in server farms, Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems, June 15-19, 2009, Seattle, WA, USA[doi>10.1145/1555349.1555368]\n", "Rong Ge , Xizhou Feng , Kirk W. Cameron, Performance-constrained Distributed DVS Scheduling for Scientific Applications on Power-aware Clusters, Proceedings of the 2005 ACM/IEEE conference on Supercomputing, p.34, November 12-18, 2005[doi>10.1109/SC.2005.57]\n", "Rong Ge , Xizhou Feng , Shuaiwen Song , Hung-Ching Chang , Dong Li , Kirk W. Cameron, PowerPack: Energy Profiling and Analysis of High-Performance Systems and Applications, IEEE Transactions on Parallel and Distributed Systems, v.21 n.5, p.658-671, May 2010[doi>10.1109/TPDS.2009.76]\n", "Ghasemazar, M., Pakbaznia, E., and Pedram, M. 2010. Minimizing energy consumption of a chip multiprocessor through simultaneous core consolidation and dvfs. In Proceedings of the IEEE International Symposium on Circuits and Systems. 49--52.\n", "Nevine AbouGhazaleh , Daniel Moss\u00e9 , Bruce Childers , Rami Melhem , Matthew Craven, Collaborative Operating System and Compiler Power Management for Real-Time Applications, Proceedings of the The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, p.133, May 27-30, 2003\n", "Chris Gniady , Y Charlie Hu , Yung-Hsiang Lu, Program Counter Based Techniques for Dynamic Power Management, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.24, February 14-18, 2004[doi>10.1109/HPCA.2004.10021]\n", "Gonzalez, R. and Horowitz, M. 1996. Energy dissipation in general-purpose microprocessors. IEEE J. Solid-State Circ. 31, 9, 1277--1284.\n", "Green Grid. 2012. http://www.thegreengrid.org/home.\n", "Z. Huang , S. Malik, Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks, Proceedings of the conference on Design, automation and test in Europe, p.735, March 2001, Munich, Germany\n", "Henry Hoffmann , Stelios Sidiroglou , Michael Carbin , Sasa Misailovic , Anant Agarwal , Martin Rinard, Dynamic knobs for responsive power-aware computing, ACM SIGPLAN Notices, v.46 n.3, March 2011[doi>10.1145/1961296.1950390]\n", "Ravindra Jejurikar , Cristiano Pereira , Rajesh Gupta, Leakage aware dynamic voltage scaling for real-time embedded systems, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996650]\n", "Ravindra Jejurikar , Rajesh Gupta, Dynamic slack reclamation with procrastination scheduling in real-time embedded systems, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065612]\n", "Ravindra Jejurikar , Rajesh Gupta, Energy Aware Non-Preemptive Scheduling for Hard Real-Time Systems, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.21-30, July 06-08, 2005[doi>10.1109/ECRTS.2005.13]\n", "Natalie Enright Jerger , Dana Vantrease , Mikko Lipasti, An Evaluation of Server Consolidation Workloads for Multi-Core Designs, Proceedings of the 2007 IEEE 10th International Symposium on Workload Characterization, p.47-56, September 27-29, 2007[doi>10.1109/IISWC.2007.4362180]\n", "Kamil, S., Shalf, J., and Strohmaier, E. 2008. Power efficiency in high performance computing. In Proceedings of the IEEE International Symposium on Distributed Processing (IPDPS'08). 1--8.\n", "Kang, J. and Ranka, S. 2008a. DVS based energy minimization algorithm for parallel machines. In Proceedings of the IEEE International Symposium on Distributed Processing (IPDPS'08). 1--12.\n", "Jaeyeon Kang , Sanjay Ranka, Dynamic Algorithms for Energy Minimization on Parallel Machines, Proceedings of the 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008), p.399-406, February 13-15, 2008[doi>10.1109/PDP.2008.72]\n", "Samee Ullah Khan , Ishfaq Ahmad, Non-cooperative, semi-cooperative, and cooperative games-based grid resource allocation, Proceedings of the 20th international conference on Parallel and distributed processing, p.121-121, April 25-29, 2006, Rhodes Island, Greece\n", "Samee Ullah Khan , Ishfaq Ahmad, A cooperative game theoretical replica placement technique, Proceedings of the 13th International Conference on Parallel and Distributed Systems, p.1-8, December 05-07, 2007[doi>10.1109/ICPADS.2007.4447750]\n", "Khanna, G., Beaty, K., Kar, G., and Kochut, A. 2006. Application performance management in virtualized server environments. In Proceedings of the 10<sup>th</sup> IEEE/IFIP Network Operations and Management Symposium (NOMS'06). 373--381.\n", "Kyong Hoon Kim , Rajkumar Buyya , Jong Kim, Power Aware Scheduling of Bag-of-Tasks Applications with Deadline Constraints on DVS-enabled Clusters, Proceedings of the Seventh IEEE International Symposium on Cluster Computing and the Grid, p.541-548, May 14-17, 2007[doi>10.1109/CCGRID.2007.85]\n", "Kremer, U., Hicks, J., and Rehg, J. M. 2000. Compiler-Directed remote task execution for power management. In Proceedings of the Workshop on Compilers and Operating Systems for Low Power.\n", "Dara Kusic , Jeffrey O. Kephart , James E. Hanson , Nagarajan Kandasamy , Guofei Jiang, Power and performance management of virtualized computing environments via lookahead control, Cluster Computing, v.12 n.1, p.1-15, March     2009[doi>10.1007/s10586-008-0070-y]\n", "Yu-Kwong Kwok , Ishfaq Ahmad, Dynamic Critical-Path Scheduling: An Effective Technique for Allocating Task Graphs to Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.7 n.5, p.506-521, May 1996[doi>10.1109/71.503776]\n", "Lammie, M., Brenner, P., and Thain, D. 2009. Scheduling grid workloads on multicore clusters to minimize energy and maximize performance. In Proceedings of the 10<sup>th</sup> IEEE/ACM International Conference on Grid Computing. 145--152.\n", "Young Choon Lee , Albert Y. Zomaya, Practical Scheduling of Bag-of-Tasks Applications on Grids with Dynamic Resilience, IEEE Transactions on Computers, v.56 n.6, p.815-825, June 2007[doi>10.1109/TC.2007.1042]\n", "Young Choon Lee , Albert Y. Zomaya, Minimizing Energy Consumption for Precedence-Constrained Applications Using Dynamic Voltage Scaling, Proceedings of the 2009 9th IEEE/ACM International Symposium on Cluster Computing and the Grid, p.92-99, May 18-21, 2009[doi>10.1109/CCGRID.2009.16]\n", "Keqin Li, Performance Analysis of Power-Aware Task Scheduling Algorithms on Multiprocessor Computers with Dynamic Voltage and Speed, IEEE Transactions on Parallel and Distributed Systems, v.19 n.11, p.1484-1497, November 2008[doi>10.1109/TPDS.2008.122]\n", "Liang, Y. and Ahmad, I. 2006. Power and distortion optimization for ubiquitous video coding. In Proceedings of the International Conference on Image Processing (ICIP'06).\n", "Hui Liu , Zili Shao , Meng Wang , Ping Chen, Overhead-Aware System-Level Joint Energy and Performance Optimization for Streaming Applications on Multiprocessor Systems-on-Chip, Proceedings of the 2008 Euromicro Conference on Real-Time Systems, p.92-101, July 02-04, 2008[doi>10.1109/ECRTS.2008.18]\n", "Loveday, J. 2002. The sloan digital sky survey. Contemp. Phys. 43.\n", "Yung-Hsiang Lu , Luca Benini , Giovanni De Micheli, Low-power task scheduling for multiple devices, Proceedings of the eighth international workshop on Hardware/software codesign, p.39-43, May 2000, San Diego, California, USA[doi>10.1145/334012.334020]\n", "Jiong Luo , Niraj K. Jha, Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California\n", "Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]\n", "Microsoft. 2007a. Microsoft whitepaper, application power management best practices for windows vista. http://www.microsoft.com/whdc/system/pnppwr/powermgmt/PM_apps.mspx.\n", "Microsoft. 2007b. Microsoft whitepaper, processor power management in windows vista and windows server 2008. http://www.microsoft.com/whdc/system/pnppwr/powermgmt/ProcPowerMgmt.mspx.\n", "Ramesh Mishra , Namrata Rastogi , Dakai Zhu , Daniel Moss\u00e9 , Rami Melhem, Energy Aware Scheduling for Distributed Real-Time Systems, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.21.2, April 22-26, 2003\n", "Bren Mochocki , Xiaobo Sharon Hu , Gang Quan, Transition-overhead-aware voltage scheduling for fixed-priority real-time systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.11-es, April 2007[doi>10.1145/1230800.1230803]\n", "Montet, C. and Serra, D. 2003. Game Theory and Economics. Palgrave Macmillan.\n", "MPI-Forum. 2008. MPI: A message-passing interface standard. http://www.mpi-gotum.org/docs/mpi-1.3/mpi-report-1.3-2008-05.30.pdf.\n", "NASAES. 2012. Nasa earth science. http://science.nasa.gov/earth-science/.\n", "Ripal Nathuji , Canturk Isci , Eugene Gorbatov , Karsten Schwan, Providing platform heterogeneity-awareness for data center power management, Cluster Computing, v.11 n.3, p.259-271, September 2008[doi>10.1007/s10586-008-0054-y]\n", "Newegg. 2008. AMD phenom 9850 specifications. http://ww.newegg.com/Product/Product.aspx&quest;Item=N82&num;16819103249.\n", "S. Oikawa , R. Rajkumar, Portable RK: A Portable Resource Kernel for Guaranteed and Enforced Timing Behavior, Proceedings of the Fifth IEEE Real-Time Technology and Applications Symposium, p.111, June 02-04, 1999\n", "ORNL. 2012. OLCF jaguar. http://www.olcf.ornl.gov/computing-resources/jaguar/.\n", "Trevor Pering , Thomas Burd , Robert Brodersen, Voltage scheduling in the IpARM microprocessor system, Proceedings of the 2000 international symposium on Low power electronics and design, p.96-101, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344530]\n", "Trevor Pering , Yuvraj Agarwal , Rajesh Gupta , Roy Want,CoolSpots: reducing the power consumption of wireless mobile devices with multiple radio interfaces, Proceedings of the 4th international conference on Mobile systems, applications and services, June 19-22, 2006, Uppsala, Sweden[doi>10.1145/1134680.1134704]\n", "Vinicius Petrucci , Orlando Loques , Daniel Moss\u00e9, Dynamic optimization of power and performance for virtualized server clusters, Proceedings of the 2010 ACM Symposium on Applied Computing, March 22-26, 2010, Sierre, Switzerland[doi>10.1145/1774088.1774144]\n", "Xuan Qi , Dakai Zhu, Power Management for Real-Time Embedded Systems on Block-Partitioned Multicore Platforms, Proceedings of the 2008 International Conference on Embedded Software and Systems, p.110-117, July 29-31, 2008[doi>10.1109/ICESS.2008.43]\n", "Ranvijay, Y. R. S. and Agrawal, S. 2010. Efficient energy constrained scheduling approach for dynamic real-time system. In Proceedings of the 1<sup>st</sup> International Conference on Parallel Distributed and Grid Computing (PDGC'10). 284--289.\n", "Marcus T. Schmitz , Bashir M. Al-Hashimi, Considering power variations of DVS processing elements for energy minimisation in distributed systems, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montr\u00e9al, P.Q., Canada[doi>10.1145/500001.500060]\n", "Euiseong Seo , Jinkyu Jeong , Seonyeong Park , Joonwon Lee, Energy Efficient Scheduling of Real-Time Tasks on Multicore Processors, IEEE Transactions on Parallel and Distributed Systems, v.19 n.11, p.1540-1552, November 2008[doi>10.1109/TPDS.2008.104]\n", "C. Selvakumar , C. Siva Ram Murthy, Scheduling Precedence Constrained Task Graphs with Non-Negligible Intertask Communication onto Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.5 n.3, p.328-336, March 1994[doi>10.1109/71.277783]\n", "Youngsoo Shin , Kiyoung Choi, Power conscious fixed priority scheduling for hard real-time systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.134-139, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309901]\n", "Shekhar Srikantaiah , Aman Kansal , Feng Zhao, Energy aware consolidation for cloud computing, Proceedings of the 2008 conference on Power aware computing and systems, p.10-10, December 07, 2008, San Diego, California\n", "Quentin F. Stout, Minimizing peak energy on mesh-connected systems, Proceedings of the eighteenth annual ACM symposium on Parallelism in algorithms and architectures, July 30-August 02, 2006, Cambridge, Massachusetts, USA[doi>10.1145/1148109.1148168]\n", "Riky Subrata , Albert Y. Zomaya , Bjorn Landfeldt, A Cooperative Game Framework for QoS Guided Job Allocation Schemes in Grids, IEEE Transactions on Computers, v.57 n.10, p.1413-1422, October 2008[doi>10.1109/TC.2008.79]\n", "Vishnu Swaminathan , Krishnendu Chakrabarty, Pruning-based, energy-optimal, deterministic I/O device scheduling for hard real-time systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.1, p.141-167, February 2005[doi>10.1145/1053271.1053277]\n", "H. Tomiyama , T. Ishihara , A. Inoue , H. Yasuura, Instruction scheduling for power reduction in processor-based system design, Proceedings of the conference on Design, automation and test in Europe, p.855-860, February 23-26, 1998, Le Palais des Congr\u00e9s de Paris, France\n", "Uptime. 2012. Uptime institute. http://uptimeinstitute.org/.\n", "Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]\n", "USEPA. 2007. U.S. environmental protection agency \u201creport to congress on server and data center energy efficiency\u201d public law 109-431, Energy Star Program.\n", "Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005[doi>10.1145/1108956.1108957]\n", "Akshat Verma , Puneet Ahuja , Anindya Neogi, Power-aware dynamic placement of HPC applications, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece[doi>10.1145/1375527.1375555]\n", "Yi Wang , Hui Liu , Duo Liu , Zhiwei Qin , Zili Shao , Edwin H.-M. Sha, Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.2, p.1-32, March 2011[doi>10.1145/1929943.1929946]\n", "Power-Aware Resource Allocation for Independent Tasks in Heterogeneous Real-Time Systems, Proceedings of the 9th International Conference on Parallel and Distributed Systems, p.341, December 17-20, 2002\n", "Yumin Zhang , Xiaobo Sharon Hu , Danny Z. Chen, Task scheduling and voltage selection for energy minimization, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513966]\n", "Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005[doi>10.1145/1067915.1067921]\n", "Sushu Zhang , Karam S. Chatha, Approximation algorithm for the temperature-aware scheduling problem, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "Sushu Zhang , Karam S. Chatha , Goran Konjevod, Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283828]\n", "Dakai Zhu , Rami Melhem , Bruce R. Childers, Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems, IEEE Transactions on Parallel and Distributed Systems, v.14 n.7, p.686-700, July 2003[doi>10.1109/TPDS.2003.1214320]\n", "Feedback EDF Scheduling Exploiting Dynamic Voltage Scaling, Proceedings of the 10th IEEE Real-Time and Embedded Technology and Applications Symposium, p.84, May 25-28, 2004\n", "Jianli Zhuo , Chaitali Chakrabarti, An efficient dynamic task scheduling algorithm for battery powered DVS systems, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121031]\n"], "doi": "doi>10.1145/2367736.2367743", "ref_links": {"9": "http://ati.amd.com/technology/streamcomputing/product_firestream_9170.html.", "77": "http://www.mpi-gotum.org/docs/mpi-1.3/mpi-report-1.3-2008-05.30.pdf.", "73": "http://www.microsoft.com/whdc/system/pnppwr/powermgmt/ProcPowerMgmt.mspx.", "80": "http://ww.newegg.com/Product/Product.aspx&quest;Item=N82&num;16819103249.", "45": "http://www.thegreengrid.org/home.", "72": "http://www.microsoft.com/whdc/system/pnppwr/powermgmt/PM_apps.mspx.", "82": "http://www.olcf.ornl.gov/computing-resources/jaguar/.", "31": "http://data1.cde.ca.gov/dataquest/.", "24": "http://www.", "97": "http://uptimeinstitute.org/.", "78": "http://science.nasa.gov/earth-science/.", "1": "http://www.acpi.", "2": "http://www.aeanet.org."}, "abstract": "Enabled by high-speed networking in commercial, scientific, and government settings, the realm of high performance is burgeoning with greater amounts of computational and storage resources. Large-scale systems such as computational grids consume a significant amount of energy due to their massive sizes. The energy and cooling costs of such systems are often comparable to the procurement costs over a year period. In this survey, we will discuss allocation and scheduling algorithms, systems, and software for reducing power and energy dissipation of workflows on the target platforms of single processors, multicore processors, and distributed systems. Furthermore, recent research achievements will be investigated that deal with power and energy efficiency via different power management techniques and application scheduling algorithms. The article provides a comprehensive presentation of the architectural, software, and algorithmic issues for energy-aware scheduling of workflows on single, multicore, and parallel architectures. It also includes a systematic taxonomy of the algorithms developed in the literature based on the overall optimization goals and characteristics of applications.", "authors": [{"name": "hafiz fahad sheikh", "link": "http://dl.acm.org/author_page.cfm?id=81474657836"}, {"name": "hengxing tan", "link": "http://dl.acm.org/author_page.cfm?id=81550326156"}, {"name": "ishfaq ahmad", "link": "http://dl.acm.org/author_page.cfm?id=81498649836"}, {"name": "sanjay ranka", "link": "http://dl.acm.org/author_page.cfm?id=81498655056"}, {"name": "phanisekhar bv", "link": "http://dl.acm.org/author_page.cfm?id=81550394856"}], "title": "Energy- and performance-aware scheduling of tasks on parallel and distributed systems", "citations": [], "Metrics": {"Downloads (12 months)": "162\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "983\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "university of texas at arlington tx", "city": "arlington", "Name": "hafiz fahad sheikh"}, {"country": "Uruguay", "university": null, "affiliation_string": "university of florida at gainesville fl", "city": "florida", "Name": "hengxing tan"}, {"country": "United States", "university": null, "affiliation_string": "university of texas at arlington tx", "city": "arlington", "Name": "ishfaq ahmad"}, {"country": "Uruguay", "university": null, "affiliation_string": "university of florida at gainesville fl", "city": "florida", "Name": "sanjay ranka"}, {"country": "Uruguay", "university": null, "affiliation_string": "university of florida at gainesville fl", "city": "florida", "Name": "phanisekhar bv"}]}, "Article No.: 26": {"references": [], "doi": "doi>10.1145/2367736.2367737", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "partha pratim pande", "link": "http://dl.acm.org/author_page.cfm?id=81319499120"}, {"name": "amlan ganguly", "link": "http://dl.acm.org/author_page.cfm?id=81317493596"}], "title": "Introduction to the special issue on sustainable and green computing systems", "citations": [], "Metrics": {"Downloads (12 months)": "32\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "412\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "partha pratim pande"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "amlan ganguly"}]}, "Article No.: 27": {"references": ["Amin, S. M. 2009. Smart grid: Opportunities and challenges. In Proceedings of the MIT Energy Conference: Accelerating Change in Global Energy.\n", "Amin, S. M. and Wollenberg, B. F. 2005. Toward a smart grid: Power delivery for the 21<sup>st</sup> century. IEEE Power Energy 3, 5, 34--41.\n", "Luiz Andr\u00e9 Barroso , Urs H\u00f6lzle, The Case for Energy-Proportional Computing, Computer, v.40 n.12, p.33-37, December 2007[doi>10.1109/MC.2007.443]\n", "Bash, C. E., Patel, C., and Sharma, R. K. 2003. Efficient thermal management of data centers -- Immediate and long-term research needs. Int. J. HVAC R. Res. 9, 2.\n", "Bash, C. E., Patel, C. D., and Sharma, R. K. 2006. Dynamic thermal management of air cooled data centers. In Proceedings of the 10<sup>th</sup> Conference on Thermal and Thermomech Phenomena in Electronic Systems (ITHERM'06).\n", "Cullen Bash , George Forman, Cool job allocation: measuring the power savings of placing jobs at cooling-efficient locations in the data center, 2007 USENIX Annual Technical Conference on Proceedings of the USENIX Annual Technical Conference, p.1-6, June 17-22, 2007, Santa Clara, CA\n", "Bash, C., Hyser, C., and Hoover, C. 2009. Thermal policies and active workload migration with data centers. In Proceedings of the ASME/Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems, MEMS, and NEMS (InterPACK'09).\n", "Abdlmonem H. Beitelmal , Chandrakant D. Patel, Thermo-Fluids Provisioning of a High Performance High Density Data Center, Distributed and Parallel Databases, v.21 n.2-3, p.227-238, June      2007[doi>10.1007/s10619-005-0413-0]\n", "Beitelmal, M. H., Wang, Z., Felix, C., Bash, C., Hoover, C., and McReynolds, A. 2009. Local cooling control of data centers with adaptive vent tiles. In Proceedings of the ASME/Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems, MEMS, and NEMS (InterPACK'09).\n", "Bejan, A. 1997. Advanced Engineering Thermodynamics 2<sup>nd</sup> Ed. John Wiley & Sons, New York.\n", "Belady, C. 2007. In the data center, power and cooling costs more than it equipment it supports. Electron. Cool.\n", "Breen, T. J., Walsh, E. J., Punch, J., Bash, C. E., and Shah, A. J. 2010. From chip to cooling tower data center modeling: Part I, Influence of server inlet temperature and temperature rise across cabinet. In Proceedings of the 12<sup>th</sup> Conference on Thermal and Thermomech Phenomena in Electronic Systems (ITHERM'10).\n", "Breur, W., Povh, D., Retzmann, D., Urbanke, Ch., and Weinhold, M. 2007. Prospects of smart grid technologies for a sustainable and secure power supply. In Proceedings of the 20<sup>th</sup> World Energy Congress and Exhibition.\n", "Niklas Carlsson , Martin Arlitt, Towards more effective utilization of computer systems, Proceedings of the 2nd ACM/SPEC International Conference on Performance engineering, March 14-16, 2011, Karlsruhe, Germany[doi>10.1145/1958746.1958781]\n", "\u00c7engel, Y. A. and Boles, M. A. 2001. Thermodynamics: An Engineering Approach 4<sup>th</sup> Ed. McGraw-Hill, Hightstown, NJ.\n", "Jichuan Chang , Justin Meza , Parthasarathy Ranganathan , Cullen Bash , Amip Shah, Green server design: beyond operational energy to sustainability, Proceedings of the 2010 international conference on Power aware computing and systems, p.1-8, October 03, 2010, Vancouver, BC, Canada\n", "Chen, Y., Gmach, D., Hyser, C., Wang, Z., Bash, C., Hoover, C., and Singhal, S. 2010. Integrated management of application performance, power and cooling in data centers. In Proceedings of the 12<sup>th</sup> IEEE/IFIP Network Operations and Management Symposium (NOMS'10).\n", "Marshini Chetty , David Tran , Rebecca E. Grinter, Getting to green: understanding resource consumption in the home, Proceedings of the 10th international conference on Ubiquitous computing, September 21-24, 2008, Seoul, Korea[doi>10.1145/1409635.1409668]\n", "Kiara Corrigan , Amip Shah , Chandrakant Patel, Estimating environmental costs, Proceedings of the First USENIX conference on Sustainable information technology, p.1-1, February 22, 2010, San Jose, CA\n", "Delaney, K. and Smith, R. 2006. Surge in internet use, energy costs has big tech firms seeking power. The Wall St. J. Online, (6|13|06).\n", "Dincer, I. and Rosen, M. 2007. Exergy: Energy, Environment and Sustainable Development. Elsevier, New York.\n", "DOE. 2009. Annual energy outlook. Tech. rep. DOE/EIA-0383, Energy Information Administration, U.S. Department of Energy, Washington, DC.\n", "Gellings, C. 1985. The concept of demand-side management for electric utilities. Proc. IEEE 73, 10.\n", "Gmach, D., Rolia, J., Bash, C., Chen, Y., Christian, T., Shah, A., Sharma, R., and Wang, Z. 2010. Capacity planning and power management to exploit sustainable energy. In Proceedings of the International Conference on Network and Service Management (CNSM'10).\n", "Hannemann, C. R., Carey, V. P., Shah, A. J., and Patel, C. D. 2010. Life-Cycle exergy consumption of an enterprise server. Int. J. Exergy 7, 4, 439--453.\n", "Ming C. Hao , Umeshwar Dayal , Daniel A. Keim , Dominik Morent , Joern Schneidewind, Intelligent Visual Analytics Queries, Proceedings of the 2007 IEEE Symposium on Visual Analytics Science and Technology, p.91-98, October 30-November 01, 2007[doi>10.1109/VAST.2007.4389001]\n", "Ming Hao , Umeshwar Dayal , Daniel Keim , Tobias Schreck, Multi-resolution techniques for visual exploration of large time-series data, Proceedings of the 9th Joint Eurographics / IEEE VGTC conference on Visualization, May 23-25, 2007, Norrk\u00f6ping, Sweden[doi>10.2312/VisSym/EuroVis07/027-034]\n", "Hao, M., Sharma, R., Dayal, U., Patel, C., and Keim, D. A. 2007c. Application of visual analytics for thermal state management in large data centers. In Proceedings of the Eurographics/IEEE-VGTC Symposium on Visualization. 1--8.\n", "Hau, J. L. and Bakshi, B. 2004. Expanding exergy analysis to account for ecosystem products and services. Environ. Sci. Tech. 38, 13, 3768--3777.\n", "Haseli, Y., Dincer, I., and Naterer, G. F. 2008. Unified approach to exergy efficiency, environmental impact and sustainable development for standard thermodynamic cycles. Int. J. Green Energy 5, 105--119.\n", "Hastie, T., Tibshirani, R., and Friedman, J. 2009. The Elements of Statistical Learning: Data Mining, Inference, and Prediction 2<sup>nd</sup> Ed. Springer, New York.\n", "Hoover, C. 2011. A data-centric approach for integrated data center management. In Proceedings of the ASME/Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems (InterPACK'11).\n", "HP. 2011. POD 240a (nicknamed HP EcoPOD). http://h17007.www1.hp.com/us/en/whatsnew/june/060611-3.aspx\n", "Iyengar, M. and Schmidt, R. 2007. Analytical modeling of energy consumption and thermal performance of data center cooling systems- From the chip to the environment. In Proceedings of the ASME/Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems, MEMS and NEMS (InterPACK'07).\n", "Jollife, I. 2002. Principal Component Analysis 2<sup>nd</sup> Ed. Springer, New York.\n", "John Karidis , Jose E. Moreira , Jaime Moreno, True value: assessing and optimizing the cost of computing at the data center level, Proceedings of the 6th ACM conference on Computing frontiers, May 18-20, 2009, Ischia, Italy[doi>10.1145/1531743.1531773]\n", "Koomey, J., Brill, K., Turner, P., Stanley, J., and Taylor, B. 2008. A simple model for determining true total cost of ownership for data centers. Uptime Institute white paper.\n", "Kumari, N., Shih, R., McReynolds, A., Sharma, S., Christian, T., and Bash, C. 2011. Optimization of outside air cooling in a data center. In Proceedings of the ASME/Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems (InterPACK'11).\n", "Dara Kusic , Jeffrey O. Kephart , James E. Hanson , Nagarajan Kandasamy , Guofei Jiang, Power and performance management of virtualized computing environments via lookahead control, Cluster Computing, v.12 n.1, p.1-15, March     2009[doi>10.1007/s10586-008-0070-y]\n", "Lasseter, R. H. 2007. Microgrids and distributed generation. J. Energy Engin. 133, 3, 144--149.\n", "Lin, J., Keogh, E., Lonardi, S., and Patel, P. 2002. Finding motifs in time series. In Proceedings of the 2<sup>nd</sup> Workshop on Temporal Data Mining at the 8<sup>th</sup> ACM SIGKDD International Conference on Knowledge Discovery and Data Mining.\n", "Manish Marwah , Ratnesh Sharma , Rocky Shih , Chandrakant Patel , Vaibhav Bhatia , Mohandas Mekanapurath , Rajkumar Velumani , Sankaragopal Velayudhan, Data analysis, visualization and knowledge discovery in sustainable data centers, Proceedings of the 2nd Bangalore Annual Compute Conference, January 09-10, 2009, Bangalore, India[doi>10.1145/1517303.1517306]\n", "Marwah, M., Sharma, R., and Lugo, W. 2009b. Autonomous detection of thermal anomalies in data centers. In Proceedings of the ASME/Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems (InterPACK'09).\n", "Manish Marwah , Ratnesh Sharma , Naren Ramakrishnan , Cullen Bash , Chandrakant Patel, Knowledge discovery and data mining for enhanced sustainability of physical ecosystems, Proceedings of the 2009 IEEE International Symposium on Sustainable Systems and Technology, p.1, May 18-20, 2009[doi>10.1109/ISSST.2009.5156768]\n", "Marwah, M., Sharma, R., Lugo, W., and Bautista, L. 2010a. Anomalous thermal behavior detection in data centers using hierarchical pca. In Proceedings of the ACM SensorKDD in conjunction with KDD Conference.\n", "Marwah, M., Sharma, R., and Bash, C. 2010b. Thermal anomaly prediction in data centers. In Proceedings of the 10<sup>th</sup> Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM'10).\n", "Marwah, M., Arlitt, M., Hoover, C., Bash, C., and Sharma, R. 2010c. Exploratory analysis of aggregate power metrics in data centers. In Proceedings of the ASME International Mechanical Engineering Congress and Exposition (IMECE'10).\n", "David Meisner , Brian T. Gold , Thomas F. Wenisch, PowerNap: eliminating server idle power, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508269]\n", "Meza, j., Shih, R., Shah, A., Ranganathan, P., Chang, J., and Bash, C. 2010. Lifecycle-Based data center design. In Proceedings of the ASME International Mechanical Engineering Congress and Exposition (IMECE'10).\n", "Moran, M. J. 1982. Availability Analysis: A Guide to Efficient Energy Use. Prentice-Hall.\n", "Patel, C. D., Bash, C. E., Belady, C., Stahl, L., and Sullivan, D. 2001. Computational fluid dynamics modeling of high compute density data centers to assure system inlet air specifications. In Proceedings of the ASME/Pacific Rim International Electronic Packaging Technical Conference and Exhibition (InterPACK'01).\n", "Patel, C. D., Sharma, R. K., Bash, C. E., and Beitelmal, A. 2002. Thermal considerations in cooling large scale high computer density data centers. In Proceedings of the 8<sup>th</sup> Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM'02).\n", "Patel, C. D., Sharma. R. K., Bash, C. E., and Graupner, S. 2003. Energy aware grid: Global workload placement based on energy efficiency. In Proceedings of the ASME International Mechanical Engineering Congress and Exhibition (IMECE'03).\n", "Patel, C. and Shah, A. 2005. Cost model for planning, development and operation of a data center. Tech. rep. HPL-2005-107R1, HP Laboratories, Palo Alto, CA.\n", "Patel, C. D., Bash, C. E., Sharma, R., Beitelmal, A., and Malone, C. G. 2005. Smart chip, system and data center enabled by advanced flexible cooling resources. In Proceedings of the IEEE Semiconductor Thermal Management and Measurement Symposium (SEMITHERM'05).\n", "Patel, C. D., Sharma, R. K., Bash, C. E., and Beitelmal, M. 2006. Energy flow in the information technology stack: Introducing the coefficient of performance of the ensemble. In Proceedings of the ASME International Mechanical Engineering Congress and Exposition (IMECE'06).\n", "Debprakash Patnaik , Manish Marwah , Ratnesh Sharma , Naren Ramakrishnan, Sustainable operation and management of data center chillers using temporal data mining, Proceedings of the 15th ACM SIGKDD international conference on Knowledge discovery and data mining, June 28-July 01, 2009, Paris, France[doi>10.1145/1557019.1557159]\n", "Debprakash Patnaik , Manish Marwah , Ratnesh K. Sharma , Naren Ramakrishnan, Data mining for modeling chiller systems in data centers, Proceedings of the 9th international conference on Advances in Intelligent Data Analysis, May 19-21, 2010, Tucson, AZ[doi>10.1007/978-3-642-13062-5_13]\n", "Jeffrey Rambo , Yogendra Joshi, Modeling of data center airflow and heat transfer: State of the art and future trends, Distributed and Parallel Databases, v.21 n.2-3, p.193-225, June      2007[doi>10.1007/s10619-006-7007-3]\n", "Rao, S. and Parulekar, B. 2005. Energy Technology. Khanna Publishers.\n", "Saad, M. 1997. Thermodynamics, Principles and Practice. Prentice-Hall.\n", "Schmidt, R. 2001. Effect of data center characteristics on data processing equipment inlet temperatures. In Proceedings of the ASME/Pacific Rim International Electronic Packaging Technical Conference and Exhibition (InterPACK'01).\n", "R. R. Schmidt , E. E. Cruz , M. K. Iyengar, Challenges of data center thermal management, IBM Journal of Research and Development, v.49 n.4/5, p.709-723, July 2005\n", "Sciubba, E. 2001. Beyond thermoeconomics&quest; The concept of extended exergy accounting and its application to the analysis and design of thermal systems. Exergy Int. J. 1, 2, 68--84.\n", "Sciubba, E. 2005. Exergo-Economics: Thermodynamic foundation for a more rational resource use. Int. J. Energy Res. 29, 7, 613--636.\n", "Shah, A., Carey, V., Patel, C., and Bash, C. 2008. Exergy analysis of data center thermal management systems. J. Heat Trans. 130, 2, Article 021401.\n", "Shah, A. and Meckler, M. 2009. An exergy-based framework for assessing sustainability of it systems. In Proceedings of the 3<sup>rd</sup> International ASME Energy Sustainability Conference.\n", "Shah, A., Patel, C., and Carey, V. 2009. Exergy-Based metrics for sustainable design. In Proceedings of the 4<sup>th</sup> International Exergy, Energy and Environmental Symposium (IEEES-4).\n", "Shah, A. and Corrigan, K. 2010. Extending lifecycle exergy analysis beyond resource consumption. In Proceedings of the 4<sup>th</sup> ASME International Conference on Energy Sustainability (ES'10).\n", "Sharma, R., Bash, C. E., Marwah, M., Christian, T., and Patel, C. 2009a. Microgrids: A new approach to supply-side design of data centers. In Proceedings of the ASME International Mechanical Engineering Congress and Exposition (IMECE'09).\n", "Sharma, R., Marwah, M., and Lugo, W. 2009b. Application of data analytics to heat transfer phenomena for optimal design and operation of complex systems. In Proceedings of the ASME National Heat Transfer Conference (HT'09).\n", "Sharma, R., Christian, T., Arlitt, M., Bash, C., and Patel, C. 2010. Design of farm waste-driven supply side infrastructure. In Proceedings of the 4<sup>th</sup> ASME International Conference on Energy Sustainability.\n", "Szargut, J., Morris, D. R., and Steward, F. R. 1988. Exergy Analysis of Thermal, Chemical and Metallurgical Processes. Hemisphere Publishing, New York.\n", "VanGilder, J. W. and Shrivastava, S. K. 2007. Capture index: An airflow-based rack cooling performance metric. ASHRAE Trans. 113, 1, 126--136.\n", "Wall, G. and Gong, M. 2001. On exergy and sustainable development- Part 2: Indicators and methods. Exergy Int. J. 1, 4, 217--233.\n", "Walsh, E. J., Breen, T. J., Punch, J., Bash, C. E., and Shah, A. J. 2010. From chip to cooling tower data center modeling: Part II, influence of chip temperature control philosophy. In Proceedings of the 12<sup>th</sup> Intersociety Conference on Thermo and Thermomech Phenomena in Electronic Systems (ITHERM'10).\n", "Zhikui Wang , Yuan Chen , D. Gmach , S. Singhal , B. J. Watson , W. Rivera , Xiaoyun Zhu , C. D. Hyser, AppRAISE: application-level performance management in virtualized server environments, IEEE Transactions on Network and Service Management, v.6 n.4, p.240-254, December 2009[doi>10.1109/TNSM.2009.04.090404]\n", "Watson, B. J., Shah, A. J., Marwah, M., Bash, C. E., Sharma, R. K., Hoover, C. E., Christian, T., and Patel, C. 2009. Integrated design and management of a sustainable data center. In Proceedings of the ASME/Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems, MEMS, and NEMS (InterPACK'09).\n", "Yong, L. and Wang, R. Z. 2007. Adsorption refrigeration: A survey of novel technologies. Recent Patents Engin. 1, 1--21.\n", "Teresa W. Zhang , David A. Dornfeld, Quantifying the environmental impacts of labor, Proceedings of the 2008 IEEE International Symposium on Electronics and the Environment, p.1, May 19-22, 2008[doi>10.1109/ISEE.2008.4562845]\n", "Xiaoyun Zhu , Don Young , Brian J. Watson , Zhikui Wang , Jerry Rolia , Sharad Singhal , Bret McKee , Chris Hyser , Daniel Gmach , Rob Gardner , Tom Christian , Lucy Cherkasova, 1000 Islands: Integrated Capacity and Workload Management for the Next Generation Data Center, Proceedings of the 2008 International Conference on Autonomic Computing, p.172-181, June 02-06, 2008[doi>10.1109/ICAC.2008.32]\n", "Zvolinschi, A., Kjelstrup, S., Bolland, O., and van der Kooi, H. J. 2007. Exergy sustainability indicators as a tool in industrial ecology. J. Industr. Ecol. 11, 4, 85--98.\n"], "doi": "doi>10.1145/2367736.2367738", "ref_links": {"32": "http://h17007.www1.hp.com/us/en/whatsnew/june/060611-3.aspx"}, "abstract": "A world consisting of billions of service-oriented client devices and thousands of data centers can deliver a diverse range of services, from social networking to management of our natural resources. However, these services must scale in order to meet the fundamental needs of society. To enable such scaling, the total cost of ownership of the data centers that host the services and comprise the vast majority of service delivery costs will need to be reduced. As energy drives the total cost of ownership of data centers, there is a need for a new paradigm in design and management of data centers that minimizes energy used across their lifetimes, from \u201ccradle to cradle\u201d. This tutorial article presents a blueprint for a \u201cnet-zero data center\u201d: one that offsets any electricity used from the grid via adequate on-site power generation that gets fed back to the grid at a later time. We discuss how such a data center addresses the total cost of ownership, illustrating that contrary to the oft-held view of sustainability as \u201cpaying more to be green\u201d, sustainable data centers\u2014built on a framework that focuses on integrating supply and demand management from end-to-end\u2014can concurrently lead to lowest cost and lowest environmental impact.", "authors": [{"name": "prithviraj banerjee", "link": "http://dl.acm.org/author_page.cfm?id=81309492169"}, {"name": "chandrakant patel", "link": "http://dl.acm.org/author_page.cfm?id=81100489943"}, {"name": "cullen bash", "link": "http://dl.acm.org/author_page.cfm?id=81100394747"}, {"name": "amip shah", "link": "http://dl.acm.org/author_page.cfm?id=81319501271"}, {"name": "martin arlitt", "link": "http://dl.acm.org/author_page.cfm?id=81548029078"}], "title": "Towards a net-zero data center", "citations": [], "Metrics": {"Downloads (12 months)": "81\n", "Downloads (6 weeks) ": "10\n", "Downloads (cumulative)": "675\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "hp laboratories", "city": null, "Name": "prithviraj banerjee"}, {"country": null, "university": null, "affiliation_string": "hp laboratories", "city": null, "Name": "chandrakant patel"}, {"country": null, "university": null, "affiliation_string": "hp laboratories", "city": null, "Name": "cullen bash"}, {"country": null, "university": null, "affiliation_string": "hp laboratories", "city": null, "Name": "amip shah"}, {"country": null, "university": null, "affiliation_string": "hp laboratories", "city": null, "Name": "martin arlitt"}]}, "Article No.: 33": {"references": ["David G. Andersen , Jason Franklin , Michael Kaminsky , Amar Phanishayee , Lawrence Tan , Vijay Vasudevan, FAWN: a fast array of wimpy nodes, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629577]\n", "Arlitt, M. and Jin, T. 1998 world cup web site access logs. http://www.acm.org/sigcomm/ITA/.\n", "Fay Chang , Jeffrey Dean , Sanjay Ghemawat , Wilson C. Hsieh , Deborah A. Wallach , Mike Burrows , Tushar Chandra , Andrew Fikes , Robert E. Gruber, Bigtable: A Distributed Storage System for Structured Data, ACM Transactions on Computer Systems (TOCS), v.26 n.2, p.1-26, June 2008[doi>10.1145/1365815.1365816]\n", "Jichuan Chang , Justin Meza , Parthasarathy Ranganathan , Cullen Bash , Amip Shah, Green server design: beyond operational energy to sustainability, Proceedings of the 2010 international conference on Power aware computing and systems, p.1-8, October 03, 2010, Vancouver, BC, Canada\n", "Jeffrey S. Chase , Darrell C. Anderson , Prachi N. Thakar , Amin M. Vahdat , Ronald P. Doyle, Managing energy and server resources in hosting centers, ACM SIGOPS Operating Systems Review, v.35 n.5, Dec. 2001[doi>10.1145/502059.502045]\n", "Dennis Colarelli , Dirk Grunwald, Massive arrays of idle disks for storage archives, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-11, November 16, 2002, Baltimore, Maryland\n", "Jason Flinn , M. Satyanarayanan, Managing battery lifetime with energy-aware adaptation, ACM Transactions on Computer Systems (TOCS), v.22 n.2, p.137-179, May 2004[doi>10.1145/986533.986534]\n", "D K Friesen , M A Langston, Variable sized bin packing, SIAM Journal on Computing, v.15 n.1, p.222-230, Feb. 1986[doi>10.1137/0215016]\n", "Greenberg, S., Mills, E., Tschudi, B., Rumsey, P., and Myatt, B. 2006. Best practices for data centers: Lessons learned from benchmarking 22 data centers. In Proceedings of the ACEEE Summer Study on Energy Efficiency in Buildings in Asilomar, CA. 76--87.\n", "Gupta, M. and Singh, S. 2007. Dynamic Ethernet link shutdown for energy conservation on Ethernet links. In Proceedings of the IEEE International Conference on Communications (ICC'07). 6156--6161.\n", "Sudhanva Gurumurthi , Anand Sivasubramaniam , Mahmut Kandemir , Hubertus Franke, DRPM: dynamic speed control for power management in server class disks, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003[doi>10.1145/871656.859638]\n", "Selim Gurun , Priya Nagpurkar , Ben Y. Zhao, Energy consumption and conservation in mobile peer-to-peer systems, Proceedings of the 1st international workshop on Decentralized resource sharing in mobile computing and networking, July 25-25, 2006, Los Angeles, California[doi>10.1145/1161252.1161258]\n", "Brandon Heller , Srini Seetharaman , Priya Mahadevan , Yiannis Yiakoumis , Puneet Sharma , Sujata Banerjee , Nick McKeown, ElasticTree: saving energy in data center networks, Proceedings of the 7th USENIX conference on Networked systems design and implementation, p.17-17, April 28-30, 2010, San Jose, California\n", "Canturk Isci , Alper Buyuktosunoglu , Chen-Yong Cher , Pradip Bose , Margaret Martonosi, An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.347-358, December 09-13, 2006[doi>10.1109/MICRO.2006.8]\n", "Kant, K. 1992. Introduction to Computer System Performance Evaluation. McGraw-Hill.\n", "Krishna Kant, Power control of high speed network interconnects in data centers, Proceedings of the 28th IEEE international conference on Computer Communications Workshops, p.145-150, April 19-25, 2009, Rio de Janeiro, Brazil\n", "Krishna Kant, Challenges in distributed energy adaptive computing, ACM SIGMETRICS Performance Evaluation Review, v.37 n.3, December 2009[doi>10.1145/1710115.1710117]\n", "Krishna Kant, A control scheme for batching DRAM requests to improve power efficiency, Proceedings of the ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, June 07-11, 2011, San Jose, California, USA[doi>10.1145/1993744.1993795]\n", "Krishna Kant , Muthukumar Murugan , David H. C. Du, Willow: A Control System for Energy and Thermal Adaptive Computing, Proceedings of the 2011 IEEE International Parallel & Distributed Processing Symposium, p.36-47, May 16-20, 2011[doi>10.1109/IPDPS.2011.14]\n", "Kel\u00e9nyi, I. and Nurminen, J. 2009. Energy aspects of peer cooperation measurments with a mobile dht system. In Proceedings of the IEEE International Conference on Communications (ICC'09). 164--168.\n", "Imre Kel\u00e9nyi , Jukka K. Nurminen, Bursty content sharing mechanism for energy-limited mobile devices, Proceedings of the 4th ACM workshop on Performance monitoring and measurement of heterogeneous wireless and wired networks, p.216-223, October 26-26, 2009, Tenerife, Canary Islands, Spain[doi>10.1145/1641913.1641943]\n", "Bhavani Krishnan , Hrishikesh Amur , Ada Gavrilovska , Karsten Schwan, VM power metering: feasibility and challenges, ACM SIGMETRICS Performance Evaluation Review, v.38 n.3, December 2010[doi>10.1145/1925019.1925031]\n", "Justin Moore , Jeff Chase , Parthasarathy Ranganathan , Ratnesh Sharma, Making scheduling \"cool\": temperature-aware workload placement in data centers, Proceedings of the annual conference on USENIX Annual Technical Conference, p.5-5, April 10-15, 2005, Anaheim, CA\n", "Murugan, M., Kant, K., and Du, H. C. D. 2012. Energy and thermal adaptation in data-centers hosting multi-tiered applications. To appear.\n", "Arun Babu Nagarajan , Frank Mueller , Christian Engelmann , Stephen L. Scott, Proactive fault tolerance for HPC with Xen virtualization, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington[doi>10.1145/1274971.1274978]\n", "Ripal Nathuji , Karsten Schwan, VirtualPower: coordinated power management in virtualized enterprise systems, Proceedings of twenty-first ACM SIGOPS symposium on Operating systems principles, October 14-17, 2007, Stevenson, Washington, USA[doi>10.1145/1294261.1294287]\n", "Sergiu Nedevschi , Lucian Popa , Gianluca Iannaccone , Sylvia Ratnasamy , David Wetherall, Reducing network energy consumption via sleeping and rate-adaptation, Proceedings of the 5th USENIX Symposium on Networked Systems Design and Implementation, p.323-336, April 16-18, 2008, San Francisco, California\n", "Dharmesh Parikh , Kevin Skadron , Yan Zhang , Mircea Stan, Power-Aware Branch Prediction: Characterization and Design, IEEE Transactions on Computers, v.53 n.2, p.168-186, February 2004[doi>10.1109/TC.2004.1261827]\n", "Vinicius Petrucci , Orlando Loques , Daniel Moss\u00e9, A framework for dynamic adaptation of power-aware server clusters, Proceedings of the 2009 ACM symposium on Applied Computing, March 08-12, 2009, Honolulu, Hawaii[doi>10.1145/1529282.1529509]\n", "Ramya Raghavendra , Parthasarathy Ranganathan , Vanish Talwar , Zhikui Wang , Xiaoyun Zhu, No \"power\" struggles: coordinated multi-level power management for the data center, ACM SIGARCH Computer Architecture News, v.36 n.1, March 2008[doi>10.1145/1353534.1346289]\n", "Raj, M., Kant, K., and Das, S. 2012. An analysis of energy adaptation mechanism in bittorrent protocol. http://kkant.net/download.htm.\n", "Navin Sharma , Sean Barker , David Irwin , Prashant Shenoy, Blink: managing server clusters on intermittent power, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950389]\n", "Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005[doi>10.1145/1108956.1108957]\n", "Akshat Verma , Puneet Ahuja , Anindya Neogi, Power-aware dynamic placement of HPC applications, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece[doi>10.1145/1375527.1375555]\n", "VMWare vSphere. 2012. http://www.vmware.com/products/storage-vmotion/overview.html.\n", "Xiaorui Wang , Yefu Wang, Coordinating Power Control and Performance Management for Virtualized Server Clusters, IEEE Transactions on Parallel and Distributed Systems, v.22 n.2, p.245-259, February 2011[doi>10.1109/TPDS.2010.91]\n", "Yefu Wang , Kai Ma , Xiaorui Wang, Temperature-constrained power control for chip multiprocessors with online model estimation, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555794]\n", "Chengmo Yang , Alex Orailoglu, Power efficient branch prediction through early identification of branch addresses, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176782]\n"], "doi": "doi>10.1145/2367736.2367744", "ref_links": {"34": "http://www.vmware.com/products/storage-vmotion/overview.html.", "1": "http://www.acm.org/sigcomm/ITA/.", "30": "http://kkant.net/download.htm."}, "abstract": "The sustainability concerns of Information Technology (IT) go well beyond energy-efficient computing and require techniques for minimizing environmental impact of IT infrastructure over its entire life-cycle. Traditionally, IT infrastructure is overdesigned at all levels from chips to entire data centers and ecosystem; the paradigm explored in this article is to replace overdesign with rightsizing coupled with smarter control, henceforth referred to asEnergy-Adaptive Computingor EAC. The article lays out the challenges of EAC in various environments in terms of the adaptation of the workload and the infrastructure to cope with energy and cooling deficiencies. The article then focuses on implementing EAC in a data center environment, and addresses the problem of simultaneous energy demand and energy supply regulation at multiple levels, work, from servers to the entire data center. The proposed control scheme adapts the assignments of tasks to servers in a way that can cope with the varying energy limitations. The article also presents some experimental results to show how the scheme can continue to meetQuality of Service(QoS) requirements of tasks under energy limitations.", "authors": [{"name": "krishna kant", "link": "http://dl.acm.org/author_page.cfm?id=81490646300"}, {"name": "muthukumar murugan", "link": "http://dl.acm.org/author_page.cfm?id=81490643826"}, {"name": "david h c du", "link": "http://dl.acm.org/author_page.cfm?id=81490647371"}], "title": "Enhancing data center sustainability through energy-adaptive computing", "citations": [{"Name": "Leonardo Piga ", "Country": null, "Affiliation": null}, {"Name": "Reinaldo A. Bergamaschi ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "47\n", "Downloads (6 weeks) ": "14\n", "Downloads (cumulative)": "306\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "george mason university", "city": null, "Name": "krishna kant"}, {"country": null, "university": null, "affiliation_string": "university of minnesota", "city": null, "Name": "muthukumar murugan"}, {"country": null, "university": null, "affiliation_string": "university of minnesota", "city": null, "Name": "david h c du"}]}, "Article No.: 29": {"references": ["I. F. Akyildiz , W. Su , Y. Sankarasubramaniam , E. Cayirci, Wireless sensor networks: a survey, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.38 n.4, p.393-422, 15 March 2002[doi>10.1016/S1389-1286(01)00302-4]\n", "Susanne Albers, Energy-efficient algorithms, Communications of the ACM, v.53 n.5, May 2010[doi>10.1145/1735223.1735245]\n", "Bollob\u00e1s, B. 1985. Random Graphs. Cambridge University Press.\n", "Michael Buettner , Gary V. Yee , Eric Anderson , Richard Han, X-MAC: a short preamble MAC protocol for duty-cycled wireless sensor networks, Proceedings of the 4th international conference on Embedded networked sensor systems, October 31-November 03, 2006, Boulder, Colorado, USA[doi>10.1145/1182807.1182838]\n", "Qing Cao , Tarek Abdelzaher , Tian He , John Stankovic, Towards optimal sleep scheduling in sensor networks for rare-event detection, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "Du, S., Saha, A. K., and Johnson, D. B. 2007. RMAC: A routing-enhanced duty-cycle MAC protocol for wireless sensor networks. In Proceedings of the 26th IEEE International Conference on Computer Communications (INFOCOM). 1478--1486.\n", "Dust Networks. 2010. Dust Networks Applications.\n", "Prabal Dutta , Stephen Dawson-Haggerty , Yin Chen , Chieh-Jan Mike Liang , Andreas Terzis, Design and evaluation of a versatile and efficient receiver-initiated link layer for low-power wireless, Proceedings of the 8th ACM Conference on Embedded Networked Sensor Systems, November 03-05, 2010, Z\u00fcrich, Switzerland[doi>10.1145/1869983.1869985]\n", "Giacomo Ghidini , Sajal K. Das, An Energy-Efficient Markov Chain-Based Randomized Duty Cycling Scheme for Wireless Sensor Networks, Proceedings of the 2011 31st International Conference on Distributed Computing Systems, p.67-76, June 20-24, 2011[doi>10.1109/ICDCS.2011.86]\n", "Ashish Goel , Sanatan Rai , Bhaskar Krishnamachari, Sharp thresholds For monotone properties in random geometric graphs, Proceedings of the thirty-sixth annual ACM symposium on Theory of computing, June 13-16, 2004, Chicago, IL, USA[doi>10.1145/1007352.1007441]\n", "Yu Gu , Tian He, Data forwarding in extremely low duty-cycle sensor networks with unreliable communication links, Proceedings of the 5th international conference on Embedded networked sensor systems, November 06-09, 2007, Sydney, Australia[doi>10.1145/1322263.1322294]\n", "Gu, Y., Zhu, T., and He, T. 2009. ESC: Energy synchronized communication in sustainable sensor networks. In Proceedings of the 17th IEEE International Conference on Network Protocols (ICNP). 52--62.\n", "Shuo Guo , Yu Gu , Bo Jiang , Tian He, Opportunistic flooding in low-duty-cycle wireless sensor networks with unreliable links, Proceedings of the 15th annual international conference on Mobile computing and networking, September 20-25, 2009, Beijing, China[doi>10.1145/1614320.1614336]\n", "Aman Kansal , Jason Hsu , Sadaf Zahedi , Mani B. Srivastava, Power management in energy harvesting sensor networks, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.32-es, September 2007[doi>10.1145/1274858.1274870]\n", "Gaurav S. Kasbekar , Yigal Bejerano , Saswati Sarkar, Lifetime and coverage guarantees through distributed coordinate-free sensor activation, Proceedings of the 15th annual international conference on Mobile computing and networking, September 20-25, 2009, Beijing, China[doi>10.1145/1614320.1614339]\n", "Kim, J., Lin, X., Shroff, N. B., and Sinha, P. 2008. On maximizing the lifetime of delay-sensitive wireless sensor networks with anycast. In Proceedings of the 27th IEEE Conference on Computer Communications (INFOCOM). 807--815.\n", "Lu, G., Sadagopan, N., Krishnamachari, B., and Goel, A. 2005. Delay efficient sleep scheduling in wireless sensor networks. In Proceedings of the 24th Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM). 2470--2481.\n", "Mikl\u00f3s Mar\u00f3ti , Branislav Kusy , Gyula Simon , \u00c1kos L\u00e9deczi, The flooding time synchronization protocol, Proceedings of the 2nd international conference on Embedded networked sensor systems, November 03-05, 2004, Baltimore, MD, USA[doi>10.1145/1031495.1031501]\n", "MEMSIC Corp. 2010. Wireless Modules.\n", "Penrose, M. 2003. Random Geometric Graphs. Oxford University Press.\n", "Joseph Polastre , Jason Hill , David Culler, Versatile low power media access for wireless sensor networks, Proceedings of the 2nd international conference on Embedded networked sensor systems, November 03-05, 2004, Baltimore, MD, USA[doi>10.1145/1031495.1031508]\n", "Yanjun Sun , Omer Gurewitz , David B. Johnson, RI-MAC: a receiver-initiated asynchronous duty cycle MAC protocol for dynamic traffic loads in wireless sensor networks, Proceedings of the 6th ACM conference on Embedded network sensor systems, November 05-07, 2008, Raleigh, NC, USA[doi>10.1145/1460412.1460414]\n", "Sun Labs. 2010. Sun SPOT World.\n", "Sun Microsystems. 2009a. Sun SPOT Developer's Guide.\n", "Sun Microsystems. 2009b. Sun SPOT Theory of Operation.\n", "Tijs van Dam , Koen Langendoen, An adaptive energy-efficient MAC protocol for wireless sensor networks, Proceedings of the 1st international conference on Embedded networked sensor systems, November 05-07, 2003, Los Angeles, California, USA[doi>10.1145/958491.958512]\n", "Wang, F. and Liu, J. 2009. Duty-cycle-aware broadcast in wireless sensor networks. In Proceedings of the 28th IEEE Conference on Computer Communications (INFOCOM). 468--476.\n", "Ning Xu , Sumit Rangwala , Krishna Kant Chintalapudi , Deepak Ganesan , Alan Broad , Ramesh Govindan , Deborah Estrin, A wireless sensor network For structural monitoring, Proceedings of the 2nd international conference on Embedded networked sensor systems, November 03-05, 2004, Baltimore, MD, USA[doi>10.1145/1031495.1031498]\n", "Ye, W., Heidemann, J., and Estrin, D. 2002. An energy-efficient MAC protocol for wireless sensor networks. In Proceedings of the 21st Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM). 1567--1576.\n", "Wei Ye , Fabio Silva , John Heidemann, Ultra-low duty cycle MAC with scheduled channel polling, Proceedings of the 4th international conference on Embedded networked sensor systems, October 31-November 03, 2006, Boulder, Colorado, USA[doi>10.1145/1182807.1182839]\n", "Jennifer Yick , Biswanath Mukherjee , Dipak Ghosal, Wireless sensor network survey, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.52 n.12, p.2292-2330, August, 2008[doi>10.1016/j.comnet.2008.04.002]\n", "Pei Zhang , Christopher M. Sadler , Stephen A. Lyon , Margaret Martonosi, Hardware design experiences in ZebraNet, Proceedings of the 2nd international conference on Embedded networked sensor systems, November 03-05, 2004, Baltimore, MD, USA[doi>10.1145/1031495.1031522]\n"], "doi": "doi>10.1145/2367736.2367740", "ref_links": {}, "abstract": "To extend the lifetime of a wireless sensor network, sensor nodes usually duty cycle between dormant and active states. Duty cycling schemes are often evaluated in terms of connection delay, connection duration, and duty cycle. In this article, we show with experiments on Sun SPOT sensors that duty cycling time (energy) efficiency, that is, the ratio of time (energy) employed in ancillary operations when switching from and into deep sleep mode, is an important performance metric too. We propose a novel randomized duty cycling scheme based on Markov chains with the goal of (i) reducing the connection delay, while maintaining a given time (energy) efficiency, or (ii) keeping a constant connection delay, while increasing the time (energy) efficiency. Analytical and experimental results demonstrate that the Markov chain-based scheme can improve the performance in terms of connection delay without affecting the time efficiency, or vice versa, as opposed to the trade-off observed in traditional schemes. We extend the proposed duty cycling scheme to a partially randomized scheme, where wireless nodes can switch into active state beyond their schedules when their neighbors are active to anticipate message forwarding. The analytical and experimental results confirm the relationship between connection delay and time efficiency also for this scheme.", "authors": [{"name": "giacomo ghidini", "link": "http://dl.acm.org/author_page.cfm?id=81487646202"}, {"name": "sajal k das", "link": "http://dl.acm.org/author_page.cfm?id=81350578589"}], "title": "Energy-efficient markov chain-based duty cycling schemes for greener wireless sensor networks", "citations": [{"Name": "Amitabha Bagchi ", "Country": null, "Affiliation": null}, {"Name": "Sainyam Galhotra ", "Country": null, "Affiliation": null}, {"Name": "Tarun Mangla ", "Country": null, "Affiliation": null}, {"Name": "Cristina M. Pinotti", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "35\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "337\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "the university of texas at arlington arlington tx", "city": "arlington", "Name": "giacomo ghidini"}, {"country": "United States", "university": null, "affiliation_string": "the university of texas at arlington arlington tx", "city": "arlington", "Name": "sajal k das"}]}, "Article No.: 30": {"references": ["Gene M. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities, Proceedings of the April 18-20, 1967, spring joint computer conference, April 18-20, 1967, Atlantic City, New Jersey[doi>10.1145/1465482.1465560]\n", "ASHRAE. 2011. TC9.9 thermal guidelines. http://tc99.ashraetcs.org/documents/ASHRAE&percnt;20Whitepaper&percnt; 20-&percnt;202011&percnt;20Thermal&percnt;20Guidelines&percnt;20for&percnt;20Data&percnt;20Processing&percnt;20Environments.pdf.\n", "Baer, M., Mundy, C. J., Chang, T. M., Tao, F. M., and Dang, L. X. 2010. Interpreting vibrational sum-frequency spectra of sulfur dioxide at the air/water interface: A comprehensive molecular dynamics study. J. Physical Chem. B114, 21, 7245--7249.\n", "CP2K. 2010. CP2K developers homepage. http://www.cp2k.org.\n", "Dean, A. M. and Voss, D. 1999. Design and Analysis of Experiments. Springer.\n", "Environmental Protection Agency. 2007. Report to congress on server and data center energy efficiency. Public law 109-431. http://www.energystar.gov/index.cfm&quest;c=prod_development.server_efficiency_study.\n", "Environmental Protection Agency. 2010. ENERGY STAR computer server specification draft 1 Version 2.0. http://www.energystar.gov/ia/partners/prod_development/revisions/downloads/computer_servers/Draft1Version2ComputerServers.pdf. Accessed June 2, 2011.\n", "W. Feng , T. Scogland, The Green500 List: Year one, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-7, May 23-29, 2009[doi>10.1109/IPDPS.2009.5160978]\n", "Rong Ge , Xizhou Feng , Kirk W. Cameron, Modeling and evaluating energy-performance efficiency of parallel processing on multicore based power aware systems, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed; Processing, p.1-8, May 23-29, 2009[doi>10.1109/IPDPS.2009.5160979]\n", "Rong Ge , Xizhou Feng , Shuaiwen Song , Hung-Ching Chang , Dong Li , Kirk W. Cameron, PowerPack: Energy Profiling and Analysis of High-Performance Systems and Applications, IEEE Transactions on Parallel and Distributed Systems, v.21 n.5, p.658-671, May 2010[doi>10.1109/TPDS.2009.76]\n", "Greenhill, D. 2005. SWaP: Space, Watts, and Power. www.energystar.gov/ia/products/downloads/GreenHill_Pres.pdf.\n", "John L. Gustafson, Reevaluating Amdahl's law, Communications of the ACM, v.31 n.5, p.532-533, May 1988[doi>10.1145/42411.42415]\n", "HP. 2011a. Data center smartgrid. http://h17007.www1.hp.com/us/en/converged_infrastructure/ci_arch.aspx.\n", "HP. 2011b. HP insight control management software. http://h18013.www1.hp.com/products/servers/management/index.html.\n", "IBM. 2011. Tivoli monitoring for energy management. http://www-01.ibm.com/software/tivoli/products/monitor-energy-management/.\n", "Kamil, S., Shalf, J., and Strohmaier, E. 2008. Power efficiency in high performance computing. In Proceedings of the IEEE International Symposium and Parallel and Distributed Processing. http://ieeexplore.ieee.org/stamp/stamp.jsp&quest;tp=&arnumber;=4536223&isnumber;=4536075.\n", "R Development Core Team. 2011. R: A language and environment for statistical computing. http://www.R-project.org/.\n", "Skamarock, W. C., Klemp, J. B., Dudhia, J., Gill, D. O., Barker, D. M., Duda, M. G., Huang, X. Y., Wang, W., and Powers, J. G. 2008. A description of the advanced research WRF version 3. NCAR Tech. note, NCAR/TN-475&plus;STR, National Center for Atmospheric Research, Boulder, CO. http://www.mmm.ucar.edu/wrf/users/docs/arw_v3.pdf.\n", "Sisk, D. R., Khaleel, M. A., Marquez, A., Hatley, D. D., Cader, T., and Schmidt, R. R. 2009. Real-Time data center energy efficiency at pacific northwest national laboratory. ASHRAE Trans. 115, 242--253.\n", "Stanley, J. R., Brill, K. G., and Koomey, J. 2007. Four metrics define data center \u201cgreenness\u201d. Uptime Institute. http://uptimeinstitute.com/publications.\n", "TGG (The Green Grid). 2008a. Green grid data center power efficiency metrics: PUE and DCIE. Whitepaper no. 6. http://www.thegreengrid.org/en/Global/Content/white-papers/The-Green-Grid-Data-Center-Power-Efficiency-Metrics-PUE-and-DCiE.\n", "TGG (The Green Grid). 2008b. A framework for data center energy productivity. Whitepaper no. 13. http://www.thegreengrid.org/en/Global/Content/white-papers/Framework-for-Data-Center-Energy-Productivity.\n", "TGG (The Green Grid). 2009. Proxy proposals for measuring data center productivity. Whitepaper no. 17. http://www.thegreengrid.org/en/Global/Content/white-papers/Proxy-Proposals-for-Measuring-Data-Center-Efficiency.\n", "Vandevondele, J., Krack, M., Mohamed, F., Parrinello, M., Chassaing, T., and Hutter, J. 2005. Quickstep: Fast and accurate density functional calculations using a mixed Guassian and plane waves approach. Comput. Phys. Comm. 167, 2, 103--128.\n", "Lizhe Wang , Samee U. Khan, Review of performance metrics for green data centers: a taxonomy study, The Journal of Supercomputing, v.63 n.3, p.639-656, March     2013[doi>10.1007/s11227-011-0704-3]\n"], "doi": "doi>10.1145/2367736.2367741", "ref_links": {"14": "http://www-01.ibm.com/software/tivoli/products/monitor-energy-management/.", "13": "http://h18013.www1.hp.com/products/servers/management/index.html.", "6": "http://www.energystar.gov/ia/partners/prod_development/revisions/downloads/computer_servers/Draft1Version2ComputerServers.pdf.", "3": "http://www.cp2k.org.", "22": "http://www.thegreengrid.org/en/Global/Content/white-papers/Proxy-Proposals-for-Measuring-Data-Center-Efficiency.", "16": "http://www.R-project.org/.", "21": "http://www.thegreengrid.org/en/Global/Content/white-papers/Framework-for-Data-Center-Energy-Productivity.", "5": "http://www.energystar.gov/index.cfm&quest;c=prod_development.server_efficiency_study.", "17": "http://www.mmm.ucar.edu/wrf/users/docs/arw_v3.pdf.", "19": "http://uptimeinstitute.com/publications.", "1": "http://tc99.ashraetcs.org/documents/ASHRAE&percnt;20Whitepaper&percnt;", "15": "http://ieeexplore.ieee.org/stamp/stamp.jsp&quest;tp=&arnumber;=4536223&isnumber;=4536075.", "20": "http://www.thegreengrid.org/en/Global/Content/white-papers/The-Green-Grid-Data-Center-Power-Efficiency-Metrics-PUE-and-DCiE.", "12": "http://h17007.www1.hp.com/us/en/converged_infrastructure/ci_arch.aspx."}, "abstract": "As data centers proliferate in size and number, the endeavor to improve their energy efficiency and productivity is becoming increasingly important. We discuss the properties of a number of the proposed metrics of energy efficiency and productivity. In particular, we focus on the Data Center Energy Productivity (DCeP) metric, which is the ratio of useful work produced by the data center to the energy consumed performing that work. We describe our approach for using DCeP as the principal outcome of a designed experiment using a highly instrumented, high-performance computing data center. We found that DCeP was successful in clearly distinguishing different operational states in the data center, thereby validating its utility as a metric for identifying configurations of hardware and software that would improve (or even maximize) energy productivity. We also discuss some of the challenges and benefits associated with implementing the DCeP metric, and we examine the efficacy of the metric in making comparisons within a data center and among data centers.", "authors": [{"name": "landon h sego", "link": "http://dl.acm.org/author_page.cfm?id=81486656365"}, {"name": "andres marquez", "link": "http://dl.acm.org/author_page.cfm?id=81100371253"}, {"name": "andrew rawson", "link": "http://dl.acm.org/author_page.cfm?id=81550352356"}, {"name": "tahir cader", "link": "http://dl.acm.org/author_page.cfm?id=81551102156"}, {"name": "kevin fox", "link": "http://dl.acm.org/author_page.cfm?id=81547584256"}, {"name": "william i gustafson", "link": "http://dl.acm.org/author_page.cfm?id=81549963156"}, {"name": " jr", "link": "http://dl.acm.org/author_page.cfm?id=81550079556"}], "title": "Implementing the data center energy productivity metric", "citations": [], "Metrics": {"Downloads (12 months)": "36\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "271\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Iceland", "university": null, "affiliation_string": "pacific northwest national laboratory richland wa", "city": "northwest", "Name": "landon h sego"}, {"country": "Iceland", "university": null, "affiliation_string": "pacific northwest national laboratory richland wa", "city": "northwest", "Name": "andres marquez"}, {"country": null, "university": null, "affiliation_string": "advanced micro devices inc", "city": null, "Name": "andrew rawson"}, {"country": null, "university": null, "affiliation_string": "hewlett-packard company", "city": null, "Name": "tahir cader"}, {"country": "Iceland", "university": null, "affiliation_string": "pacific northwest national laboratory richland wa", "city": "northwest", "Name": "kevin fox"}, {"country": null, "university": null, "affiliation_string": null, "Name": "william i gustafson"}, {"country": "Iceland", "university": null, "affiliation_string": "pacific northwest national laboratory richland wachristopher j mundy", "city": "northwest", "Name": " jr"}]}, "Article No.: 28": {"references": ["Beigne, E., Clermidy, F., Lhermet, H., Miermont, S., Thonnart, Y., Tran, X., Valaentina, A., Varreau, D., Vivet, P., Popon, X., et al. 2009. An asynchronous power aware and adaptive NoC-based circuit. IEEE J. Solid-State Circ. 44, 4, 1107--1177.\n", "Salvatore Carta , Andrea Alimonda , Alessandro Pisano , Andrea Acquaviva , Luca Benini, A control theoretic approach to energy-efficient pipelined computation in MPSoCs, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.27-es, September 2007[doi>10.1145/1274858.1274865]\n", "Salvatore Carta , Andrea Alimonda , Alessandro Pisano , Andrea Acquaviva , Luca Benini, A control theoretic approach to energy-efficient pipelined computation in MPSoCs, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.27-es, September 2007[doi>10.1145/1274858.1274865]\n", "Clermidy, F., Bernard, C., Lemaire, R., Martin, J., Miro-Panades, I., Thonnart, Y., Vivet, P., and Wehn, N. 2010. MAGALI: A network-on-chip based multi-core system-on-chip for mimo 4g sdr. In Proceedings of the IEEE International Conference on IC Design and Technology (ICICDT'10). 74--77.\n", "Dighe, S., Vangal, S., Aseron, P., Kumar, S., Jacob, T., Bowman, K., Howard, J., Tschanz, J., Erraguntla, V., Borkar, N., et al. 2010. Within-Die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor. In Proceedings of the IEEE Solid-State Circuits Conference (Digest of Technical Papers). 174--175.\n", "Siddharth Garg , Diana Marculescu , Radu Marculescu, Custom feedback control: enabling truly scalable on-chip power management for MPSoCs, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840939]\n", "Nathan Goulding-Hotta , Jack Sampson , Ganesh Venkatesh , Saturnino Garcia , Joe Auricchio , Po-Chao Huang , Manish Arora , Siddhartha Nath , Vikram Bhatt , Jonathan Babb , Steven Swanson , Michael Taylor, The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future, IEEE Micro, v.31 n.2, p.86-95, March 2011[doi>10.1109/MM.2011.18]\n", "Wooyoung Jang , Duo Ding , David Z. Pan, A voltage-frequency island aware energy optimization framework for networks-on-chip, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Keskin, G., Li, X., and Pileggi, L. 2006. Active on-die suppression of power supply noise. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'06). 813--816.\n", "Kim, W., Gupta, M., Wei, G., and Brooks, D. 2008. System level analysis of fast,per-core dvfs using on-chip switching regulators. In Proceedings of the 14<sup>th</sup> International Symposium on High Performance Computer Architecture (HPCA'08). 123--134.\n", "Kuo, B. 1992. Digital Control Systems. Oxford University Press, New York.\n", "Diana Marculescu , Siddharth Garg, System-level process-driven variability analysis for single and multiple voltage-frequency island systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233611]\n", "Andrey V. Mezhiba , Eby G. Friedman, Scaling trends of on-chip power distribution noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.386-394, April 2004[doi>10.1109/TVLSI.2004.825834]\n", "Koushik Niyogi , Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120852]\n", "Umit Y. Ogras , Radu Marculescu , Diana Marculescu, Variation-adaptive feedback control for networks-on-chip with multiple clock domains, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391627]\n", "Royden, H. 1968. Real Analysis. Macmillan, New York.\n", "Salihundam, P., Jain, S., Jacob, T., Kumar, S., Erraguntla, V., Hoskote, Y., Vangal, S., Ruhl, G., and Borkar, N. 2011. A 2 th/s 6.times.4 mesh network for a single-chip cloud computer with dvfs in 45 nm cmos. IEEE J. Solid-State Circ. 46, 4, 757--766.\n", "Phillip Stanley-Marbell , Diana Marculescu, Sunflower: full-system, embedded, microarchitecture evaluation, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, January 28-30, 2007, Ghent, Belgium\n", "Truong, D., Cheng, W., Mohsenin, T., Yu, Z., Jacobson, T., Landge, G., Meeuwsen, M., Watnik, C., Mejia, P., Tran, A., et al. 2008. A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling. In Proceedings of the IEEE Symposium on VLSI Circuits. 22--23.\n", "Yefu Wang , Kai Ma , Xiaorui Wang, Temperature-constrained power control for chip multiprocessors with online model estimation, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555794]\n", "Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, ACM SIGARCH Computer Architecture News, v.36 n.3, p.203-214, June 2008[doi>10.1145/1394608.1382139]\n", "Qiang Wu , Philo Juang , Margaret Martonosi , Douglas W. Clark, Formal online methods for voltage/frequency control in multiple clock domain microprocessors, ACM SIGARCH Computer Architecture News, v.32 n.5, December 2004[doi>10.1145/1037947.1024423]\n", "Zanini, F., Atienza, D., Benini, L, and de Micheli, G. 2009. Multicore thermal management with model predictive control. In Proceedings of the European Conference on Circuit Theory and Design (ECCTD'09). 711--714.\n", "Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]\n"], "doi": "doi>10.1145/2367736.2367739", "ref_links": {}, "abstract": "Runtime power management is a critical technique for reducing the energy footprint of digital electronic devices and enabling sustainable computing, since it allows electronic devices to dynamically adapt their power and energy consumption to meet performance requirements. In this article, we consider the case of MultiProcessor Systems-on-Chip (MPSoC) implemented using multiple Voltage and Frequency Islands (VFIs) relying on fine-grained Dynamic Voltage and Frequency Scaling (DVFS) to reduce the system power dissipation. In particular, we present a framework to theoretically analyze the impact of three important technology-driven constraints; (i) reliability-driven upper limits on the maximum supply voltage; (ii) inductive noise-driven constraints on the maximum rate of change of voltage/frequency; and (iii) the impact of manufacturing process variations on the performance of DVFS control for multiple VFI MPSoCs. The proposed analysis is general, in the sense that it is not bound to a specific DVFS control algorithm, but instead focuses on theoretically bounding the performance that any DVFS controller can possibly achieve. Our experimental results on real and synthetic benchmarks show that in the presence of reliability- and temperature-driven constraints on the maximum frequency and maximum frequency increment, any DVFS control algorithm will lose up to 87&percnt; performance in terms of the number of steps required to reach a reference steady state. In addition, increasing process variations can lead to up to 60&percnt; of fabricated chips being unable to meet the specified DVFS control specifications, irrespective of the DVFS algorithm used. Nonetheless, we note that although conventional DVFS might become less effective with technology scaling, it will continue to play an important role in the context of emerging power management techniques, for example, for massively parallel multiprocessor systems where only a subset of cores can be turned on at any given point of time due to total power constraints.", "authors": [{"name": "siddharth garg", "link": "http://dl.acm.org/author_page.cfm?id=81326489250"}, {"name": "diana marculescu", "link": "http://dl.acm.org/author_page.cfm?id=81502769316"}, {"name": "radu marculescu", "link": "http://dl.acm.org/author_page.cfm?id=81502723313"}], "title": "Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip", "citations": [], "Metrics": {"Downloads (12 months)": "26\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "301\n", "Citation Count": "4\n"}, "affiliation_data": [{"country": "canada", "university": "university of waterloo", "affiliation_string": "university of waterloo", "city": "waterloo", "Name": "siddharth garg"}, {"country": null, "university": null, "affiliation_string": "carnegie mellon university", "city": null, "Name": "diana marculescu"}, {"country": null, "university": null, "affiliation_string": "carnegie mellon university", "city": null, "Name": "radu marculescu"}]}, "Article No.: 31": {"references": ["Adamic, L. 2000. Zipf, power-laws, and pareto -- A ranking tutorial. Tech. rep., HP Labs.\n", "Yuvraj Agarwal , Steve Hodges , Ranveer Chandra , James Scott , Paramvir Bahl , Rajesh Gupta, Somniloquy: augmenting network interfaces to reduce PC energy usage, Proceedings of the 6th USENIX symposium on Networked systems design and implementation, p.365-380, April 22-24, 2009, Boston, Massachusetts\n", "David G. Andersen , Jason Franklin , Michael Kaminsky , Amar Phanishayee , Lawrence Tan , Vijay Vasudevan, FAWN: a fast array of wimpy nodes, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629577]\n", "Luiz Andr\u00e9 Barroso , Urs H\u00f6lzle, The Case for Energy-Proportional Computing, Computer, v.40 n.12, p.33-37, December 2007[doi>10.1109/MC.2007.443]\n", "Enrique V. Carrera , Ricardo Bianchini, PRESS: A Clustered Server Based on User-Level Communication, IEEE Transactions on Parallel and Distributed Systems, v.16 n.5, p.385-395, May 2005[doi>10.1109/TPDS.2005.60]\n", "Enrique V. Carrera , Eduardo Pinheiro , Ricardo Bianchini, Conserving disk energy in network servers, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782829]\n", "Jeffrey S. Chase , Darrell C. Anderson , Prachi N. Thakar , Amin M. Vahdat , Ronald P. Doyle, Managing energy and server resources in hosting centers, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada[doi>10.1145/502034.502045]\n", "Gong Chen , Wenbo He , Jie Liu , Suman Nath , Leonidas Rigas , Lin Xiao , Feng Zhao, Energy-aware server provisioning and load dispatching for connection-intensive internet services, Proceedings of the 5th USENIX Symposium on Networked Systems Design and Implementation, p.337-350, April 16-18, 2008, San Francisco, California\n", "Yiyu Chen , Amitayu Das , Wubi Qin , Anand Sivasubramaniam , Qian Wang , Natarajan Gautam, Managing server energy and operational costs in hosting centers, Proceedings of the 2005 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 06-10, 2005, Banff, Alberta, Canada[doi>10.1145/1064212.1064253]\n", "Dormando. 2011. Memcached. http://memcached.org.\n", "E. N. Elnozahy , Michael Kistler , Ramakrishnan Rajamony, Energy-efficient server clusters, Proceedings of the 2nd international conference on Power-aware computer systems, February 02-02, 2002, Cambridge, MA, USA\n", "Xiaobo Fan , Wolf-Dietrich Weber , Luiz Andre Barroso, Power provisioning for a warehouse-sized computer, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250665]\n", "Brad Fitzpatrick, Distributed caching with memcached, Linux Journal, v.2004 n.124, p.5, August 2004\n", "Taliver Heath , Bruno Diniz , Enrique V. Carrera , Wagner Meira, Jr. , Ricardo Bianchini, Energy conservation in heterogeneous server clusters, Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, June 15-17, 2005, Chicago, IL, USA[doi>10.1145/1065944.1065969]\n", "Hitachi. 2011. Deskstar 7k1000 specification sheet. http://www.hgst.com/tech/techlib.nsf/techdocs/D70FC3A0F32161868625747B00832876/$file/Deskstar_7K1000.B_DS.pdf.\n", "Intel. 2009. Intel Xeon processor 5500 series datasheet, volume 1. http://www.intel.com/content/www/us/en/processors/xeon-5500-vol-1-datasheet.html.\n", "Intel. 2010. Intel Atom processor d400 and d500 series datasheet, volume 1. http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/atom-d400-d500-vol-1-datasheet.pdf.\n", "Vijay Janapa Reddi , Benjamin C. Lee , Trishul Chilimbi , Kushagra Vaid, Web search using mobile cores: quantifying and mitigating the price of efficiency, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816002]\n", "Gueyoung Jung , Kaustubh R. Joshi , Matti A. Hiltunen , Richard D. Schlichting , Calton Pu, A cost-sensitive adaptation engine for server consolidation of multitier applications, Proceedings of the ACM/IFIP/USENIX 10th international conference on Middleware, November 30-December 04, 2009, Urbana, IL, USA\n", "Kevin Lim , Parthasarathy Ranganathan , Jichuan Chang , Chandrakant Patel , Trevor Mudge , Steven Reinhardt, Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.315-326, June 21-25, 2008[doi>10.1109/ISCA.2008.37]\n", "Kevin Lim , Jichuan Chang , Trevor Mudge , Parthasarathy Ranganathan , Steven K. Reinhardt , Thomas F. Wenisch, Disaggregated memory for expansion and sharing in blade servers, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555789]\n", "Jiuxing Liu , Jiesheng Wu , Sushmitha P. Kini , Pete Wyckoff , Dhabaleswar K. Panda, High performance RDMA-based MPI implementation over InfiniBand, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782855]\n", "R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]\n", "David Meisner , Brian T. Gold , Thomas F. Wenisch, PowerNap: eliminating server idle power, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508269]\n", "Micron. 2011. System power calculators. http://www.micron.com/support/dram/power_calc.html.\n", "Myricom. 2009. Myrinet. http://www.myri.com/myrinet.\n", "Vivek S. Pai , Mohit Aron , Gaurov Banga , Michael Svendsen , Peter Druschel , Willy Zwaenepoel , Erich Nahum, Locality-aware request distribution in cluster-based network servers, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.205-216, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291048]\n", "Pinheiro, E., Bianchini, R., Carrera, E. V., and Heath, T. 2001. Load balancing and unbalancing for power and performance in cluster-based systems. In Proceedings of the Workshop on Compilers and Operating Systems for Low Power (COLP'01).\n", "K. Rajamani , C. Lefurgy, On evaluating request-distribution schemes for saving energy in server clusters, Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, p.111-122, March 06-08, 2003\n", "Shimpi, A. L. 2008. Nehalem: The Unwritten Chapters. AnandTech.\n", "Charles Weddle , Mathew Oldham , Jin Qian , An-I Andy Wang , Peter Reiher , Geoff Kuenning, PARAID: A gear-shifting power-aware RAID, ACM Transactions on Storage (TOS), v.3 n.3, p.13-es, October 2007[doi>10.1145/1289720.1289721]\n"], "doi": "doi>10.1145/2367736.2367742", "ref_links": {"16": "http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/atom-d400-d500-vol-1-datasheet.pdf.", "14": "http://www.hgst.com/tech/techlib.nsf/techdocs/D70FC3A0F32161868625747B00832876/$file/Deskstar_7K1000.B_DS.pdf.", "9": "http://memcached.org.", "24": "http://www.micron.com/support/dram/power_calc.html.", "15": "http://www.intel.com/content/www/us/en/processors/xeon-5500-vol-1-datasheet.html.", "25": "http://www.myri.com/myrinet."}, "abstract": "Current resource provisioning schemes in Internet services leave servers less than 50&percnt; utilized almost all the time. At this level of utilization, the servers' energy efficiency is substantially lower than at peak utilization. A solution to this problem could be dynamically consolidating workloads into fewer servers and turning others off. However, services typically resist doing so, because of high response times during reactivation in handling traffic spikes. Moreover, services often want the memory and/or storage of all servers to be readily available at all times.In this article, we propose a family ofbarely aliveactive low-power server states that facilitates both fast reactivation and access to memory while in a low-power state. We compare these states to previously proposed active and idle states. In particular, we investigate the impact of load bursts in each energy-saving scheme. We also evaluate the additional benefits of memory access under low-power states with a study of a search service using a cooperative main-memory cache. Finally, we propose a system that combines a barely-alive state with the off state. We find that the barely alive states can reduce service energy consumption by up to 38&percnt;, compared to an energy-oblivious system. We also find that these energy savings are consistent across a large parameter space.", "authors": [{"name": "vlasia anagnostopoulou", "link": "http://dl.acm.org/author_page.cfm?id=81474696744"}, {"name": "susmit biswas", "link": "http://dl.acm.org/author_page.cfm?id=81416602658"}, {"name": "heba saadeldeen", "link": "http://dl.acm.org/author_page.cfm?id=81474698421"}, {"name": "alan savage", "link": "http://dl.acm.org/author_page.cfm?id=81436594828"}, {"name": "ricardo bianchini", "link": "http://dl.acm.org/author_page.cfm?id=81504685242"}, {"name": "tao yang", "link": "http://dl.acm.org/author_page.cfm?id=81550377356"}, {"name": "diana franklin", "link": "http://dl.acm.org/author_page.cfm?id=81100065382"}, {"name": "frederic t chong", "link": "http://dl.acm.org/author_page.cfm?id=81100287682"}], "title": "Barely alive memory servers: Keeping data active in a low-power state", "citations": [], "Metrics": {"Downloads (12 months)": "18\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "222\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california at santa barbara", "city": "california", "Name": "vlasia anagnostopoulou"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california at santa barbara", "city": "california", "Name": "susmit biswas"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california at santa barbara", "city": "california", "Name": "heba saadeldeen"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california at santa barbara", "city": "california", "Name": "alan savage"}, {"country": null, "university": null, "affiliation_string": "rutgers university", "city": null, "Name": "ricardo bianchini"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california at santa barbara", "city": "california", "Name": "tao yang"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california at santa barbara", "city": "california", "Name": "diana franklin"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california at santa barbara", "city": "california", "Name": "frederic t chong"}]}}, "date": {"month": "October", "year": "2012"}}, "Issue1": {"articles": {"Article No.: 3": {"references": ["Antoniol, G. and Tonella, P.1997. EEG data compression techniques.IEEE Trans. Biomed. Eng. 44, 2, 105--114.\n", "Bevan Baas , Zhiyi Yu , Michael Meeuwsen , Omar Sattari , Ryan Apperson , Eric Work , Jeremy Webb , Michael Lai , Tinoosh Mohsenin , Dean Truong , Jason Cheung, AsAP: A Fine-Grained Many-Core Platform for DSP Applications, IEEE Micro, v.27 n.2, p.34-45, March 2007[doi>10.1109/MM.2007.29]\n", "Casson, A. J. and Rodriguez-Villegas, E.2007. Data reduction techniques to facilitate wireless and long term AEEG epilepsy monitoring. InProceedings of the IEEE Engineering in Medicine and Biology Society (EMBS) Conference on Neural Engineering.\n", "Casson, A. J. and Rodriguez-Villegas, E.2008. Generic vs custom; analogue vs digital: On the implementation of an online EEG signal processing algorithm. InProceedings of the IEEE Engineering in Medicine and Biology Society (EMBS) Conference.\n", "Calhoun, B. H., Wang, A., and Chandrakasan, A.2005. Modeling and sizing for minimum energy operation in subthreshold circuits.IEEE J. Solid-State Circuits 40, 9, 1778--1786.\n", "Chan, H. L., Lin, M. A., Wu, T., Lee, S. T., Tsai, Y. T., and Chao, P. K.2008. Detection of neuronal spikes using an adaptive threshold based on the max-min spread sorting method.ELSEVIER J. Neurosci. Meth. 172, 112--121.\n", "K. P. Indiradevi , Elizabeth Elias , P. S. Sathidevi , S. Dinesh Nayak , K. Radhakrishnan, A multi-level wavelet approach for automatic detection of epileptic spikes in the electroencephalogram, Computers in Biology and Medicine, v.38 n.7, p.805-816, July, 2008[doi>10.1016/j.compbiomed.2008.04.010]\n", "K. P. Indiradevi , Elizabeth Elias , P. S. Sathidevi , S. Dinesh Nayak , K. Radhakrishnan, A multi-level wavelet approach for automatic detection of epileptic spikes in the electroencephalogram, Computers in Biology and Medicine, v.38 n.7, p.805-816, July, 2008[doi>10.1016/j.compbiomed.2008.04.010]\n", "Irazoqui-Pastor, P., Mody, I., and Judy, J.2003. In-vivo EEG recording using a wireless implantable neural transceiver. InProceedings of the IEEE EMBS Conference on Neural Engineering.\n", "Klinik F\u00fcr Epileptologie.2009. www.meb.uni-bonn.de.\n", "Ko, C.-W. and Chung, H. W.1998. An EEG spike detection algorithm using artificial neural network with multi-channel correlation. InProceedings of the IEEE Engineering in Medicine and Biology Society (EMBS).2070--2073.\n", "Lin, C.-T., Chen, Y.-C., Huang, T.-Y., Chiu, T.-T., Ko, L.-W., Liang, S.-F., Hsieh, H.-Y., Hsu, S.-H., and Duann, J.-R.2008. Development of wireless brain computer interface with embedded multitask scheduling and its application on real-time driver\u2019s drowsiness detection and warning. InIEEE Trans. Biomed. Eng. 55, 5, 1582--1591.\n", "Nordic Semiconductor.2009. NRF24L01 Product specification, www.nordicsemi.no.\n", "S. G. Mallat, A Theory for Multiresolution Signal Decomposition: The Wavelet Representation, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.11 n.7, p.674-693, July 1989[doi>10.1109/34.192463]\n", "Predictive Technology Model.2011. PTM model, www.ptm.asu.edu.\n", "Jan M. Rabaey , Anantha Chandrakasan , Borivoje Nikolic, Digital Integrated Circuits, Prentice Hall Press, Upper Saddle River, NJ, 2008\n", "Rahul Sarpeshkar, Analog versus digital: extrapolating from electronics to neurobiology, Neural Computation, v.10 n.7, p.1601-1638, Oct. 1998[doi>10.1162/089976698300017052]\n", "Verma, N., Shoeb, A., Bohorquez, J., Dawson, J., Guttag, J., and Chandrakasan, A. P.2010. A Micro-power EEG acquisition SoC with integration feature extraction processor for a chronic seizure detection system.IEEE J. Solid-State Circuits 45, 4, 804--816.\n", "Wang, A. and Sodini, C.2005. A Simple energy model for wireless microsensor transceivers. InProceedings of the IEEE Global Telecommunications Conference (GLOBECOM).3205--3209.\n", "Williams, G. W., Luders, H. O., Brickner, A., Goormastic, M., and Klass, D. W.1985. Interobserver variability in EEG interpretation.Neurology 35, 12, 1714--1719.\n", "Yates, D. C. and Rodriguez-Villegas, E.2007. A key power trade-off in wireless EEG headset design. InProceedings of the IEEE Engineering in Medicine and Biology Society (EMBS) Conference on Neural Engineering.\n", "Bo Zhai , David Blaauw , Dennis Sylvester , Krisztian Flautner, Theoretical and practical limits of dynamic voltage scaling, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996798]\n"], "doi": "doi>10.1145/2093145.2093148", "ref_links": {}, "abstract": "Remote wireless monitoring of physiological signals has emerged as a key enabler for biotelemetry and can significantly improve the delivery of healthcare. Improving the energy efficiency and battery lifetime of the monitoring units without sacrificing the acquired signal quality is a key challenge in large-scale deployment of bioelectronic systems for remote wireless monitoring. In this article, we present a design methodology for accuracy aware, energy efficient wireless monitoring of electroencephalography (EEG) data. The proposed design performs a real-time accuracy energy trade-off by controlling the volume of transmitted data based on the information content in the EEG signal. We consider the effect of different system parameters in order to design an optimal system. We analyze the impact of noise of the wireless channel. Our analysis shows that the proposed system design approach can provide up to 10X energy savings in a 32 channel wireless EEG system with minimal impact on the monitored EEG signal accuracy.", "authors": [{"name": "jeremy r tolbert", "link": "http://dl.acm.org/author_page.cfm?id=81435603403"}, {"name": "pratik kabali", "link": "http://dl.acm.org/author_page.cfm?id=81498658799"}, {"name": "simeranjit brar", "link": "http://dl.acm.org/author_page.cfm?id=81498658482"}, {"name": "saibal mukhopadhyay", "link": "http://dl.acm.org/author_page.cfm?id=81336491566"}], "title": "Modeling and Designing for Accuracy and Energy Efficiency in Wireless Electroencephalography Systems", "citations": [], "Metrics": {"Downloads (12 months)": "20\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "214\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "georgia", "university": null, "affiliation_string": "georgia institute of technology", "city": null, "Name": "jeremy r tolbert"}, {"country": "georgia", "university": null, "affiliation_string": "georgia institute of technology", "city": null, "Name": "pratik kabali"}, {"country": "georgia", "university": null, "affiliation_string": "georgia institute of technology", "city": null, "Name": "simeranjit brar"}, {"country": "georgia", "university": null, "affiliation_string": "georgia institute of technology", "city": null, "Name": "saibal mukhopadhyay"}]}, "Article No.: 2": {"references": ["Ansari, J., Pankin, D., and Mahonen, P.2009. Radio-triggered wake-ups with addressing capabilities for extremely low power sensor network applications.Internat. J. Wirel. Inform. Netw. 16, 118--130. 10.1007/s10776-009-0100-6.\n", "Chakraborty, R., Narasimhan, S., and Bhunia, S.2007. Hybridization of CMOS with CNT-based nanoelectromechanical switch for low leakage and robust circuit design.IEEE Trans. Circuits Syst. I. Reg. Papers 54,11, 2480--2488.\n", "Gregory K. Chen , David Blaauw , Trevor Mudge , Dennis Sylvester , Nam Sung Kim, Yield-driven near-threshold SRAM design, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "Czaplewski, D. A., Patrizi, G. A., Kraus, G. M., Wendt, J. R., Nordquist, C. D., Wolfley, S. L., Baker, M. S., and de Boer, M. P.2009. A nanomechanical switch for integration with CMOS logic.J. Micromech. Microeng. 19, 8, 085003.\n", "Hamed F. Dadgour , Muhammad M. Hussain , Casey Smith , Kaustav Banerjee, Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837498]\n", "Hamed F. Dadgour , Kaustav Banerjee, Design and analysis of hybrid NEMS-CMOS circuits for ultra low-power applications, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278559]\n", "Fruehling, A., Xiao, S., Qi, M., Roy, K., and Peroulis, D.2009. Nano-switch for study of gold contact behavior. InProceedings of the IEEE Conference on Sensors.248--251.\n", "Hanson, S., Seok, M., Lin, Y.-S., Foo, Z. Y., Kim, D., Lee, Y., Liu, N., Sylvester, D., and Blaauw, D.2009. A low-voltage processor for sensing applications with picowatt standby mode.IEEE J. Solid-State Circuits 44, 4, 1145--1155.\n", "Michael B. Henry , Leyla Nazhandali, From transistors to MEMS: throughput-aware power gating in CMOS circuits, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n", "Jeon, J., Pott, V., Kam, H., Nathanael, R., Alon, E., and Liu, T.-J. K.2010. Perfectly complementary relay design for digital logic applications.IEEE Electron Device Lett. 31, 4, 371--373.\n", "Kim, J., Grisso, B., Ha, D., and Inman, D.2007. Digital wideband excitation technique for impedance-based structural health monitoring systems. InProceedings of the International Symposium on Circuits and Systems (ISCAS). 3566--3569.\n", "Kim, K. K., Nan, H., and Choi, K.2009. Ultralow-voltage power gating structure using low threshold voltage.IEEE Trans. Circuits Syst. II: Exp. Briefs 56,12, 926--930.\n", "Maciel, J.2009. RF MEMS switches are reliable: A comprehensive technology overview.MEMS Investor J.\n", "Nathanael, R., Pott, V., Kam, H., Jeon, J., and Liu, T.-J. K.2009. 4-terminal relay technology for complementary logic. InProceedings of the IEEE International Electron Devices Meeting (IEDM). 1--4.\n", "Gaetano Palumbo , Domenico Pappalardo, Charge pump circuits: an overview on design strategies and topologies, IEEE Circuits and Systems Magazine, v.10 n.1, p.31-45, March 2010[doi>10.1109/MCAS.2009.935695]\n", "Parsa, R., Akarvardar, K., Provine, J., Lee, D., Elata, D., Mitra, S., Wong, H., and Howe, R.2010. Composite polysilicon-platinum lateral nanoelectromechanical relays. InProceedings of the 14th Solid-State Sensors, Actuators, and Microsystems Workshop.7--10.\n", "Jan Rabaey, Low Power Design Essentials, Springer Publishing Company, Incorporated, 2009\n", "Arijit Raychowdhury , Bipul C. Paul , Swarup Bhunia , Kaushik Roy, Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.11, p.1213-1224, November 2005[doi>10.1109/TVLSI.2005.859590]\n", "Raychowdhury, A., Kim, J. I., Peroulis, D., and Roy, K.2006. Integrated MEMS switches for leakage control of battery operated systems. InProceedings of the IEEE Custom Integrated Circuits Conference (CICC). 457--460.\n", "Mingoo Seok , Scott Hanson , Dennis Sylvester , David Blaauw, Analysis and optimization of sleep modes in subthreshold circuit design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278655]\n", "Mingoo Seok , Scott Hanson , Dennis Sylvester , David Blaauw, Analysis and optimization of sleep modes in subthreshold circuit design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278655]\n", "Seok, M., Hanson, S., Lin, Y.-S., Foo, Z., Kim, D., Lee, Y., Liu, N., Sylvester, D., and Blaauw, D.2008. The phoenix processor: A 30pw platform for sensor applications. InProceedings of the IEEE Symposium on VLSI Circuits (VLSIC). 188--189.\n", "Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010\n", "Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]\n"], "doi": "doi>10.1145/2093145.2093147", "ref_links": {}, "abstract": "A rapidly growing class of battery constrained electronic applications are those with very long sleep periods, such as structural health monitoring systems, biomedical implants, and wireless border security cameras. The traditional method for sleep-mode power reduction, transistor power gating, has drawbacks, including performance loss and residual leakage. This article presents a thorough evaluation of a new nanotechnology-enabled power gating structure, CMOS-compatible NEMS switches, in the presence of aggressive supply voltage scaling. Due to the infinite off-resistance of the NEMS switches, the average power consumption of an FFT processor performing 1 FFT per hour drops by around 30 times compared to a transistor-based power gating implementation. Additionally, the low on-resistance and nanoscale size means even with current prototypes, area overhead is as much as 5 times lower, with much room for improvement. The major drawback of NEMS switches is the high activation voltage, which can be many times higher than typical CMOS supply voltages. We demonstrate that with a charge pump, these voltages can be generated on-die, and the energy and bootup delay overhead is negligible compared to the FFT processing itself. These results show that NEMS-based power-gating warrants further investigation and the fabrication of a prototype.", "authors": [{"name": "michael b henry", "link": "http://dl.acm.org/author_page.cfm?id=81413599755"}, {"name": "leyla nazhandali", "link": "http://dl.acm.org/author_page.cfm?id=81100129892"}], "title": "From Transistors to NEMS: Highly Efficient Power-Gating of CMOS Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "27\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "325\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "virginia tech", "city": null, "Name": "michael b henry"}, {"country": null, "university": null, "affiliation_string": "virginia tech", "city": null, "Name": "leyla nazhandali"}]}, "Article No.: 1": {"references": ["M. T. Alam , M. J. Siddiq , G. H. Bernstein , M. Niemier , W. Porod , X. S. Hu, On-Chip Clocking for Nanomagnet Logic Devices, IEEE Transactions on Nanotechnology, v.9 n.3, p.348-351, May 2010[doi>10.1109/TNANO.2010.2041248]\n", "Andre, T. W., Nahas, J. J., Subramanian, C. K., Garni, B. J., Lin, H. S., Omair, A., and Martino, W. K.2005. A 4-mb 0.18-um 1T1MTJ toggle MRAM with balanced three input sensing scheme and locally mirrored unidirectional write drivers.IEEE J. Solid-State Circuits 40,1, 301--309.\n", "B. Behin-Aein , S. Salahuddin , S. Datta, Switching Energy of Ferromagnetic Logic Bits, IEEE Transactions on Nanotechnology, v.8 n.4, p.505-514, July 2009[doi>10.1109/TNANO.2009.2016657]\n", "Bernstein, G., Imre, A., Metlushko, V., Orlov, A., Zhou, L., Ji, L., Csaba, G., and Porod, W.2005. Magnetic QCA systems.Microelectronics J. 36, 619--624.\n", "Carlton, D., Emley, N., Tuchfeld, E., and Bokor, J.2008. Simulation studies of nanomagnet-based architecture.NanoLetters 8,12, 4173--4178.\n", "Jason Cong , John Peck , Yuzheng Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.137-143, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228390]\n", "Cowburn, R. and Welland, M.2000. Room temperature magnetic quantum cellular automata.Science 287,5457, 1466--1468.\n", "Crocker, M., Hu, X., and Niemier, M.2007. Fault models and yield analysis for QCA-based PLAs. InProceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL). 435--440.\n", "Michael Crocker , X. Sharon Hu , Michael Niemier, Defect tolerance in QCA-based PLAs, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.46-53, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585791]\n", "M. Crocker , Xiaobo Sharon Hu , M. Niemier , Minjun Yan , G. Bernstein, PLAs in Quantum-Dot Cellular Automata, IEEE Transactions on Nanotechnology, v.7 n.3, p.376-386, May 2008[doi>10.1109/TNANO.2007.915022]\n", "Michael Crocker , X. Sharon Hu , Michael Niemier, Defects and faults in QCA-based PLAs, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-27, July 2009[doi>10.1145/1543438.1543441]\n", "Michael Crocker , X. Sharon Hu , Michael Niemier, Design and comparison of NML systolic architectures, Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures, June 17-18, 2010, Anaheim, California\n", "Csaba, G., Lugli, P., Csurgay, A., and Porod, W.2005. Simulation of power gain and dissipation in field-coupled nanomagnet.J. Comp. Elec. 4,1/2, 105--110.\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Aaron Dingler , Michael Niemier , X. Sharon Hu , Michael Garrison , M. Tanvir Alam, System-level energy and performance projections for nanomagnet-based logic, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.21-26, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226358]\n", "Aaron Dingler , M. Jafar Siddiq , Michael Niemier , X. Sharon Hu , M. Tanvir Alam , Gary Bernstein , Wolfgang Porod, Controlling Magnetic Circuits: How Clock Structure Implementation will Impact Logical Correctness and Power, Proceedings of the 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.94-102, October 07-09, 2009[doi>10.1109/DFT.2009.44]\n", "Donahue, M. and Porter, D.OOMMF User\u2019s Guide, Version 1.0, Interagency Report NISTIR 6367.\n", "Gerrits, T., van den Berg, H., Hohlfeld, J., Bar, L., and Rasing, T.2002. Ultrafast precessional magnetization reversal by picosecond magnetic field pulse shaping.Nature 418, 506--512.\n", "Xiaobo Sharon Hu , Michael Crocker , Michael Niemier , Minjun Yan , Gary Bernstein, PLAs in Quantum-dot Cellular Automata, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.242, March 02-03, 2006[doi>10.1109/ISVLSI.2006.73]\n", "Imre, A., Csaba, G., Ji, L., Orlov, A., Bernstein, G., and Porod, W.2006. Majority logic gate for magnetic quantum-dot cellular automata.Science 311,5758, 205--208.\n", "Shiliang Liu , X. S. Hu , J. J. Nahas , M. T. Niemier , W. Porod , G. H. Bernstein, Magnetic\u2013Electrical Interface for Nanomagnet Logic, IEEE Transactions on Nanotechnology, v.10 n.4, p.757-763, July 2011[doi>10.1109/TNANO.2010.2077645]\n", "Harika Manem , Peter C. Paliwoda , Garrett S. Rose, A hybrid cmos/nano fpga architecture built fromprogrammable majority logic arrays, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366171]\n", "McVitie, S., White, G., Scott, J., Warin, P., and Chapman, J.2001. Quantitative imaging of magnetic domain walls in thin films using Lorentz and magnetic force microscopies.J. Appl. Phys. 90, 10, 5220--5227.\n", "M. Niemier , M. Alam , X. S. Hu , G. Bernstein , W. Porod , M. Putney , J. DeAngelis, Clocking structures and power analysis for nanomagnet-based logic devices, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283787]\n", "Michael Niemier , Michael Crocker , X. Sharon Hu, Fabrication Variations and Defect Tolerance for Nanomagnet-Based QCA, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.534-542, October 01-03, 2008[doi>10.1109/DFT.2008.54]\n", "Niemier, M., Dingler, A., and Hu, X. S.2008b. Bridging the gap between nanomagnetic devices and circuits. InProceedings of the 26th IEEE International Conference on Computer Design (ICDE). 506--513.\n", "Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vinventelli, A.1992. SIS: A system for sequential circuit systhesis. Tech. rep. UBC/ERL M92/41, U.C. Berkeley.\n", "Snider, G. and Williams, R. S.2007. Nano/CMOS architectures using a field-programmable nanowire interconnect.Nanotechnol. 18, 035204.\n", "Dmitri B. Strukov , Konstantin K. Likharev, A reconfigurable architecture for hybrid CMOS/Nanodevice circuits, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117221]\n", "Varga, E., Niemier, M. T., Bernstein, G., Porod, W., and Hu, X. S.2009. Non-volatile and reprogrammable MQCA-based majority gates. InProceedings of the Device Research Conference.\n", "Varga, E., Liu, S., Niemier, M., Porod, W., Hu, X., Bernstein, G., Alam, M., and Orlov, A.2010a. Experimental demonstration of fanout for nanomagnet logic. InProceedings of the Device Research Conference.\n", "Varga, E., Siddiq, M., Niemier, M., Alam, M., Bernstein, G., Porod, W., Orlov, A., and Hu, X.2010b. Experimental demonstration of non-majority, nanomagnet logic gates. InProceedings of the Device Research Conference.\n", "Verma, L. and Ng, V.2007. Magnetic domain patterns in a zigzag nanowire.J. Magnetism Magnetic Mater. 313, 2, 317--321.\n"], "doi": "doi>10.1145/2093145.2093146", "ref_links": {}, "abstract": "In order to continue the performance and scaling trends that we have come to expect from Moore\u2019s Law, many emergent computational models, devices, and technologies are actively being studied to either replace or augment CMOS technology. Nanomagnet Logic (NML) is one such alternative. NML operates at room temperature, it has the potential for low power consumption, and it is CMOS compatible. In this aricle, we present an NML programmable logic array (PLA) based on a previously proposed reprogrammable quantum-dot cellular automata PLA design. We also discuss the fabrication and simulation validation of the circuit structures unique to the NML PLA, present area, energy, and delay estimates for the NML PLA, compare the area of NML PLAs to other reprogrammable nanotechnologies, and analyze how architectural-level redundancy will affect performance and defect tolerance in NML PLAs. We will use results from this study to shape a concluding discussion about, which architectures appear to be most suitable for NML.", "authors": [{"name": "michael crocker", "link": "http://dl.acm.org/author_page.cfm?id=81310487770"}, {"name": "michael niemier", "link": "http://dl.acm.org/author_page.cfm?id=81100619881"}, {"name": "x sharon hu", "link": "http://dl.acm.org/author_page.cfm?id=81451597895"}], "title": "A Reconfigurable PLA Architecture for Nanomagnet Logic", "citations": [], "Metrics": {"Downloads (12 months)": "30\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "330\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "michael crocker"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "michael niemier"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "x sharon hu"}]}, "Article No.: 5": {"references": ["Anan, T., Suzuki, N., Yashiki, K., Fukatsu, K., Hatakeyama, H., Akagawa, T., Tokutome, K., and Tsuji, M.2008. High-speed 1.1-um-range InGaAs VCSELs. InProceedings of the Optical Fiber Communication/National Fiber Optic Engineers Conference. 1--3.\n", "I\u00f1igo Artundo , Wim Heirman , Mikel Loperena , Christof Debaes , Jan Van Campenhout , Hugo Thienpont, Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects, Proceedings of the 2009 17th IEEE Symposium on High Performance Interconnects, p.163-169, August 25-27, 2009[doi>10.1109/HOTI.2009.27]\n", "Shirish Bahirat , Sudeep Pasricha, Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629453]\n", "Bahirat, S. and Pasricha, S.2010. UC-PHOTON: A novel hybrid photonic network-on-chip for multiple use-case applications. InProceedings of the 11th International Symposium on Quality Electronic Design (ISQED).721--729.\n", "James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]\n", "Christopher Batten , Ajay Joshi , Jason Orcutt , Anatoly Khilo , Benjamin Moss , Charles Holzwarth , Milos Popovic , Hanqing Li , Henry Smith , Judy Hoyt , Franz Kartner , Rajeev Ram , Vladimir Stojanovic , Krste Asanovic, Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.21-30, August 26-28, 2008[doi>10.1109/HOTI.2008.11]\n", "Luca Benini , Giovanni De Micheli, Powering networks on chips: energy-efficient and reliable interconnect design for SoCs, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montr\u00e9al, P.Q., Canada[doi>10.1145/500001.500009]\n", "G. de Micheli , L. Benini, Networks on Chip: A New Paradigm for Systems on Chip Design, Proceedings of the conference on Design, automation and test in Europe, p.418, March 04-08, 2002\n", "Biberman, A., Lee, B., Sherwood-Droz, N., Lipson, M., and Bergman, K.2010. Broadband operation of nanophotonic router for silicon photonic networks-on-chip.IEEE Photon. Technol. Lett. PP 99, 1--1.\n", "Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]\n", "Bonetto, E., Chiaraviglio, L., Cuda, D., Gavilanes Castillo, G., and Neri, F.2009. Optical technologies can improve the energy efficiency of networks. InProceedings of the 35th European Conference on Optical Communication (ECOC).1--4.\n", "M. Bri\u00e8re , B. Girodias , Y. Bouchebaba , G. Nicolescu , F. Mieyeville , F. Gaffiot , I. O'Connor, System level assessment of an optical NoC in an MPSoC platform, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Guoqing Chen , Hui Chen , Mikhail Haurylau , Nicholas A. Nelson , David H. Albonesi , Philippe M. Fauchet , Eby G. Friedman, Predictions of CMOS compatible on-chip optical interconnect, Integration, the VLSI Journal, v.40 n.4, p.434-446, July, 2007[doi>10.1016/j.vlsi.2006.10.001]\n", "Chen, X., Mohamed, M., Schwartz, B., Li, Z., Shang, L., and Mickelson, A.2010. Racetrack filters for nanophotonic on-chip networks. InProceedings of the Conference on Integrated Photonics Research, Silicon and Nanophotonics (ITPR).\n", "Cho, H., Kapur, P., and Saraswat, K.2004. Power comparison between high-speed electrical and optical interconnects for inter-chip communication. InProceedings of the IEEE International Interconnect Technology Conference (IITC).116--118.\n", "Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555809]\n", "W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]\n", "William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]\n", "Das, R., Eachempati, S., Mishra, A., Narayanan, V., and Das, C.2009. Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. InProceedings of the IEEE 15th International Symposium on High Performance Computer Architecture (HPCA).175--186.\n", "Dong, P., Preble, S. F., and Lipson, M.2007. All-optical compact silicon comb switch.Opt. Express 15, 15, 9600--9605.\n", "Doylend, J. and Knights, A.2006. Design and simulation of an integrated fiber-to-chip coupler for silicon-on-insulator waveguides.IEEE J. Sel. Topics Quantum Electron. 12, 6, 1363--1370.\n", "Gu, H., Xu, J., and Wang, Z.2008. A novel optical mesh network-on-chip for gigascale systems-on-chip. InProceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).1728--1731.\n", "Huaxi Gu , Kwai Hung Mo , Jiang Xu , Wei Zhang, A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip, Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, p.19-24, May 13-15, 2009[doi>10.1109/ISVLSI.2009.19]\n", "Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]\n", "Jingcao Hu , Umit Y. Ogras , Radu Marculescu, System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.12, p.2919-2933, December 2006[doi>10.1109/TCAD.2006.882474]\n", "Ji, C., Wang, J., Soderstrom, D., and Giovane, L.2009. High data rate 850 nm oxide VCSEL for 20 Gb/s application and beyond. InProceedings of the Communications and Photonics Conference and Exhibition, Asia (ACP). 1--2.\n", "Kash, J.2007. Intrachip optical networks for a future supercomputer-on-a-chip. InProceedings of Photonics in Switching (PS).55--56.\n", "Nevin Kirman , Meyrem Kirman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, Leveraging Optical Technology in Future Bus-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.492-503, December 09-13, 2006[doi>10.1109/MICRO.2006.28]\n", "Nevin Kirman , Jos\u00e9 F. Mart\u00ednez, A power-efficient all-optical on-chip interconnect using wavelength-based oblivious routing, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736024]\n", "Kromer, C., Sialm, G., Berger, C., Morf, T., Schmatz, M., Ellinger, F., Erni, D., Bona, G.-L., and Jackel, H.2005. A 100-mW 4 x 10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects.IEEE J. Solid-State Circuits 40,12, 2667--2679.\n", "A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002\n", "Hyung Gyu Lee , Naehyuck Chang , Umit Y. Ogras , Radu Marculescu, On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-20, August 2007[doi>10.1145/1255456.1255460]\n", "Lee, B., Biberman, A., Dong, P., Lipson, M., and Bergman, K.2008. All-optical comb switch for multiwavelength message routing in silicon photonic networks.IEEE Photon. Technol. Lett. 20, 10, 767--769.\n", "Weichen Liu , Mingxuan Yuan , Xiuqiang He , Zonghua Gu , Xue Liu, Efficient SAT-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization, Proceedings of the 2008 Real-Time Systems Symposium, p.492-504, November 30-December 03, 2008[doi>10.1109/RTSS.2008.49]\n", "Lott, J. A., Ledentsov, N. N., Shchukin, V. A., Mutig, A., Blokhin, S. A., Nadtochiy, A. M., Fiol, G., and Bimberg, D.2010. 850 nm VCSELs for up to 40 Gbit/s short reach data links. InProceedings of the Conference on Lasers and Electro-Optics (CLEO) and Quantum Electronics and Laser Science Conference (QELS).1--2.\n", "Mateusz Majer , Christophe Bobda , Ali Ahmadinia , Jurgen Teich, Packet Routing in Dynamically Changing Networks on Chip, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.154.2, April 04-08, 2005[doi>10.1109/IPDPS.2005.323]\n", "Masini, G., Capellini, G., Witzens, J., and Gunn, C.2007. A 1550nm, 10Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetector. InProceedings of the 4th IEEE International Conference Group IV Photonics (GFP).1--3.\n", "George Michelogiannakis , Dionisios Pnevmatikatos , Manolis Katevenis, Approaching Ideal NoC Latency with Pre-Configured Routes, Proceedings of the First International Symposium on Networks-on-Chip, p.153-162, May 07-09, 2007[doi>10.1109/NOCS.2007.10]\n", "Morris, R. and Kodi, A. K.2010. Exploring the design of 64- and 256-core power efficient nanophotonic interconnect.IEEE J. Sel. Topics Quantum Electron.PP, 99, 1--8.\n", "Lionel M. Ni , Philip K. McKinley, A Survey of Wormhole Routing Techniques in Direct Networks, Computer, v.26 n.2, p.62-76, February 1993[doi>10.1109/2.191995]\n", "Ian O'Connor, Optical solutions for system-level interconnect, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966764]\n", "O\u2019Connor, I., Tissafi-Drissi, F., Navarro, D., Mieyeville, F., Gaffiot, F., Dambre, J., de Wilde, M., Stroobandt, D., and Briere, M.2006. Integrated optical interconnect for on-chip data transport. InProceedings of the IEEE North-East Workshop on Circuits and Systems (NEWCAS).209--209.\n", "Pan, Y., Kim, J., and Memik, G.2010. Flexishare: Channel sharing for an energy-efficient nanophotonic crossbar. InProceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA).1--12.\n", "Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555808]\n", "Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]\n", "Pasricha, S. and Dutt, N.2008. Trends in emerging on-chip interconnect technologies.Inform. Media Technol.3, 4, 630--645.\n", "Perkins, J. and Fonstad, C.2007. Low threshold VCSELs recess-integrated on Si-CMOS ICs. InProceedings of the Conference on Lasers and Electro-Optics (CLEO).1--2.\n", "Perkins, J. M., Simpkins, T. L., Warde, C., and Clifton G. Fonstad, J.2008. Full recess integration of small diameter low threshold VCSELs within Si-CMOS ICs.Opt. Express 16,18, 13955--13960.\n", "Michele Petracca , Benjamin G. Lee , Keren Bergman , Luca P. Carloni, Design Exploration of Optical Interconnection Networks for Chip Multiprocessors, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.31-40, August 26-28, 2008[doi>10.1109/HOTI.2008.20]\n", "Poon, A. W., Xu, F., and Luo, X.2008. Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip.Silicon Photonics III6898, 1.\n", "Poulton, J., Palmer, R., Fuller, A., Greer, T., Eyles, J., Dally, W., and Horowitz, M.2007. A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS.IEEE J. Solid-State Circuits 42,12, 2745--2757.\n", "E. Rijpkema , K. G.  W. Goossens , A. Radulescu , J. Dielissen , J. van Meerbergen , P. Wielage , E. Waterlander, Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.10350, March 03-07, 2003\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]\n", "Syrbu, A., Mereuta, A., Iakovlev, V., Caliman, A., Royo, P., and Kapon, E.2008. 10 Gbps VCSELs with high single mode output in 1310nm and 1550 nm wavelength bands. InProceedings of the Conference on Optical Fiber Communication/National Fiber Optic Engineers (OFC/NFOEC).1--3.\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]\n", "Vlasov, Y., Green, W. M. J., and Xia, F.2008. High-throughput silicon nanophotonic wavelength-insensitive switch for on-chip optical networks.Nature Photonics 2,242--246.\n", "Xia, F. A., Sekaric, L. A., and Vlasov, Y. T.2007. Ultracompact optical buffers on a silicon chip.Nature Photonics 1,65--71.\n", "Xiao, S., Khan, M. H., Shen, H., and Qi, M.2007. Multiple-channel silicon micro-resonator based filters for WDM applications.Opt. Express 15,12, 7489--7498.\n", "Xu, J., Wolf, W., Henkel, J., and Chakradhar, S.2005. 264 HDTV decoder using application-specific networks-on-chip. InProceedings of the IEEE International Conference on Multimedia and Expo (ICME).1508--1511.\n", "Yin, T., Cohen, R., Morse, M. M., Sarid, G., Chetrit, Y., Rubin, D., and Paniccia, M. J.2007. 31 GHz Ge N-I-P waveguide photodetectors on silicon-on-insulator substrate.Opt. Express 15,21, 13965--13971.\n", "Young, I., Mohammed, E., Liao, J., Kern, A., Palermo, S., Block, B., Reshotko, M., and Chang, P.2009. Optical I/O technology for tera-scale computing. InProceedings of the IEEE International Solid-State Circuits Conference (ISSCC). 468--469.\n", "Zheng, X., Liu, F., Patil, D., Thacker, H., Luo, Y., Pinguet, T., Mekis, A., Yao, J., Li, G., Shi, J., Raj, K., Lexau, J., Alon, E., Ho, R., Cunningham, J. E., and Krishnamoorthy, A. V.2010. A sub-picojoule-per-bit CMOS photonic receiver for densely integrated systems.Opt. Express 18,1, 204--211.\n"], "doi": "doi>10.1145/2093145.2093150", "ref_links": {}, "abstract": "Networks-on-chip (NoCs) are emerging as a key on-chip communication architecture for multiprocessor systems-on-chip (MPSoCs). Optical communication technologies are introduced to NoCs in order to empower ultra-high bandwidth with low power consumption. However, in existing optical NoCs, communication locality is poorly supported, and the importance of floorplanning is overlooked. These significantly limit the power efficiency and performance of optical NoCs. In this work, we address these issues and propose a torus-based hierarchical hybrid optical-electronic NoC, called THOE. THOE takes advantage of both electrical and optical routers and interconnects in a hierarchical manner. It employs several new techniques including floorplan optimization, an adaptive power control mechanism, low-latency control protocols, and hybrid optical-electrical routers with a low-power optical switching fabric. Both of the unfolded and folded torus topologies are explored for THOE. Based on a set of real MPSoC applications, we compared THOE with a typical torus-based optical NoC as well as a torus-based electronic NoC in 45nm on a 256-core MPSoC, using a SystemC-based cycle-accurate NoC simulator. Compared with the matched electronic torus-based NoC, THOE achieves 2.46X performance and 1.51X network switching capacity utilization, with 84&percnt; less energy consumption. Compared with the optical torus-based NoC, THOE achieves 4.71X performance and 3.05X network switching capacity utilization, while reducing 99&percnt; of energy consumption. Besides real MPSoC applications, a uniform traffic pattern is also used to show the average packet delay and network throughput of THOE. Regarding hardware cost, THOE reduces 75&percnt; of laser sources and half of optical receivers compared with the optical torus-based NoC.", "authors": [{"name": "yaoyao ye", "link": "http://dl.acm.org/author_page.cfm?id=81490673088"}, {"name": "jiang xu", "link": "http://dl.acm.org/author_page.cfm?id=81100199178"}, {"name": "xiaowen wu", "link": "http://dl.acm.org/author_page.cfm?id=81466646319"}, {"name": "wei zhang", "link": "http://dl.acm.org/author_page.cfm?id=81466641834"}, {"name": "weichen liu", "link": "http://dl.acm.org/author_page.cfm?id=81331497860"}, {"name": "mahdi nikdast", "link": "http://dl.acm.org/author_page.cfm?id=81466647225"}], "title": "A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip", "citations": [{"Name": "S\u00e9bastien Le Beux ", "Country": "germany", "Affiliation": null}, {"Name": "Hui Li ", "Country": "germany", "Affiliation": null}, {"Name": "Ian O'Connor ", "Country": "germany", "Affiliation": null}, {"Name": "Kazem Cheshmi ", "Country": "germany", "Affiliation": null}, {"Name": "Xuchen Liu ", "Country": "germany", "Affiliation": null}, {"Name": "Jelena Trajkovic ", "Country": "germany", "Affiliation": null}, {"Name": "Gabriela Nicolescu", "Country": "germany", "Affiliation": null}, {"Name": "Jae Hoon Lee ", "Country": null, "Affiliation": null}, {"Name": "Young Seok Kim ", "Country": null, "Affiliation": null}, {"Name": "Chang Lin Li ", "Country": null, "Affiliation": null}, {"Name": "Tae Hee Han", "Country": null, "Affiliation": null}, {"Name": "A shortest path adaptive routing technique for minimizing path collisions in hybrid optical network-on-chip", "Country": null, "Affiliation": null}, {"Name": "Jun Pang ", "Country": "turkey", "Affiliation": null}, {"Name": "Chris Dwyer ", "Country": "turkey", "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": "turkey", "Affiliation": null}, {"Name": "More is Less", "Country": "turkey", "Affiliation": null}, {"Name": "Xiaowen Wu ", "Country": null, "Affiliation": null}, {"Name": "Jiang Xu ", "Country": null, "Affiliation": null}, {"Name": "Yaoyao Ye ", "Country": null, "Affiliation": null}, {"Name": "Zhehui Wang ", "Country": null, "Affiliation": null}, {"Name": "Mahdi Nikdast ", "Country": null, "Affiliation": null}, {"Name": "Xuan Wang", "Country": null, "Affiliation": null}, {"Name": "Jun Pang ", "Country": null, "Affiliation": null}, {"Name": "Christopher Dwyer ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "52\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "613\n", "Citation Count": "7\n"}, "affiliation_data": [{"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology", "city": "umm durman", "Name": "yaoyao ye"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology", "city": "umm durman", "Name": "jiang xu"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology", "city": "umm durman", "Name": "xiaowen wu"}, {"country": "singapore", "university": "nanyang technological university", "affiliation_string": "nanyang technological university", "city": "singapore", "Name": "wei zhang"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology", "city": "umm durman", "Name": "weichen liu"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology", "city": "umm durman", "Name": "mahdi nikdast"}]}, "Article No.: 6": {"references": ["Bauer, M., Alexis, R., Atwood, G., Battar, B., Fazio, A., Frary, K., Hensel, M., Ishac, M., Javanifard, J., Landgraf, M., Leak, D., Loe, K., Mills, D., Ruby, P., Rozman, R., Sweha, S., Talreja, S., and Wojciwhowski, K.1995. A multilevel-cell 32Mb flash memory. InProceedings of the IEEE International Solid-State Circuits Conference (ISSCC).132--133.\n", "Bez, R. and Pirovano, A.2004. Non-volatile memory technologies: Emerging concepts and new materials.Mater. Sci. Semi. Proc. 7, 4--6, 349--355.\n", "G. W. Burr , B. N. Kurdi , J. C. Scott , C. H. Lam , K. Gopalakrishnan , R. S. Shenoy, Overview of candidate device technologies for storage-class memory, IBM Journal of Research and Development, v.52 n.4, p.449-464, July 2008[doi>10.1147/rd.524.0449]\n", "Chen, A., Haddad, S., Wu, Y. C., and Fang, T. N.2005. Non-volatile resistive switching for advanced memory applications. InProceedings of the IEEE Electron Devices Meeting (IEDM). 746--749.\n", "Chua, L. O.1971. Memristor--the missing circuit element.IEEE Trans. Circuit Theory 18, 5, 507--519.\n", "Chua, L. O.2008. Memristors. InProceedings of the Memristor and Memristive Systems Symposium.\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "Xiangyu Dong , Norman P. Jouppi , Yuan Xie, PCRAMsim: system-level performance, energy, and area modeling for phase-change ram, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687449]\n", "Laura M. Grupp , Adrian M. Caulfield , Joel Coburn , Steven Swanson , Eitan Yaakobi , Paul H. Siegel , Jack K. Wolf, Characterizing flash memory: anomalies, observations, and applications, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669118]\n", "Hauser, J. R.1993. Noise margin criteria for digital logic circuits.IEEE Trans. Educ. 36, 4, 363--368.\n", "Yenpo Ho , Garng M. Huang , Peng Li, Nonvolatile memristor memory: device characteristics and design implications, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687491]\n", "Huang, J., Lin, G., Kuo, C., Chang, W., and Hou, T.2009. Room-temperature TiOx oxide diode for 1D1R resistance-switching memory.InProceedings of the International Semiconductor Device Research Symposium (ISDRS).1--2.\n", "ITRS ERD. 2009.Emerging research devices.International Technology Roadmap for Semiconductors.\n", "Joglekar, Y. N. and Wolf, S. J.2009. The elusive memristor: Properties of basic electrical circuits.Eur. J. Phys. 30, 4, 661.\n", "Kawahara, T., Takemura, R., Miura, K., Hayakawa, J., Ikeda, S., Lee, Y. M., Sasaki, R., Goto, Y., Ito, K., Meguro, T., Matsukura, F., Takahashi, H., Matsuoka, H., and Ohno, H.2007. 2Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read. InProceedings of the International Solid-State Circuits Conference (ISSCC).480--617.\n", "Kim, S., Zhang, Y., Lee, B., Caldwell, M., and Wong, H.-S. P.2009. Fabrication and characterization of emerging nanoscale memory. InProceedings of the IEEE Symposium on Circuits and Systems (ISCAS). 65--68.\n", "Kuekes, P. J., Heath, J. R., and Williams, R. S.2000. Molecular wire crossbar memory. U.S. Patent # 6 128 214.\n", "Kulkarni, S. H., Chen, Z., He, J., Jiang, L., Pedersen, M. B., and Zhang, K.2010. A 4 kb metal-fuse OTP-ROM macro featuring a 2 V programmable 1.37\u03bcm<sup>2</sup> 1T1R bit cell in 32nm high-k metal-gate CMOS.IEEE J. Solid-State Circuits 45, 4, 863--868.\n", "Harika Manem , Garrett S. Rose , Xiaoli He , Wei Wang, Design considerations for variation tolerant multilevel CMOS/Nano memristor memory, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785548]\n", "Manem, H. and Rose, G. S.2011. A read-monitored write circuit for 1T1M multi-level memristor memories. InProceedings of the IEEE International Symposium on Circuits and Systems (ISCAS).To appear.\n", "Ogura, T., Hosoda, M., Ogawa, T., Kato, T., Kanda, A., Fujisawa, T., Shimizu, S., and Katsumata, M.2006. A 1.8-V 256-Mb multilevel cell NOR flash memory with BGO function.IEEE J. Solid-State Circuits 41,2589--2600.\n", "ONFI: Open NAND flash interface. http://onfi.org/specifications.\n", "Pickett, M. D., Strukov, D. B., Borghetti, J. L., Yang, J. J., Snider, G. S., Stewart, D. R., and Williams, R. S.2009. Switching dynamics in titanium dioxide memristive devices.J. Appl. Phys. 106, 7.\n", "Rajendran, J., Manem, H., and Rose, G. S.2009. NDR based threshold logic fabric with memristive synapses. InProceedings of the IEEE Conference on Nanotechnology (IEEE-NANO).\n", "S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]\n", "Rose, G. S.2010. Overview: Memristive devices, circuits and systems. InProceedings of the IEEE International Sysmposium on Circuits and Systems (ISCAS).\n", "Garrett S. Rose , Yuxing Yao , James M. Tour , Adam C. Cabe , Nadine Gergel-Hackett , Nabanita Majumdar , John C. Bean , Lloyd R. Harriott , Mircea R. Stan, Designing CMOS/molecular memories while considering device parameter variations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.3-es, April 2007[doi>10.1145/1229175.1229178]\n", "Snider, G. S.2008. Memristors as synapses in a neural computing architecture. InProceedings of the 1st Memristor and Memristive Systems Symposium.\n", "Strukov, D. B. and Likharev, K. K.2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices.Nanotechnol. 16, 6, 888--900.\n", "Strukov, D. B. and Williams, R. S.2008. Exponential ionic drift: Fast switching and low volatility of thin-film memristors.Appl. Physics A 94, 3, 515--519.\n", "Strukov, D. B., Snider, G. S., Stewart D. R., and Williams, R. S.2008. The missing memristor found.Nature 453, 80--83.\n", "R. Williams, How We Found The Missing Memristor, IEEE Spectrum, v.45 n.12, p.28-35, December 2008[doi>10.1109/MSPEC.2008.4687366]\n", "Zheng, G., Lu, W., Jin S., and Lieber, C. M.2004. Synthesis and fabrication of high-performance n-type silicon nanowire transistors.Adv. Mater. 16, 1890--1893.\n", "Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]\n", "Ziegler, M. M. and Stan, M. R.2002. Design and analysis of crossbar circuits for molecular nanoelectronics. InProceedings of the IEEE Conference on Nanotechnology. 323--327.\n"], "doi": "doi>10.1145/2093145.2093151", "ref_links": {"21": "http://onfi.org/specifications."}, "abstract": "With technology migration into nano and molecular scales several hybrid CMOS/nano logic and memory architectures have been proposed that aim to achieve high device density with low power consumption. The discovery of the memristor has further enabled the realization of denser nanoscale logic and memory systems by facilitating the implementation of multilevel logic. This work describes the design of such a multilevel nonvolatile memristor memory system, and the design constraints imposed in the realization of such a memory. In particular, the limitations on load, bank size, number of bits achievable per device, placed by the required noise margin for accurately reading and writing the data stored in a device are analyzed. Also analyzed are the nondisruptive read and write methodologies for the hybrid multilevel memristor memory to program and read the memristive information without corrupting it. This work showcases two write methodologies that leverage the best traits of memristors when used in either linear (low power) or nonlinear drift (fast speeds) modes. The system can therefore be tailored depending on the required performance parameters of a given application for a fast memory or a slower but very energy-efficient system. We propose for the first time, a hybrid memory that aims to incorporate the area advantage provided by the utilization of multilevel logic and nanoscale memristive devices in conjunction with CMOS for the realization of a high density nonvolatile multilevel memory.", "authors": [{"name": "h manem", "link": "http://dl.acm.org/author_page.cfm?id=81350604676"}, {"name": "j rajendran", "link": "http://dl.acm.org/author_page.cfm?id=81466647476"}, {"name": "g s rose", "link": "http://dl.acm.org/author_page.cfm?id=81548031170"}], "title": "Design Considerations for Multilevel CMOS/Nano Memristive Memory", "citations": [{"Name": "Garrett S. Rose ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "72\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "568\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "canada", "university": "york university", "affiliation_string": "polytechnic institute of new york university", "city": "toronto", "Name": "h manem"}, {"country": "canada", "university": "york university", "affiliation_string": "polytechnic institute of new york university", "city": "toronto", "Name": "j rajendran"}, {"country": "canada", "university": "york university", "affiliation_string": "polytechnic institute of new york university", "city": "toronto", "Name": "g s rose"}]}, "Article No.: 4": {"references": ["Akahane, K. Kawamura, T., Okino, K., Koyama, H., Lan, S., Okada, Y., Kawabe, M., and Tosa, M.1998. Highly packed InGaAs quantum dots on GaAs(311)B.Appl. Phys. Lett. 73, 3411, 1--3.\n", "Akahane, K., Ohtani, N., Okada, Y., and Kawabe, M.2002. Fabrication of ultra-high density InAs-stacked quantum dots by strain-controlled growth on InP(3 1 1)B substrate.J. Cryst. Growth 245, 31--36.\n", "Akahane, K., Yamamoto, N., and Tsuchiya, M.2008. Highly stacked quantum-dot laser fabricated using a strain compensation technique.Appl. Phys. Lett. 93, 041121, 1--3.\n", "Becker, W.2005.Advanced Time-Correlated Single Photon Counting Techniques. Springer.\n", "Carmichael, H. J.1999.Statistical Methods in Quantum Optics 1.Springer-Verlag.\n", "Collier, C. P., Wong, E. W., Belohradsky, M., Raymo, F. M., Stoddard, J. F., Kuekes, P. J., Williams, R. S., and Heath, J. R.1999. Electronically configurable molecular-based logic gates.Science 285, 391--394.\n", "Crooker, S. A., Hollingsworth, J. A., Tretiak, S., and Klimov, V. I.2002. Spectrally resolved dynamics of energy transfer in quantum-dot assemblies: Towards engineered energy flows in artificial materials.Phys. Rev. Lett. 89, 186802, 1--4.\n", "Jianwei Dai , Lei Wang , Fabrizio Lombardi, An information-theoretic analysis of quantum-dot cellular automata for defect tolerance, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.3, p.1-19, August 2010[doi>10.1145/1777401.1777402]\n", "Franzl, T., Klar, T. A., Schietinger, S., Rogach, A. L., and Feldmann, J.2004. Exciton recycling in graded gap nanocrystal structures.Nano Lett. 4, 1599--1603.\n", "Hauck, S.1995. Asynchronous design methodologies: An overview.Proc. IEEE 83, 69--93.\n", "Heitz, R., Mukhametzhanov, I., Chen, P., and Madhukar A.1998. Excitation transfer in self-organized asymmetric quantum dot pairs.Phys. Rev. B 58, R10151--R10154.\n", "Hori, H.2001. Electronic and electromagnetic properties in nanometer scales. InOptical and Electronic Process of Nano-Matters. M. Ohtsu Ed., Kluwer Academic, 1--55.\n", "Itoh, T., Furumiya, M., Ikehara, T., and Gourdon, C.1990. Size-dependent radiative decay time of confined excitons in CuCl microcrystals.Solid State Comm. 73, 271--274.\n", "Kagan, C. R., Murray, C. B., Nirmal, M., and Bawendi M. G.1996. Electronic energy transfer in CdSe quantum dot solids.Phys. Rev. Lett. 76, 1517--1520.\n", "Kawazoe, T., Kobayashi, K., Sangu, S., and Ohtsu, M.2003. Demonstration of a nanophotonic switching operation by optical near-field energy transfer.Appl. Phys. Lett. 82, 2957--2959.\n", "Kawazoe, T., Kobayashi, K., Akahane, K., Naruse, M., Yamamoto N., and Ohtsu, M.2006. Demonstration of nanophotonic NOT gate using near-field optically coupled quantum dots.Appl. Phys. B 84, 243--246.\n", "Kawazoe, T., Ohtsu, M., Aso, S., Sawado, Y., Hosoda, Y., Yoshizawa, K., Akahane, K., Yamamoto, N., and Naruse, M.2011. Two-dimensional array of room-temperature nanophotonic logic gates using InAs quantum dots in mesa structures.Appl. Phys. B, 103, 537--546.\n", "Keeler, G. A., Nelson, B. E., Agarwal, D., and Miller, D. A. B.2000. Skew and jitter removal using short optical pulses for optical interconnection.IEEE Photon. Technol. Lett. 12, 714--716.\n", "Jia Lee , Susumu Adachi , Ferdinand Peper , Shinro Mashiko, Delay-insensitive computation in asynchronous cellular automata, Journal of Computer and System Sciences, v.70 n.2, p.201-220, March 2005[doi>10.1016/j.jcss.2004.10.009]\n", "Matsuda, K., Saiki, T., Nomura, S., and Aoyagi, Y.2005. Local density of states mapping of a field-induced quantum dot by near-field photoluminescence microscopy.Appl. Phys. Lett. 4, 043112, 1--3.\n", "Mazur, Y. I., Wang, Z. M., Tarasov, G. G., Xiao, M., Salamo, G. J., Tomm, J. W., Talalaev, V., and Kissel. H.2005. Interdot carrier transfer in asymmetric bilayer InAs/GaAs quantum dot structures.Appl. Phys. Lett. 86, 063102, 1--3.\n", "Naruse, M., Mitsu, H., Furuki, M., Iwasa, I., Sato, Y., Tatsuura, S. and Tian, M.2003. Femtosecond timing measurement and control using ultrafast organic thin films.Appl. Phys. Lett. 83, 4869--4871.\n", "Naruse, M., Miyazaki, T., Kawazoe, T., Sangu, S., Kobayashi, K., Kubota, F., and Ohtsu, M.2005. Nanophotonic computing based on optical near-field interactions between quantum dots.IEICE Trans. Electron. E88-C, 1817--1823.\n", "Naruse, M., Kawazoe, T., Sangu, S., Kobayashi, K., and Ohtsu, M.2006. Optical interconnects based on optical far- and near-field interactions for high-density data broadcasting.Opt. Express 14, 306--313.\n", "Naruse, M., Hori, H., Kobayashi, K., and Ohtsu, M.2007. Tamper resistance in optical excitation transfer based on optical near-field interactions.Opt. Lett. 32, 1761--1763.\n", "Naruse, M., Kawazoe, T., Ohta, R., Nomura, W., and Ohtsu, M.2009. Optimal mixture of randomly dispersed quantum dots for optical excitation transfer via optical near-field interactions.Phys. Rev. B 80, 125325, 1--3.\n", "Naruse, M., Hori, H., Kobayashi, K., Holmstr\u00f6m, P., Thyl\u00e9n, L., and Ohtsu, M.2010. Lower bound of energy dissipation in optical excitation transfer via optical near-field interactions.Opt. Express 18, A544--A553.\n", "Ohtsu, M., Kobayashi, K., Kawazoe, T., Yatsui, T., and Naruse, M.2008.Principles of Nanophotonics.Taylor and Francis.\n", "F. Peper , Jia Lee , F. Abo , T. Isokawa , S. Adachi , N. Matsui , S. Mashiko, Fault-tolerance in nanocomputers: a cellular array approach, IEEE Transactions on Nanotechnology, v.3 n.1, p.187-201, March 2004[doi>10.1109/TNANO.2004.824034]\n", "Constantin Pistol , Chris Dwyer , Alvin R. Lebeck, Nanoscale Optical Computing Using Resonance Energy Transfer Logic, IEEE Micro, v.28 n.6, p.7-18, November 2008[doi>10.1109/MM.2008.91]\n", "Remacle, F., Speiser, S., and Levine, R. D.2001. Intermolecular and intramolecular logic gates.J. Phys. Chem. B 105, 5589--5591.\n", "Unold, T., Mueller, K., Lienau, C., Elsaesser, T., and Wieck, A. D.2005. Optical control of excitons in a pair of quantum dots coupled by the dipole-dipole interaction.Phys. Rev. Lett. 94, 137404, 1--3.\n", "Warner, M. G. and Hutchison, J. E.2003. Linear assemblies of nanoparticles electrostatically organized on DNA scaffolds.Nature Mat. 2,272--277.\n", "Xu, Z. Y., Lu, Z. D., Yang, X. P., Yuan, Z. L., Zheng, B. Z., Xu, J. Z., Ge, W. K., Wang, Y., Wang, J., and Chang, L. L.1996. Carrier relaxation and thermal activation of localized excitons in self-organized InAs multilayers grown on GaAs substrates.Phys. Rev. B 54, 11528--11531.\n", "Yan, H., Choe, H. S., Nam, S., Hu, Y., Das, S., Klemic, J. F., Ellenbogen, J. C., and Liever, C. M.2011. Programmable nanowire circuits for nanoprocessors.Nature 470, 240--244.\n", "Yeow, E. K. L. and Steer, R. P.2003. Energy transfer involving higher electronic states: A new direction for molecular logic gates.Chem Phys. Lett. 377, 391--398.\n", "Yatsui, T., Sangu, S., Kawazoe, T., Ohtsu, M., An, S. J., Yoo, J., and Yi, G.-C.2007. Nanophotonic switch using ZnO nanorod double-quantum-well structures.Appl. Phys. Lett. 90,223110, 1--3.\n", "Yatsui, T., Ryu, Y., Morishima, T., Nomura, W., Kawazoe, T., Yonezawa, T., Washizu, M., Fujita, H., and Ohtsu, M.2010. Self-assembly method of linearly aligning ZnO quantum dots for a nanophotonic signal trasmission device.Appl. Phys. Lett. 96,133106, 1--3.\n"], "doi": "doi>10.1145/2093145.2093149", "ref_links": {}, "abstract": "We examine the timing dependence of nanophotonic devices based on optical excitation transfer via optical near-field interactions at the nanometer scale. We theoretically analyze the dynamic behavior of a two-input nanophotonic switch composed of three quantum dots based on a density matrix formalism while assuming arrival-time differences, or skew, between the inputs. The analysis reveals that the nanophotonic switch is resistant to a skew longer than the input signal duration, and the tolerance to skew is asymmetric with respect to the two inputs. The skew dependence is also experimentally examined based on near-field spectroscopy of InGaAs quantum dots, showing good agreement with the theory. Elucidating the dynamic properties of nanophotonics, together with the associated spatial and energy dissipation attributes at the nanometer scale, will provide critical insights for novel system architectures.", "authors": [{"name": "makoto naruse", "link": "http://dl.acm.org/author_page.cfm?id=81498654970"}, {"name": "ferdinand peper", "link": "http://dl.acm.org/author_page.cfm?id=81100216694"}, {"name": "kouichi akahane", "link": "http://dl.acm.org/author_page.cfm?id=81498649303"}, {"name": "naokatsu yamamoto", "link": "http://dl.acm.org/author_page.cfm?id=81498655941"}, {"name": "tadashi kawazoe", "link": "http://dl.acm.org/author_page.cfm?id=81498652763"}, {"name": "naoya tate", "link": "http://dl.acm.org/author_page.cfm?id=99658641058"}, {"name": "motoichi ohtsu", "link": "http://dl.acm.org/author_page.cfm?id=81329491115"}], "title": "Skew Dependence of Nanophotonic Devices Based on Optical Near-Field Interactions", "citations": [], "Metrics": {"Downloads (12 months)": "9\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "193\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "national institute of information and communications technology and the university of tokyo", "city": null, "Name": "makoto naruse"}, {"country": null, "university": null, "affiliation_string": "national institute of information and communications technology", "city": null, "Name": "ferdinand peper"}, {"country": null, "university": null, "affiliation_string": "national institute of information and communications technology", "city": null, "Name": "kouichi akahane"}, {"country": null, "university": null, "affiliation_string": "national institute of information and communications technology", "city": null, "Name": "naokatsu yamamoto"}, {"country": null, "university": null, "affiliation_string": "the university of tokyo", "city": null, "Name": "tadashi kawazoe"}, {"country": null, "university": null, "affiliation_string": "the university of tokyo", "city": null, "Name": "naoya tate"}, {"country": null, "university": null, "affiliation_string": "the university of tokyo", "city": null, "Name": "motoichi ohtsu"}]}}, "date": {"month": "February", "year": "2012"}}, "Issue3": {"articles": {"Article No.: 22": {"references": ["Alioto, M., Palumbo, G., and Pennisi, M. 2008. Understanding the effect of intradie random process variations in nanometer domino logic. In Proceedings of the Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'08). 136--145.\n", "Armstrong, D. B. 1961. A general method of applying error correction to synchronous digital systems. Bell Syst. Techn. J. 40, 2, 577--593.\n", "A Avi\u017eienis , H. Kopetz , J. C. Laparie, The evolution of fault-tolerant computing, Springer-Verlag New York, Inc., New York, NY, 1987\n", "Blish, R., Dellin, T., Huber, S., Johnson, M., Maiz, J., et al. 2003. Critical reliability challenges for the international technology roadmap for semiconductors (ITRS). Tech. rep. 03024377A-TR, International SEMATECH Technology Transfer.\n", "Bolchini, C. and Sciuto, D. 1995. An output/state encoding for self-checking finite state machine. In Proceedings of the IEEE International Symposium on Circuits and Systems. 2136--2139.\n", "B. Bose , T. R. N. Rao, Theory of Unidirectional Error Correcting/Detecting Codes, IEEE Transactions on Computers, v.31 n.6, p.521-530, June 1982[doi>10.1109/TC.1982.1676034]\n", "T. J. Brosnan , N. R. Strader, II, Modular Error Detection for Bit-Serial Multiplication, IEEE Transactions on Computers, v.37 n.9, p.1043-1052, September 1988[doi>10.1109/12.2255]\n", "Michael D. Ciletti, Advanced Digital Design with the VERILOG HDL, Prentice Hall PTR, Upper Saddle River, NJ, 2002\n", "Cummings, C. E. 2002. The fundamentals of efficient synthesizable finite state machine design using nc-verilog and buildgates. In Proceedings of the International Cadence Usergroup Conference.\n", "Kaushik De , Chitra Natarajan , Devi Nair , Prithviraj Banerjee, RSYN: a system for automated synthesis of reliable multilevel circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.2, p.186-195, June 1994[doi>10.1109/92.285745]\n", "Depledge, P. G. 1981. Fault-Tolerant computer systems. IEEE Proc. A128, 4, 257--272.\n", "S. A. Elkind , D. P. Siewiorek, Reliability and Performance of Error-Correcting Memory and Register Arrays, IEEE Transactions on Computers, v.29 n.10, p.920-927, October 1980[doi>10.1109/TC.1980.1675475]\n", "Dan Ernst , Shidhartha Das , Seokwoo Lee , David Blaauw , Todd Austin , Trevor Mudge , Nam Sung Kim , Krisztian Flautner, Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation, IEEE Micro, v.24 n.6, p.10-20, November 2004[doi>10.1109/MM.2004.85]\n", "Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003\n", "Stephen B. Furber , Paul Day, Four-phase micropipeline latch control circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.247-253, June 1996[doi>10.1109/92.502196]\n", "Garg, R., Mathews, P., and Zacher, D. 2009. Synthesis of fault tolerant circuits for fsms and rams. In Proceedings of the MAPLD International Conference.\n", "G\u00f6essel, M., Ocheretny, V., Sogomonyan, E., and Marienfeld, D. 2008. New Methods of Concurrent Checking. Springer.\n", "Golson, S. 1994. State machine design techniqes for Verilog and vhdl. In Proceedings of the Synopsys User Group Conference.\n", "Hauck, S. 1995. Asynchronous design methodologies: An overview. Proc. IEEE 83, 1, 69--93.\n", "N. K. Jha , S. -J. Wang, Design and synthesis of self-checking VLSI circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.6, p.878-887, November 2006[doi>10.1109/43.229762]\n", "Wei Ling , Yvon Savaria, Analysis of Wave-Pipelined Domino Logic Circuit and Clocking Styles Subject to Parametric Variations, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.688-693, March 21-23, 2005[doi>10.1109/ISQED.2005.21]\n", "Liu, B. 2010. Error-Detecting/Correcting-Code based robust nanoelectronic circuits. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems.\n", "D. W. Lloyd , J. D. Garside, A Practical Comparison of Asynchronous Design Styles, Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems, p.36, March 11-14, 2001\n", "G. Mago, Monotone Functions in Sequential Circuits, IEEE Transactions on Computers, v.22 n.10, p.928-933, October 1973[doi>10.1109/T-C.1973.223620]\n", "Mitra, S., Zhang, M., Seifert, N., Mak, T. M., and Kim, K. S. 2006. Soft error resilient system design through error correction. In Proceedings of the IFIP VLSI-SoC Conference.\n", "Todd K. Moon, Error Correction Coding: Mathematical Methods and Algorithms, Wiley-Interscience, 2005\n", "Muller, D. E. and Bartky, W. S. 1959. A theory of asynchronous circuits. In Proceedings of the International Symposium on the Theory of Switching. 204--243.\n", "Nangate. 2008. Nangate open cell library. http://openeda.si2.org/projects/nangatelib/\n", "Pagiamtzis, K., Azizi, N., and Najm, F. N. 2006. A soft-error-tolerant content-addressable memory (CAM) using an error-correcting-match scheme. In Proceedings of the Custom Integrated Circuits Conference. 301--304.\n", "Schlegel, C. B. and Herro, M. A. 1990. A burst-error-correcting Viterbi algorithm. IEEE Trans. Comm. 38, 3, 285--291.\n", "Singh, M. and Nowick, S. M. 2007. MOUSETRAP: Ultra-High-Speed transition signaling asynchronous pipelines. In Proceedings of the International Conference on Computer Design.\n", "J. E. Smith , G. Metze, Strongly Fault Secure Logic Networks, IEEE Transactions on Computers, v.27 n.6, p.491-499, June 1978[doi>10.1109/TC.1978.1675139]\n", "Sonomonyan, E. S. 1974. Design of built-in self-checking monitoring circuits for combinational devices. Autom. Remote Control 35, 2, 280--289.\n", "Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010\n", "Sun, F., Devarajan, S., Rose, K., and Zhang, T. 2006. Multilevel flash memory on-chip error correction based on trellis coded modulation. In Proceedings of the IEEE International Symposium on Circuits and Systems.\n", "I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989[doi>10.1145/63526.63532]\n", "Tyler Thorp , Gin Yee , Carl Sechen, Domino logic synthesis using complex static gates, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.242-247, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288620]\n", "Verhoeff, T. 1988. Delay-Insensitive codes: An overview. Distrib. Comput. 3, 1--8.\n", "Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010\n", "Ming Zhang , Subhasish Mitra , T. M. Mak , Norbert Seifert , Nicholas J. Wang , Quan Shi , Kee Sup Kim , Naresh R. Shanbhag , Sanjay J. Patel, Sequential element design with built-in soft error resilience, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.12, p.1368-1378, December 2006[doi>10.1109/TVLSI.2006.887832]\n", "Min Zhao , Sachin S. Sapatnekar, Technology mapping algorithms for domino logic, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.2, p.306-335, April 2002[doi>10.1145/544536.544541]\n", "Zheng, J., Katanyoutanant, S., and Le, M. 2005. Safe and efficient one-hot state machine. In Proceedings of the MAPLD International Conference.\n"], "doi": "doi>10.1145/2287696.2287705", "ref_links": {"27": "http://openeda.si2.org/projects/nangatelib/"}, "abstract": "As VLSI technology continues scaling, increasingly significant parametric variations and increasingly prevalent defects present unprecedented challenges to VLSI design at nanometer scale. Specifically, performance variability has hindered performance scaling, while soft errors become an emerging problem for logic computation at recent technology nodes. In this article, we leverage the existing Totally Self-Checking (TSC)/Strongly Fault-Secure (SFS) logic design techniques, and propose Resilient and Adaptive Performance (RAP) logic for maximum adaptive performance and soft error resilience in nanoscale computing. RAP logic clears all timing errors in the absence of external soft errors, albeit at a higher area/power cost compared with Razor logic. Our experimental results further show that dual-rail static (Domino) RAP logic outperforms alternative Delay-Insensitive (DI) code-based static (Domino) RAP logic with less area, higher performance, and lower power consumption for the large test cases, and achieves an average of 2.29(2.41)\u00d7 performance boost, 2.12(1.91)\u00d7 layout area, and 2.38(2.34)\u00d7 power consumption compared with the traditional minimum area static logic based on the Nangate 45-nm open cell library.", "authors": [{"name": "bao liu", "link": "http://dl.acm.org/author_page.cfm?id=81414615426"}, {"name": "xuemei chen", "link": "http://dl.acm.org/author_page.cfm?id=81508691906"}, {"name": "fiona teshome", "link": "http://dl.acm.org/author_page.cfm?id=81508704547"}], "title": "Resilient and adaptive performance logic", "citations": [{"Name": "Vivek K. De ", "Country": null, "Affiliation": null}, {"Name": "Andrew B. Kahng ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "26\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "188\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Mali", "university": null, "affiliation_string": "university of texas at san antonio san antonio tx", "city": "san", "Name": "bao liu"}, {"country": "Mali", "university": null, "affiliation_string": "university of texas at san antonio san antonio tx", "city": "san", "Name": "xuemei chen"}, {"country": "Mali", "university": null, "affiliation_string": "university of texas at san antonio san antonio tx", "city": "san", "Name": "fiona teshome"}]}, "Article No.: 15": {"references": ["Ashcroft, N. W. and Mermin, N. D. 1976. Solid State Physics. Saunders College, Philadelphia, PA.\n", "Banerjee, K., Li, H., and Srivastava, N. 2008. Current status and future perspectives of carbon nanotube interconnects. In Proceedings of the 8th IEEE Conference on Nanotechnology (NANO 08), 432--436.\n", "Hung, C. M. and O, K. K. 2000. A packaged 1.1-GHz CMOS VCO with phase noise of -126 dBc/Hz at a 600-kHz offset. IEEE J. Solid-State Circ., 35, 100--103.\n", "Kuhn, W. B. and Ibrahim, N. M. 2001. Analysis of current crowding effects in multiturn spiral inductors. IEEE Trans. Microwave Theory Techn. 49, 31--38.\n", "Lee, T. H. 2004. The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge University Press, Cambridge, UK.\n", "Leeson, D. B. 1966. A simple model of feedback oscillator noise spectrum. Proc. IEEE, 54, 329--330.\n", "Li, H. and Banerjee, K. 2009. High-Frequency analysis of carbon nanotube interconnects and implications for on-chip inductor design. IEEE Trans. Electron. Dev. 56, 2202--2214.\n", "Li, H., Xu, C., Srivastava, N., and Banerjee, K. 2009. Carbon nanomaterials for next-generation interconnects and passives: Physics, status, and prospects. IEEE Trans. Electron. Dev. 56, 1799--1821.\n", "A. Nieuwoudt , Y. Massoud, Understanding the Impact of Inductance in Carbon Nanotube Bundles for VLSI Interconnect Using Scalable Modeling Techniques, IEEE Transactions on Nanotechnology, v.5 n.6, p.758-765, November 2006[doi>10.1109/TNANO.2006.883480]\n", "Nieuwoudt, A. and Massoud, Y. 2008. Predicting the performance of low-loss on-chip inductors realized using carbon nanotube bundles. IEEE Trans. Electron. Dev. 55, 298--312.\n", "Salimath, C. S. 2006. Design of CMOS LC voltage controlled oscillators. M.S. (EE) thesis, Louisiana State University, Baton Rouge, LA.\n", "Slepyan, G. Y., Maksimenko, S. A., Lakhtakia, A., Yevtushenko, O., and Gusakov, A. V. 1999. Electrodynamics of carbon nanotubes: Dynamic conductivity, impedance boundary conditions, and surface wave propagation. Phys. Rev. B 60, 17136--17149.\n", "Srivastava, A. 2010. Carbon nanotube (CNT) wire inductor for CMOS LC VCO in PLL synthesizer. Tech. disclosure, OIP, Louisiana State University.\n", "Srivastava, A., Xu, Y., and Sharma, A. K. 2010. Carbon nanotubes for next generation very large scale integration interconnects. J. Nanophoton., 4, 1--26.\n", "Yue, C. P. and Wong, S. S. 2000. Physical modeling of spiral inductors on silicon. IEEE Trans. Electron. Dev. 47, 560--568.\n"], "doi": "doi>10.1145/2287696.2287698", "ref_links": {}, "abstract": "We have utilized our Multiwalled Carbon NanoTube (MWCNT) and Single-Walled Carbon NanoTube (SWCNT) bundle interconnects model in a widely used \u03c0 model to study the performances of MWCNT and SWCNT bundle wire inductors and compared these with copper (Cu) inductors. The calculation results show that the Q-factors of Carbon NanoTube (CNT) wire (SWCNT bundle and MWCNT) inductors are higher than that of the Cu wire inductor. This is mainly due to much lower resistance of CNT and negligible skin effect in carbon nanotubes at higher frequencies. The application of CNT wire inductor in LC VCO is also studied and the Cadence/Spectre simulations show that VCOs with CNT bundle wire inductors have significantly improved performance such as the higher oscillation frequency and lower phase noise due to their smaller resistances and higher Q-factors. It is also noticed that CMOS LC VCO using a SWCNT bundle wire inductor has better performance when compared with the performance of LC VCO using the MWCNT wire inductor due to its lower resistance and higher Q-factor.", "authors": [{"name": "ashok srivastava", "link": "http://dl.acm.org/author_page.cfm?id=81100062519"}, {"name": "yao xu", "link": "http://dl.acm.org/author_page.cfm?id=81430664183"}, {"name": "yang liu", "link": "http://dl.acm.org/author_page.cfm?id=81430626104"}, {"name": "ashwani k sharma", "link": "http://dl.acm.org/author_page.cfm?id=81336493068"}, {"name": "clay mayberry", "link": "http://dl.acm.org/author_page.cfm?id=81482662050"}], "title": "CMOS LC voltage controlled oscillator design using multiwalled and single-walled carbon nanotube wire inductors", "citations": [], "Metrics": {"Downloads (12 months)": "11\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "175\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "louisiana state university baton rouge la", "city": "baton rouge", "Name": "ashok srivastava"}, {"country": "United States", "university": null, "affiliation_string": "louisiana state university baton rouge la", "city": "baton rouge", "Name": "yao xu"}, {"country": "United States", "university": null, "affiliation_string": "louisiana state university baton rouge la", "city": "baton rouge", "Name": "yang liu"}, {"country": null, "university": null, "affiliation_string": "air force research laboratory kirtland afb nm", "city": null, "Name": "ashwani k sharma"}, {"country": null, "university": null, "affiliation_string": "air force research laboratory kirtland afb nm", "city": null, "Name": "clay mayberry"}]}, "Article No.: 14": {"references": [], "doi": "doi>10.1145/2287696.2287697", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "saraju p mohanty", "link": "http://dl.acm.org/author_page.cfm?id=81508694643"}], "title": "Special section on new circuit and architecture-level solutions for multidiscipline systems", "citations": [], "Metrics": {"Downloads (12 months)": "4\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "242\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Hong Kong", "university": null, "affiliation_string": "university of north texas", "city": "north", "Name": "saraju p mohanty"}]}, "Article No.: 25": {"references": ["Shashikanth Bobba , Jie Zhang , Antonio Pullini , David Atienza , Giovanni De Micheli, Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "P. J. Burke, An RF circuit model for carbon nanotubes, IEEE Transactions on Nanotechnology, v.2 n.1, p.55-58, March 2003[doi>10.1109/TNANO.2003.808503]\n", "Michael Butts , Andr\u00e9e DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774636]\n", "Cheung, C. L., Kurtz, A., and Hongkun Park, A. C. M. L. 2002. Diamter-Controlled synthesis of carbon nanotubes. J. Phys. Chem. B106, 2429--2433.\n", "Collins, P. G., Arnold, M. S., and Avouris, P. 2001. Engineering carbon nanotubes and nanotube circuits using electrical breakdown. Sci. 292, 5517, 706--709.\n", "Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field-effect transistors. Nano Lett. 3, 2, 149--152.\n", "Jie Deng , Albert Lin , Gordon C. Wan , H.-S. Philip Wong, Carbon nanotube transistor compact model for circuit design and performance optimization, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.2, p.1-20, April 2008[doi>10.1145/1350763.1350767]\n", "Deng, J. and Wong, H.-S. 2007a. Modeling and analysis of planar-gate electrostatic capacitance of 1D fet with multiple cylindrical conducting channels. IEEE Trans. Electron. Dev. 54, 9, 2377--2385.\n", "Deng, J. and Wong, H.-S. 2007b. A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application, Part I: Model of the instrinsic channel region. IEEE Trans. Electron. Dev. 54, 12, 3186--3194.\n", "Deng, J. and Wong, H.-S. 2007c. A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application, Part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron. Dev. 54, 12, 3195--3205.\n", "Dwyer, C., Cheung, M., and Sorin, D. J. 2004. Semi-Empirical spice models for carbon nanotube FET logic. In Proceedings of the International Conference on Nanotechnology. 386--388.\n", "Electric VLSI System. 2012. http://www.staticfreesoft.com\n", "Javey, A., Guo, J., Farmer, F. B., Wang, Q., Wang, D., Gordon,R. G., Lundstrom, M., and Dai, H. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-K gate dielectrics. Nano Lett. 4, 3, 447--450.\n", "Kang, S. J., Kocabas, C., Ozel, T., Shim, M., Pimparkar, N., Alam, M. A., Rotkin, S. V., and Rogers, J. A. 2007. High-Performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. Nature Nanotechnol. 2, 4, 230--236.\n", "Kocabas, C., Kang, S. J., Ozel, T., Shim, M., and Rogers, J. A. 2007. Improved synthesis of aligned arrays of single-walled carbon nanotubes and their implementation in thin film type transistors. J. Phys. Chem. 111, 48, 17879--17886.\n", "Lee, C. K., Kim, S. J., Shin, S. J., Choi, J. B., and Takahashi, Y. 2008. Single-Electron-Based flexible multivalued logic gates. Appl. Phys. Lett. 92, 9, 093101-3.\n", "Lemme, M. C., Echtermeye, T. J., Baus, M., and Kurz, H. 2007. A grapheme field-effect device. IEEE Trans. Electron. Dev. 28, 4, 282--284.\n", "Liang, G., Neophytou, N., Nikonov, D. E., and Lundstrom, M. S. 2007. Performance projections for ballistic grapheme nanoribbon field-effect transistors. IEEE Trans. Electron. Dev. 54, 4, 677--682.\n", "A. Lin , N. Patil , Koungmin Ryu , A. Badmaev , L. G. De Arco , Chongwu Zhou , S. Mitra , H. -S.P. Wong, Threshold Voltage and On\u2013Off Ratio Tuning for Multiple-Tube Carbon Nanotube FETs, IEEE Transactions on Nanotechnology, v.8 n.1, p.4-9, January 2009[doi>10.1109/TNANO.2008.2004706]\n", "Mitra, S., Patil, N., and Zhang, J. 2008. Imperfection-Immune carbon nanotube VLSI logic circuits. In Proceedings of the Foundations of NANO Conference.\n", "Orlov, A., Imre, A., Ji, L., Csaba, G., Porod, w., and Bernstein, G. H. 2008. Magnetic quantum-dot cellular automata: Recent developments and prospects. J. Nanoelec. Optoelec. 3, 1, 55--68.\n", "Nishant Patil , Jie Deng , H.-S. P. Wong , Subhasish Mitra, Automated design of misaligned-carbon-nanotube-immune circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278716]\n", "A. Raychowdhury , S. Mukhopadhyay , K. Roy, A circuit-compatible model of ballistic carbon nanotube field-effect transistors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.10, p.1411-1420, November 2006[doi>10.1109/TCAD.2004.835135]\n", "Shang, L., Ming, L., and Wang, W. 2007. Diameter-Dependant thermal conductance models of carbon nanotubes. In Proceedings of the 7<sup>th</sup> IEEE Conference on Nanotechnology (NANO'07). 206--210.\n", "N. Srivastava , K. Banerjee, Performance analysis of carbon nanotube interconnects for VLSI applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.383-390, November 06-10, 2005, San Jose, CA\n", "Svensson, J., Tarakanov, Y., Lee, D. S., Kinaret, J. M., Park, Y. W., and Campbell, E. E. B. 2008. A carbon nanotube gated carbon nanotube transistor with 5 ps gate delay. Nanotechnol. 19, 32, 1--7.\n", "Wei, B., Vatjai, R., and Ajayan, P. 2001. Reliability and current carrying capacity of carbon nanotubes. Appl. Phys. Lett. 79, 8, 1172--1174.\n", "Wong, H.-S. P., Appenzeller, J., Derycke, V., Martel, R., Wind, S., and Avouris, P. 2003. Carbon nanotube field-effect transistors: Fabrication, device physics, and circuit implementations. In Proceedings of the International Conference on Solid-State Circuits. 370--371.\n", "Xiang, J., Lu, W., Hu, Y., Wu, Y., Yan, H., and Lieber, C. M. 2006. Ge/Si nanowire heterostructures as high-performance field-effect transistors. Nature 441, 7092, 489--493.\n", "Jie Zhang , Nishant Patil , Arash Hazeghi , Subhasish Mitra, Carbon nanotube circuits in the presence of carbon nanotube density variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629933]\n", "Jie Zhang , Nishant P. Patil , Subhasish Mitra, Design guidelines for metallic-carbon-nanotube-tolerant digital logic circuits, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403619]\n", "Zhang, Q., Zhao, W., and Seabaugh, A. 2006a. Low-Subthreshold-Swing tunnel transistors. IEEE Trans. Electron. Dev. 27, 4, 297--300.\n", "Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147091]\n", "Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]\n", "Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]\n"], "doi": "doi>10.1145/2287696.2287708", "ref_links": {"11": "http://www.staticfreesoft.com"}, "abstract": "In this article, we present a graphical Computer-Aided Design (CAD) environment for the design, analysis, and layout of Carbon NanoTube (CNT) Field-Effect Transistor (CNFET) circuits. This work is motivated by the fact that such a tool currently does not exist in the public domain for researchers. Our tool has been integrated within Electric a very powerful, yet free CAD system for custom design of Integrated Circuits (ICs). The tool supports CNFET schematic and layout entry, rule checking, and HSpice/VerilogA netlist generation. We provide users with a customizable CNFET technology library with the ability to specify \u03bb-based design rules. We showcase the capabilities of our tool by demonstrating the design of a large CNFET standard cell and components library. Meanwhile, HSPICE simulations also have been presented for cell library characterization. We hope that the availability of this tool will invigorate the CAD community to explore novel ideas in CNFET circuit design.", "authors": [{"name": "jiale huang", "link": "http://dl.acm.org/author_page.cfm?id=81508693695"}, {"name": "minhao zhu", "link": "http://dl.acm.org/author_page.cfm?id=81508701883"}, {"name": "shengqi yang", "link": "http://dl.acm.org/author_page.cfm?id=81319504722"}, {"name": "pallav gupta", "link": "http://dl.acm.org/author_page.cfm?id=81100020273"}, {"name": "wei zhang", "link": "http://dl.acm.org/author_page.cfm?id=81466641834"}, {"name": "steven m rubin", "link": "http://dl.acm.org/author_page.cfm?id=81100267814"}, {"name": "gilda garreton", "link": "http://dl.acm.org/author_page.cfm?id=81503682173"}, {"name": "jin he", "link": "http://dl.acm.org/author_page.cfm?id=81100331866"}], "title": "A physical design tool for carbon nanotube field-effect transistor circuits", "citations": [], "Metrics": {"Downloads (12 months)": "36\n", "Downloads (6 weeks) ": "10\n", "Downloads (cumulative)": "421\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "china", "university": "shanghai university", "affiliation_string": "shanghai university", "city": "shanghai", "Name": "jiale huang"}, {"country": "china", "university": "shanghai university", "affiliation_string": "shanghai university", "city": "shanghai", "Name": "minhao zhu"}, {"country": "china", "university": "shanghai university", "affiliation_string": "shanghai university", "city": "shanghai", "Name": "shengqi yang"}, {"country": null, "university": null, "affiliation_string": "intel corporation", "city": null, "Name": "pallav gupta"}, {"country": "singapore", "university": "nanyang technological university", "affiliation_string": "nanyang technological university", "city": "singapore", "Name": "wei zhang"}, {"country": null, "university": null, "affiliation_string": "sunlabs oracle corporation", "city": null, "Name": "steven m rubin"}, {"country": null, "university": null, "affiliation_string": "sunlabs oracle corporation", "city": null, "Name": "gilda garreton"}, {"country": "china", "university": "peking university", "affiliation_string": "peking university", "city": "peking", "Name": "jin he"}]}, "Article No.: 16": {"references": ["Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]\n", "Burd, T. D., Member, S., Pering, T. A., Stratakos, A. J., and Brodersen, R. W. 2000. A dynamic voltage scaled microprocessor system. IEEE J. Solid-State Circ. 35, 1571--1580.\n", "Chawla, T., Marchal, S., Amara, A., and Vladimirescu, A. 2009. Pulse width variation tolerant clock tree using unbalanced cells for low power design. In Proceedings of the Midwest Symposium on Circuits and Systems. 443--446.\n", "Anirudh Devgan , Chandramouli Kashyap, Block-based Static Timing Analysis with Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.607, November 09-13, 2003[doi>10.1109/ICCAD.2003.41]\n", "Anirudh Devgan , Sani Nassif, Power Variability and Its Impact on Design, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.679-682, January 03-07, 2005[doi>10.1109/ICVD.2005.141]\n", "Sandeep Dhar , Dragan Maksimovi\u0107 , Bruno Kranzen, Closed-loop adaptive voltage scaling controller for standard-cell ASICs, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566437]\n", "Mohamed Elgebaly , Manoj Sachdev, Variation-aware adaptive voltage scaling system, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.560-571, May 2007[doi>10.1109/TVLSI.2007.896909]\n", "Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003\n", "S. Ghosh , S. Bhunia , K. Roy, CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1947-1956, November 2007[doi>10.1109/TCAD.2007.896305]\n", "Masanori Hashimoto , Hidetoshi Onodera, A performance optimization method by gate sizing using statistical static timing analysis, Proceedings of the 2000 international symposium on Physical design, p.111-116, May 2000, San Diego, California, USA[doi>10.1145/332357.332385]\n", "H. -F. Jyu , S. Malik , S. Devadas , K. W. Keutzer, Statistical timing analysis of combinational logic circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.1 n.2, p.126-137, June 1993[doi>10.1109/92.238423]\n", "Kuroda, T., Suzuki, K., Mita, S., Fujita, T., Yamane, F., Sano, F., Chiba, A., Watanabe, Y., Matsuda, K., Maeda, T., Sukurai, T., and Furuyama, T. 1993. Variable supply-voltage scheme for low-power high-speed CMOS digital design. IEEE J. Solid-State Circ. 33, 3, 454--462.\n", "V. Mahalingam , N. Ranganathan, Variation Aware Timing Based Placement Using Fuzzy Programming, Proceedings of the 8th International Symposium on Quality Electronic Design, p.327-332, March 26-28, 2007[doi>10.1109/ISQED.2007.167]\n", "V. Mahalingam , N. Ranganathan , Justin E. Harlow, III, A novel approach for variation aware power minimization during gate sizing, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165614]\n", "Sani R. Nassif, The impact of variability on power, Proceedings of the 2004 international symposium on Low power electronics and design, p.350-350, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013241]\n", "Rupak Samanta , Ganesh Venkataraman , Nimay Shah , Jiang Hu, Elastic Timing Scheme for Energy-Efficient and Robust Performance, Proceedings of the 9th international symposium on Quality Electronic Design, p.537-542, March 17-19, 2008\n", "J. Semiao , J. J. Rodriguez-Andina , F. Vargas , M. B. Santos , I. C. Teixeira , J. P. Teixeira, Improving the Tolerance of Pipeline Based Circuits to Power Supply or Temperature Variations, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.303-311, September 26-28, 2007\n", "J. Semiao , J. J. Rodriguez-Andina , F. Vargas , M. Santos , I. Teixeira , P. Teixeira, Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits, Proceedings of the 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, p.1-4, April 16-18, 2008[doi>10.1109/DDECS.2008.4538752]\n", "Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250703]\n", "Jinjun Xiong , V. Zolotov , Lei He, Robust Extraction of Spatial Correlation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.619-631, April 2007[doi>10.1109/TCAD.2006.884403]\n"], "doi": "doi>10.1145/2287696.2287699", "ref_links": {}, "abstract": "In the nanometer era, process, voltage, and temperature variations are dominating circuit performance, power, and yield. Over the past few years, statistical optimization methods have been effective in improving yield in the presence of uncertainty due to process variations. However, statistical methods overconsume resources, even in the absence of variations. Hence, to facilitate a better performance-power-yield trade-off, techniques that can dynamically enable variation compensation are becoming necessary. In this article, we propose a dynamic technique that controls the instance of data capture in critical path memory flops, by delaying the clock edge trigger. The methodology employs a dynamic delay detection circuit to identify the uncertainty in delay due to variations and stretches the clock in the destination flip-flops. The delay detection circuit uses a latch and set of combinational gates to dynamically detect and create the slack needed to accommodate the delay due to variations. The Clock Stretching Logic (CSL) is added only to paths, which have a high probability of failure in the presence of variations. The proposed methodology improves the timing yield of the circuit without significant overcompensation. The methodology approach was simulated using Synopsys design tools for circuit synthesis and Cadence tools for placement and routing of the design. Extraction of parasitic of timing information was parsed using Perl scripts and simulated using a simulation program generated in C&plus;&plus;. Experimental results based on Monte-Carlo simulations on benchmark circuits indicate considerable improvement in timing yield with negligible area overhead.", "authors": [{"name": "venkataraman mahalingam", "link": "http://dl.acm.org/author_page.cfm?id=81100631617"}, {"name": "nagarajan ranganathan", "link": "http://dl.acm.org/author_page.cfm?id=81100282996"}, {"name": "ransford hyman", "link": "http://dl.acm.org/author_page.cfm?id=81486654803"}], "title": "Dynamic clock stretching for variation compensation in VLSI circuit design", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "214\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "texas instruments dallas tx", "city": "dallas", "Name": "venkataraman mahalingam"}, {"country": "Cameroon", "university": null, "affiliation_string": "university of south florida", "city": "south", "Name": "nagarajan ranganathan"}, {"country": "Cameroon", "university": null, "affiliation_string": "university of south florida", "city": "south", "Name": "ransford hyman jr"}]}, "Article No.: 23": {"references": ["AGILENT 2012. Advanced Design System (ADS). http://www.home.agilent.com\n", "Albert, R. and Barabasi, A.-L. 2002. Statistical mechanics of complex networks. Rev. Modern Phys. 74, 47--97.\n", "Branch, J., Guo, X., Gao, L., Sugavanam, A., Lin, J.-J., and O, K. K. 2005. Wireless communication in a flip-chip package using integrated antennas on silicon substrates. IEEE Electron. Dev. Lett. 26, 2, 115--117.\n", "Mark Buchanan, Nexus: Small Worlds and the Groundbreaking Theory of Networks, W. W. Norton  & Co., Inc., New York, NY, 2003\n", "Chang, M. F., Cong, J., Kaplan, A., Naik, M., Reinman, G., Socher, E., and Tam, S.-W. 2008. CMP network-on-chip overlaid with multi-band RF-interconnect. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA '08). 191--202.\n", "W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992[doi>10.1109/71.127260]\n", "Deb, S., Ganguly, A., Chang, K., Pande, P. P., Belzer, B., and Heo, D. 2010. Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. In Proceedings of the IEEE International Conference on ASAP. 73--80.\n", "Deen, M. J. and Marinov, O. 2002. Effect of forward and reverse substrate biasing on low-frequency noise in silicon PMOSFETs. IEEE Trans. Electron. Dev. 49, 3, 409--413.\n", "Draper, J. and Petrini, F. 1997. Routing in bidirectional k-ary n-cube switch the red rover algorithm. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications. 1184--93.\n", "Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002\n", "Agoston E. Eiben , J. E. Smith, Introduction to Evolutionary Computing, SpringerVerlag, 2003\n", "Floyd, B. A., Hung, C.-M., and O, K. K. 2008. Intra-Chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters. IEEE J. Solid-State Circ. 37, 5, 543--552.\n", "Amlan Ganguly , Kevin Chang , Sujay Deb , Partha Pratim Pande , Benjamin Belzer , Christof Teuscher, Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems, IEEE Transactions on Computers, v.60 n.10, p.1485-1502, October 2011[doi>10.1109/TC.2010.176]\n", "Thomas Jansen , Ingo Wegener, A comparison of simulated annealing with a simple evolutionary algorithm on pseudo-boolean functions of unitation, Theoretical Computer Science, v.386 n.1-2, p.73-93, October, 2007[doi>10.1016/j.tcs.2007.06.003]\n", "Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]\n", "Kathiresan, G. and Toumazou, C. 1999. A low voltage bulk driven down-conversion mixer core. In Proceedings of the IEEE International Symposium on Circuit and Systems. 598--601.\n", "Kawasaki, K., Akiyama, Y., Komori, K., Uno, M., Takeuchi, H., Itagaki, T., Hino, Y., Kawasaki, Y., Ito, K., and Hajimiri, A. 2010. A millimeter-wave intra-connect solution. IEEE J. Solid-State Circ. 45, 12, 2655--2666.\n", "Kempa, K., Rybczynski, J., Huang, Z., Gregorczyk, K., Vidan, A., Kimball, B., Carlson, J., Benham, G., Wang, Y., Herczynski, A., and Ren, Z. 2007. Carbon nanotubes as optical antennae. Adv. Mater. 19, 421--426.\n", "Kirkpatrick, S., Gelatt, Jr., C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Sci. 220, 671--680.\n", "Tushar Krishna , Amit Kumar , Patrick Chiang , Mattan Erez , Li-Shiuan Peh, NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.11-20, August 26-28, 2008[doi>10.1109/HOTI.2008.22]\n", "Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]\n", "Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Toward Ideal On-Chip Communication Using Express Virtual Channels, IEEE Micro, v.28 n.1, p.80-90, January 2008[doi>10.1109/MM.2008.18]\n", "George Kurian , Jason E. Miller , James Psota , Jonathan Eastep , Jifeng Liu , Jurgen Michel , Lionel C. Kimerling , Anant Agarwal, ATAC: a 1000-core cache-coherent processor with on-chip optical network, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854332]\n", "Suk-Bok Lee , Sai-Wang Tam , Ioannis Pefkianakis , Songwu Lu , M. Frank Chang , Chuanxiong Guo , Glenn Reinman , Chunyi Peng , Mishali Naik , Lixia Zhang , Jason Cong, A scalable micro wireless interconnect structure for CMPs, Proceedings of the 15th annual international conference on Mobile computing and networking, September 20-25, 2009, Beijing, China[doi>10.1145/1614320.1614345]\n", "Lin, J.-J., Wu, H.-T., Su, Y., Gao, L., Sugavanam, A., Brewer, J. E., and O, K. K. 2007. Communication using antennas fabricated in silicon integrated circuits. IEEE J. Solid-State Circ. 42, 8, 1678--1687.\n", "Mehta, J., Bravo, D., and O, K. K. 2002. Switching noise picked up by a planar dipole antenna mounted near integrated circuits. IEEE Trans. Electro-Magnetic Compat. 44, 5, 282--290.\n", "Mensink, E., Schinkel, D., Klumperink, E., Van Tuijl, E., and Nauta, B. 2007. A 0.28pJ/b 2Gb/s/ch transceiver in 90nm CMOS for 10mm on-chip interconnects. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '07). 414--612.\n", "Umit Y. Ogras , Radu Marculescu, \"It's a small world after all\": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]\n", "Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]\n", "Pande, P., Clermidy, F., Puschini, D., Mansouri, I., Bogdan, P., Marculescu, R., and Ganguly, A. 2011. Sustainability through massively integrated computing: Are we ready to break the energy efficiency wall for single-chip platforms&quest; In Proceedings of the Desing, Automation and Test in Europe Conference (DATE'11). 1--6.\n", "Petermann, T. and De Los Rios, P. 2006. Physical realizability of small-world networks. Phys. Rev. E 73, 026114.\n", "Razavi, B. 2004. A study of injection locking and pulling in oscillators. IEEE J. Solid-State Circ. 39, 9, 1415--1424.\n", "Adel S. Sedra , Kenneth C. Smith, Microelectronic Circuits Revised Edition, Oxford University Press, Inc., New York, NY, 2007\n", "Seok, E. and Kenneth, K. O. 2005. Design rules for improving predictability of on-chip antenna characteristics in the presence of other metal structures. In Proceedings of the IEEE International Interconnect Technology Conference. 120--122.\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]\n", "Shekhar, S., Walling, J. S., and Allstot, D. J. 2006. Bandwidth extension techniques for CMOS amplifiers. IEEE J. Solid-State Circ. 41, 11, 2424--2439.\n", "Moshe Sipper, Evolution of Parallel Cellular Machines: The Cellular Programming Approach, Springer-Verlag New York, Inc., Secaucus, NJ, 2001\n", "Teuscher, C. 2007. Nature-inspired interconnects for self-assembled large-scale network-on-chip designs. Chaos 17, 2, 026106, 2007.\n", "U. E. P. Agency. 2012. Report to congress on server and data center energy efficiency public law 109--431. http://www.energystar.gov/.\n", "Watts, D. J. and Strogatz, S. H. 1998. Collective dynamics of \u2018small-world\u2019 networks. Nature 393, 440--442.\n", "Yao, T., Gordon, M. Q., Tang, K. K. W., Yau, K. H. K., Yang, M.-T., Schvan, P., and Voinigescu, S. P. 2007. Algorithmic design of CMOS LNAs and PAs for 60-GHz radio. IEEE J. Solid-State Circ. 42, 5, 1044--1056.\n", "Xinmin Yu , Suman Prasad Sah , Benjamin Belzer , Deukhyoun Heo, Performance evaluation and receiver front-end design for on-chip millimeter-wave wireless interconnect, Proceedings of the International Conference on Green Computing, p.555-560, August 15-18, 2010[doi>10.1109/GREENCOMP.2010.5598263]\n", "Zhang, Y. P., Chen, Z. M., and Sun, M. 2007. Propagation mechanisms of radio waves over intra-chip channels with integrated antennas: frequency-domain measurements and time-domain analysis. IEEE Trans. Antennas Propag. 55, 10, 2900--2906.\n", "Dan Zhao , Yi Wang, SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1230-1245, September 2008[doi>10.1109/TC.2008.86]\n"], "doi": "doi>10.1145/2287696.2287706", "ref_links": {"38": "http://www.energystar.gov/.", "0": "http://www.home.agilent.com"}, "abstract": "Massive levels of integration are making modern multicore chips all pervasive in several domains. High performance, robustness, and energy-efficiency are crucial for the widespread adoption of such platforms. Networks-on-Chip (NoCs) have emerged as communication backbones to enable a high degree of integration in multicore Systems-on-Chip (SoCs). Despite their advantages, an important performance limitation in traditional NoCs arises from planar metal interconnect-based multihop links with high latency and power consumption. This limitation can be addressed by drawing inspiration from the evolution of natural complex networks, which offer great performance-cost trade-offs. Analogous with many natural complex systems, future multicore chips are expected to be hierarchical and heterogeneous in nature as well. In this article we undertake a detailed performance evaluation for hierarchical small-world NoC architectures where the long-range communications links are established through the millimeter-wave wireless communication channels. Through architecture-space exploration in conjunction with novel power-efficient on-chip wireless link design, we demonstrate that it is possible to improve performance of conventional NoC architectures significantly without incurring high area overhead.", "authors": [{"name": "kevin chang", "link": "http://dl.acm.org/author_page.cfm?id=81435596096"}, {"name": "sujay deb", "link": "http://dl.acm.org/author_page.cfm?id=81367595276"}, {"name": "amlan ganguly", "link": "http://dl.acm.org/author_page.cfm?id=81317493596"}, {"name": "xinmin yu", "link": "http://dl.acm.org/author_page.cfm?id=81508703562"}, {"name": "suman prasad sah", "link": "http://dl.acm.org/author_page.cfm?id=81507682119"}, {"name": "partha pratim pande", "link": "http://dl.acm.org/author_page.cfm?id=81319499120"}, {"name": "benjamin belzer", "link": "http://dl.acm.org/author_page.cfm?id=81100473944"}, {"name": "deukhyoun heo", "link": "http://dl.acm.org/author_page.cfm?id=81474642939"}], "title": "Performance evaluation and design trade-offs for wireless network-on-chip architectures", "citations": [{"Name": "Avinash K. Kodi ", "Country": null, "Affiliation": null}, {"Name": "Md Ashif I. Sikder ", "Country": null, "Affiliation": null}, {"Name": "Jacob Murray ", "Country": null, "Affiliation": null}, {"Name": "John Klingner ", "Country": null, "Affiliation": null}, {"Name": "Partha P. Pande ", "Country": null, "Affiliation": null}, {"Name": "Sujay Deb ", "Country": null, "Affiliation": null}, {"Name": "Kevin Chang ", "Country": null, "Affiliation": null}, {"Name": "Miralem Cosic ", "Country": null, "Affiliation": null}, {"Name": "Amlan Ganguly ", "Country": null, "Affiliation": null}, {"Name": "Partha P. Pande ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "118\n", "Downloads (6 weeks) ": "17\n", "Downloads (cumulative)": "490\n", "Citation Count": "11\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "kevin chang"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "sujay deb"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "amlan ganguly"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "xinmin yu"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "suman prasad sah"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "partha pratim pande"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "benjamin belzer"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "deukhyoun heo"}]}, "Article No.: 19": {"references": ["Maria J. Avedillo , Jose M. Quintana, A Threshold Logic Synthesis Tool for RTD Circuits, Proceedings of the Digital System Design, EUROMICRO Systems, p.624-627, August 31-September 03, 2004[doi>10.1109/DSD.2004.16]\n", "Valeriu Beiu , Hanna E. Makaruk, Deeper Sparsely Nets can be Optimal, Neural Processing Letters, v.8 n.3, p.201-210, Dec. 1998[doi>10.1023/A:1009665432594]\n", "V. Beiu , J. M. Quintana , M. J. Avedillo, VLSI implementations of threshold logic-a comprehensive survey, IEEE Transactions on Neural Networks, v.14 n.5, p.1217-1243, September 2003[doi>10.1109/TNN.2003.816365]\n", "Beiu, V., Quintana, J. M., Avedillo, M. J., and Sulieman, M. 2003b. Threshold logic: from vacuum tubes to nanoelectronics. In Proceedings of the IEEE International Symposium on Micro NanoMechatronics and Human Science 2. 930--935.\n", "Beiu, V., Quintana, J. M., Avedilo, M. J., and Andonie, R. 2003c. Differential implementations of threshold logic gates. In Proceedings of the International Symposium on Signals, Circuits and Systems 2. 489--492.\n", "Current-Mode Threshold Logic Gates, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.235, September 17-20, 2000\n", "Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.40-45, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123222]\n", "Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]\n", "Celinski, P., AlSarawi, S., and Abbott, D. 2000. Delay analysis of neuron mos and capacitive threshold logic. In Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems. 932--935.\n", "Dertouzos, M. L. 1965. Threshold Logic: A Synthesis Approach. MIT Press, Cambridge, MA.\n", "Don Edenfeld , Andrew B. Kahng , Mike Rodgers , Yervant Zorian, 2003 Technology Roadmap for Semiconductors, Computer, v.37 n.1, p.47-56, January 2004[doi>10.1109/MC.2004.1260725]\n", "Franco, L., Subirats, J. L., Anthony, M., and Jerez, J. M. 2006. A new constructive approach for creating all linearly separable (threshold) functions. In Proceedings of the International Joint Conference on Neural Networks. 4791--4796.\n", "Manoj Kumar Goparaju , Ashok Kumar Palaniswamy , Spyros Tragoudas, A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate Networks, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.176-183, October 01-03, 2008[doi>10.1109/DFT.2008.44]\n", "Tejaswi Gowda , Sarma Vrudhula, Decomposition based approach for synthesis of multi-level threshold logic circuits, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Springer-Verlag New York, Inc., Secaucus, NJ, 2006\n", "Zvi Kohavi , Richard W. Hamming , Edward A. Feigenbaum, Switching and Finite Automata Theory: Computer Science Series, McGraw-Hill Higher Education, 1990\n", "Vasilios Lirigis , Elena Dubrova, Evaluation and Comparison of Threshold Logic Gates, Proceedings of the 37th International Symposium on Multiple-Valued Logic, p.52, May 13-16, 2007[doi>10.1109/ISMVL.2007.18]\n", "Muroga, S. 1971. Threshold Logic and Its Applications. John Wiley and Sons, New York.\n", "Muroga, S., Toda, I., and Kondo, M. 1962. Majority decision functions of up to six variables. Math. Comput. 16, 80, 459--472.\n", "S. Muroga , T. Tsuboi , C. R. Baugh, Enumeration of Threshold Functions of Eight Variables, IEEE Transactions on Computers, v.19 n.9, p.818-825, September 1970[doi>10.1109/T-C.1970.223046]\n", "Ryan O'Donnell , Rocco A. Servedio, The chow parameters problem, Proceedings of the 40th annual ACM symposium on Theory of computing, May 17-20, 2008, Victoria, British Columbia, Canada[doi>10.1145/1374376.1374450]\n", "Pal, A. 1981. An iterative algorithm for testing two-asummability of boolean functions. Proc. IEEE 69, 9, 1164--1166.\n", "Ashok Kumar Palaniswamy , Manoj Kumar Goparaju , Spyros Tragoudas, A fault tolerant threshold logic gate design, Proceedings of the 13th WSEAS international conference on Circuits, p.162-167, July 22-24, 2009, Rodos, Greece\n", "Ashok kumar Palaniswamy , Manoj kumar Goparaju , Spyros Tragoudas, Scalable identification of threshold logic functions, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785545]\n", "Jose M. Quintana , Maria J. Avedillo , Juan Nunez, Design Guides for a Correct DC Operation in RTD-based Threshold Gates, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.530-536, August 30-September 01, 2006[doi>10.1109/DSD.2006.42]\n", "Jos\u00e9 M. Quintana , Mar\u00eda J. Avedillo , Juan N\u00fa\u00f1ez , H\u00e9ctor Pettenghi Rold\u00e1n, Operation limits for RTD-based MOBILE circuits, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.2, p.350-363, February 2009[doi>10.1109/TCSI.2008.925943]\n", "A. K. Sarje , N. N. Biswas, An Algorithm for Testing 2-Asummability of Boolean Functions, IEEE Transactions on Computers, v.26 n.10, p.1049-1053, October 1977[doi>10.1109/TC.1977.1674745]\n", "Shinogi, T., Arakawa, K., and Hayashi, T. 2009. Probabilistic metric of gate logical fault occurrence due to manufacturing inaccuracy of threshold logic gates for efficient testing. In Proceedings of the 4th International Conference on Design Technology of Integrated Systems in Nanoscal Era.\n", "Somenzi, F. 2001. Cudd: Cu decision diagram package release 2.3.1. University of Colorado at Boulder.\n", "Subirats, J. L., Jerez, J. M., and Franco, L. 2008. A new decomposition algorithm for threshold synthesis and generalization of boolean functions. IEEE Trans. Circ. Syst. 55, 10, 3188--3196.\n", "R. O. Winder, Threshold Gate Approximations Based on Chow Parameters, IEEE Transactions on Computers, v.18 n.4, p.372-375, April 1969[doi>10.1109/T-C.1969.222665]\n", "Robert O. Winder, Chow Parameters in Threshold Logic, Journal of the ACM (JACM), v.18 n.2, p.265-289, April 1971[doi>10.1145/321637.321647]\n", "Zhang, L. and Cotofana, S. 2005. An input weights aware synthesis tool for threshold logic networks. In Proceedings of the16th Annual Workshop on Circuits, Systems and Signal Processing. 578--583.\n", "Rui Zhang , P. Gupta , Lin Zhong , N. K. Jha, Threshold network synthesis and optimization and its application to nanotechnologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.107-118, November 2006[doi>10.1109/TCAD.2004.839468(410) 24]\n"], "doi": "doi>10.1145/2287696.2287702", "ref_links": {}, "abstract": "A fast method to identify the given Boolean function as a threshold function with weight assignment is introduced. It characterizes the function based on the parameters that have been defined in the literature. The proposed method is capable to quickly characterize all functions that have less than eight inputs and has been shown to operate fast for functions with as many as forty inputs. Furthermore, comparisons with other existing heuristic methods show huge increase in the number of threshold functions identified, and drastic reduction in time and complexity.", "authors": [{"name": "ashok kumar palaniswamy", "link": "http://dl.acm.org/author_page.cfm?id=81375603870"}, {"name": "spyros tragoudas", "link": "http://dl.acm.org/author_page.cfm?id=81100427660"}], "title": "An efficient heuristic to identify threshold logic functions", "citations": [], "Metrics": {"Downloads (12 months)": "25\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "193\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "southern illinois university carbondale carbondale il", "city": null, "Name": "ashok kumar palaniswamy"}, {"country": null, "university": null, "affiliation_string": "southern illinois university carbondale carbondale il", "city": null, "Name": "spyros tragoudas"}]}, "Article No.: 18": {"references": ["ABB. 2007. Energy efficiency in the power grid. Tech. rep., ABB Inc., Norwalk, CT.\n", "anon. 2004. Solar power from space- European strategy in the light of sustainable development. Tech. rep., European Space Agency, Noordwijk.\n", "Appleby, R. 2007. Standoff detection of weapons and contraband in the 100 GHz to 1 THz region. IEEE Trans. Anten. Propag. 55, 11, 2944--2956.\n", "Berland, B., Simpson, L., Nuebel, G., Collins, T., and Lanning, B. 2003. Photovoltaic technologies beyond the horizon: Optical photovoltaic technologies beyond the horizon: Rectenna solar cell. Final rep., Contract DE-AC36-99-GO10337 NREL SR-520-33263, National Renewable Energy Laboratory, US Department of Energy, Golden, Colorado.\n", "Booske, J. 2008. Plasma physics and related challenges of millimeter-wave-to-terahertz and high power microwave generation. Phys. Plasmas 15, 055502.\n", "Brookner, E. 2002. Phased array radars-Past, present and future. In Proceedings of the RADAR'02 Conference. IEEE, 104--113.\n", "Chakraborty, A. 2009. Fault tolerant fail safe system for railway signalling. In Proceedings of the World Congress on Engineering and Computer Science. Vol. II, 1177--1183.\n", "Chowdhary, G., Gadre, R., and Komerath, N. 2009. Policy issues for retail beamed power transmission. In Proceedings of the Atlanta Conference on Science and Technology Innovation Policy.\n", "Corkish, R., Green, M., and Puzzer, T. 2002. Solar energy collection by antennas. Solar Energy 73, 6, 395--401.\n", "Corkish, R., Green, M., Puzzer, T., and Humphrey, T. 2003. Efficiency of antenna solar collection. In Proceedings of 3rd World Conference on Photovoltaic Energy Conversion. Vol. 3, IEEE, 2682--2685.\n", "Costia, D., Popescu, O., Popescu, C., and Craciunescu, A. 2010. Photovoltaic solar cell like receiver for electromagnetic waves in VHF-UHF bands. In Proceedings of the International Conference on Renewable Energies and Power Quality.\n", "Council, N. R. 2001. Laying the Foundation for Space Solar Power. An Assessment of NASA's Space Solar Power Investment Strategy. National Academy Press, Washington DC.\n", "Criswell, D. 2002. Solar power via the moon. Industr. Phys. 8, 2, 12--15.\n", "Crowe, T., Bishop, W., Porterfield, D., Hesler, J., Weikle, R., et al. 2005. Opening the terahertz window with integrated diode circuits. IEEE J. Solid-State Circ. 40, 10, 2104--2110.\n", "Dalela, P., Prasad, M., and Mohan, A. 2008. A new method of realistic GSM network planning for rural Indian terrains. Int. J. Comput. Sci. Netw. Secur. 8, 8, 362--371.\n", "De Vos, A. 1992. Endoreversible Thermodynamics of Solar Energy Conversion. Oxford University Press, Oxford, UK.\n", "Dessanti, B., Picon, N., Rios, C., Shah, S., and Komerath, N. 2011. A US-India power exchange towards a space power grid. In Proceedings of the International System Dynamics Conference (ISDC'11).\n", "Drapalik, M., Schmid, J., Kancsar, E., Schlosser, V., and Klinger, G. 2010. A study of the antenna effect of photovoltaic modules. In Proceedings of the International Conference on Renewable Energies and Power Quality.\n", "Du Bosq, T., Peale, R., and Boreman, G. 2008. Terahertz/Millimeter wave characterizations of soils for mine detection: Transmission and scattering. Int. J. Infrared Millim. Waves 29, 769--781.\n", "Egorov, E., Kalinin, Y., Koronovski, A., Hramov, A., and Morozov, M. 2006. Microwave generation power in a nonrelativistic electron beam with virtual cathode in a retarding electric field. Techn. Phys. Lett. 32, 5, 402--405.\n", "Essen, H., Wahlen, A., Sommer, R., Johannes, W., Brauns, R., Schlechtweg, M., and Tessmann, A. 2007. High-Bandwidth 220 GHz experimental radar. Electron. Lett. 43, 20, 1114--1116.\n", "Farinholt, K., Park, G., and Farrar, C. 2009. RF energy transmission for a low-power wireless impedance sensor node. IEEE Sensors J. 9, 7, 793--800.\n", "Filip, V., Nicolaescu, D., Plavitu, C., and Okuyama, F. 1997. Analysis of microwave generation by field emitted electrons moving in crossed electric and magnetic fields. Appl. Surface Sci. 111, 185--193.\n", "Genk, M. E., Ed. 2006. Evolutionary path towards space solar power. Proceedings of the AIP Conference. Institute for Space and Nuclear Power Studies, American Institute of Physics, Albuquerque, NM.\n", "Geuder, N., Quaschning, V., Viebahn, P., Steinsiek, F., Spies, J., and Hendriks, C. 2004. Comparison of solar terrestrial and space power generation for Europe. In Proceedings of the 4th International Conference on Solar Power from Space-SPS.\n", "Glaser, P. 1968. Power from the sun: It's future. Sci. 162, 856--861.\n", "Gliese, U., Nielsen, T., N\u00f8rskov, S., and Stubkjaer, K. 1998. Multifunctional fiber-optic microwave links based on remote heterodyne detection. IEEE Trans. Microwave Theory Technol. 46, 5, 458--468.\n", "Goswami, D., Vijayaraghavan, S., Lu, S., and Tamm, G. 2004. New and emerging developments in solar energy. Solar Energy 76, 33--43.\n", "Green, M. 2003. Third Generation Photovoltaics: Advanced Solar Energy Conversion. Springer.\n", "Hadley, F. 2007. Goodbye wires! MIT team experimentally demonstrates wireless power transfer, potentially useful for powering laptops, cell phones without cord. http://web.mit.edu/newsoffice/2007/wireless-0607.html.\n", "Henley, M., Potter, S., Howell, J., and Mankins, J. 2002. Wireless power transmission options for space solar power. Tech. rep. R.4.08, IAC.\n", "Hirshfield, J., Wang, V., and Marshall, T. 2005. High-power millimeter wave harmonic generator. In Proceedings of the Joint International Conference on Infrared and Millimeter Waves and 13th International Conference on Terahertz Electronics. Vol. 1, IEEE, 89--90.\n", "Hulstrom, R., Bird, R., and Riordan, C. 1985. Spectral solar irradiance data sets for selected terrestrial conditions. Solar Cells 15, 4, 365--391.\n", "Ilchenko, V., Matsko, A., Savchenkov, A., and Maleki, L. 2000. High efficiency microwave and millimeter wave electro-optical modulation with whispering-gallery resonators. http://trs-new.jpl.nasa.gov/dspace/bitstream/2014/11669/1/02-0231.pdf.\n", "Johansson, L. and Seeds, A. 2003. Generation and transmission of millimeter-wave data-modulated optical signals using an optical injection phase-lock loop. J. Lightwave Technol. 21, 2, 511--520.\n", "Karalis, A., Joannopoulos, J., and Soljacic, M. 2008. Efficient wireless non-radiative mid-range energy transfer. Ann. Phys. 323, 1, 34--48.\n", "Kartikeyan, M., Borie, E., and Thumm, M. 2004. Gyrotrons: High Power Microwave and Millimeter Wave Technology. Springer.\n", "Komerath, N. and Boechler, N. 2006. The space power grid. In Proceedings of IAC Conference.\n", "Narayanan Komerath , Padma Komerath, Implications of inter-satellite power beaming using a Space Power Grid, Proceedings of the 2011 IEEE Aerospace Conference, p.1-11, March 05-12, 2011[doi>10.1109/AERO.2011.5747307]\n", "Komerath, N. and Komerath, P. 2011b. Terrestrial micro renewable energy applications of space technology. In Proceedings of the Space Propulsion and Energy Sciences International Forum. Elsevier.\n", "Narayanan Komerath , Aravinda Kar , Rajkumar Pant, Antenna Considerations for Retail Beamed Power Delivery in India, Proceedings of the 2011 International Symposium on Electronic System Design, p.206-211, December 19-21, 2011[doi>10.1109/ISED.2011.66]\n", "Komerath, N., Venkat, V., and Fernandez, J. 2009. Near millimeter wave issues for a space power grid. In Proceedings of the Institute for Advanced Studies in the Space Propulsion and Energy Sciences (IASSPES'09).\n", "Krausman, J. 2005. The 38M aerostat: A new system for surveillance. In Proceedings of the AIAA 5th Aviation, Technology, Integration, and Operations Conference (ATIO).\n", "Landis, G. 2004. Reinventing the solar power satellite. Tech. rep. 2004-212743, NASA.\n", "Laskar, J., Pinel, S., Dawn, D., Sarkar, S., Perumana, B., and Sen, P. 2007. The next wireless wave is a millimeter wave. Microwave J. 50, 9, 22--23.\n", "Liebe, H. and Hufford, G. 1989. Modeling millimeter wave propagation effects in the atmosphere. AGARD rep. 454, North Atlantic Treaty Organization.\n", "Liebe, H. J., Allen, K., Hand, G., Espeland, R., and Violette, E. 1985. Millimeter-Wave propagation in moist air: Model versus path data. NTIA rep. 85-171, U.S. Department of Commerce.\n", "Liebe, H. J. and Layton, D. 1987. Millimeter-Wave properties of the atmosphere: Laboratory studies and propagation modeling. NTIA rep. 87-224, U.S. Department of Commerce.\n", "McGrath, W., Walker, C., Yap, M., and Tai, Y. 1993. Silicon micromachined waveguides for millimeter-wave and submillimeter-wave frequencies. IEEE Microwave Guided Wave Lett. 3, 3, 61--63.\n", "McMillan, R. 2006. Terahertz imaging, millimeter-wave radar. In Advances in Sensing With Security Applications, J. Bymes, Ed. NATO, 243--268.\n", "Miyamoto, R., Leong, K., Jeon, S., and Wang, Y. 2003. Digital wireless sensor server using an adaptive smart-antenna/retrodirective array. EEE Trans. Vehic. Technol. 52, 5, 1181--1188.\n", "Modi, V. 2005. Improving electricity services in rural India. CGSD working paper no. 30.\n", "Mohammed, S., Ramasamy, K., and Shanmuganantham, T. 2010. Wireless power transmission-a next generation power transmission system. Int. J. Comput. Appl. 1, 13, 102--105.\n", "NASA. 1984. The final proceedings of the solar power satellite. Program rev. NASA-TM-84183, NASA.\n", "NASA. 1995. Space solar power, an advanced concepts study project. In Nasa lerc ssp Technical Interchange Meeting, NASA, Washington DC.\n", "Nicolson, S., Tang, K., Yau, K., Chevalier, P., Sautreuil, B., Voinigescu, S., and Rogers, E. 2007. A low-voltage 77-GHz automotive radar chipset. In Proceedings of the IEEEMTTS International Microwave Symposium (07). 487--490.\n", "Nusinovich, G. 2004. Introduction to the Physics of Gyrotrons. Johns Hopkins Univ Press, Baltimore, MD.\n", "Oodo, M., Miura, R., and Hase, Y. 2000. Onboard DBF antenna for stratospheric platform. In Proceedings of the IEEE International Conference on Phased Array Systems and Technology. IEEE.\n", "Rajkumar Pant , Narayanan Komerath , Aravinda Kar, Application of Lighter-Than-Air Platforms for Power Beaming, Generation and Communications, Proceedings of the 2011 International Symposium on Electronic System Design, p.242-247, December 19-21, 2011[doi>10.1109/ISED.2011.51]\n", "Penn, J. and Law, G. 2002. Operational and demonstrator laser concept model development. Final rep., Contract NAS8-99143, NASA.\n", "Peterson, S. 2005. The small aerostat system: Field tested, highly mobile and adaptable. In Proceedings of the AIAA 5th Aviation, Technology, Integration, and Operations Conference (ATIO).\n", "Petty, K. and Mahoney, W. 2007. Weather applications and products enabled through vehicle infrastructure integration (VII). feasibiity and concept development study. Tech. rep., US Department of Transportation Federal Highway Administration.\n", "Pham, A., Laskar, J., Krishnamurthy, V., Cole, H., and Sitnik-Nieters, T. 1998. Ultra low loss millimeter wave multichip module interconnects. IEEE Trans. Compon. Packag. Manufact. Technol. 21, 3, 302--308.\n", "Potter, S., Davis, D., and McCormick, D. 2011. Near-Term space solar power demonstrations and applications. We can get there from here. In Proceedings of the International Space Development Conference.\n", "Potter, S., Henley, M., Davis, D., Born, A., Bayer, M., Howell, J., and Mankins, J. 2008. Wireless power transmission optionsfor space solar power. In Proceedings of the State of Space Solar Power Technology Workshop.\n", "Press, L. 1999. A client-centered networking project in rural India. OnTheInternet 5, 2, 36--38.\n", "Vijay Raghunathan , Aman Kansal , Jason Hsu , Jonathan Friedman , Mani Srivastava, Design considerations for solar energy harvesting wireless embedded systems, Proceedings of the 4th international symposium on Information processing in sensor networks, April 24-27, 2005, Los Angeles, California\n", "Razavi, B. 2008. A millimeter-wave circuit technique. IEEE J. Solid-State Circ. 43, 9, 2090--2098.\n", "Reddy, L. and Reddy, B. 1992. Some observations on the influence of hydrometeors on line-of-sight microwave propagation at 7 GHz in tropics. In Proceedings of the International Conference on Intelligent Systems Applications to Power Systems (ISAP'92). IEEE, Sapporo, Japan, 889--892.\n", "Richards, B. S. and Shalav, A. 2007. Photovoltaics devices. In The Handbook of Photonics 2nd Ed., M. Gupta and J. Ballato, Eds., CRC Press, Boca Raton, FL. 8--19.\n", "Ries, H. 1983. Complete and reversible absorption of radiation. Appl. Phys. 32, 3, 153--156.\n", "Roy, A., Mondal, J., Menon, R., Mitra, S., Kumar, D., Sharma, A., and Mittal, K. 2007. High power microwave generation from coaxial virtual cathode oscillator. In Proceedings of the Asian Particle Accelerator Conference. 523--525.\n", "Ryan, K., D'Andrea, J., Jauchem, J., and Mason, P. 2000. Radio frequency radiation of millimeter wave length: Potential occupational safety issues relating to surface heating. Health Phys. 78, 2, 170.\n", "Saiki, T., Uchida, S., Motokoshi, S., Imasaki, K., Nakatsuka, M., Nagayama, H., Saito, Y., Niino, M., and Mori, M. 2005. Development of solar-pumped lasers for space solar power station. In Proceedings of the International Astronautical Congress.\n", "Salama, I., Middleton, C., Quick, N., Boreman, G., and Kar, A. 2003. Laser-metallized silicon carbide schottky diodes for millimeter wave detection and frequecny mixing. In Proceedings of the International Symposia on State-of-the-Art Program on Compound Semiconductors XXXIX and Nitride and Wide Bandgap Semiconductors for Sensors, Photonics and Electronics IV. Vol. 2003, 270.\n", "Samoska, L. and Leong, Y. 2001. 65-145 GHz InP MMIC HEMT medium power amplifiers. In IEEE Int. Microwave Sympos. Dig. 3. 1805--1808.\n", "Sasaki, S., Tanaka, K., Higuchi, K., Okuizumi, N., Kawasaki, S., Shinohara, M., Senda, K., and Ishimura, K. 2005. Feasibility study of tethered solar power satellite. In Proceedings of the International Astronautical Congress.\n", "Schamiloglu, E. 2004. High power microwave sources and applications. Microwave Sympos. Dig.. Vol. 2, 1001--1004.\n", "David Schneider, Electrons Unplugged, IEEE Spectrum, v.47 n.5, p.34-39, May 2010[doi>10.1109/MSPEC.2010.5453139]\n", "Sharma, V. 1974. Effect of certain climatic factors over microwave propagation. J. Instit. Electron. Telecomm. Engin. 20, 114--118.\n", "Sheerin, J. 2009. Malawi windmill boy with big fans. http://news.bbc.co.uk/2/hi/africa/8257153.stm.\n", "Shrestha, R., Kumar, S., Sharma, S., and Todoc, M. 2004. Institutional reforms and electricity access: Lessons from Bangladesh and Thailand. Energy Sustain. Devel. 8, 4, 41--53.\n", "Sreekanth, P. 2003. Digital Microwave Communication Systems: With Selected Topics in Mobile Communications. Sangam Books Ltd, London, UK.\n", "Stancati, M. 1996. Space solar power, a fresh look feasibility study, phase 1. NASA contract.\n", "Summerer, L. and Ongaro, F. 2004. Solar power from space: Validation of options for Europe. Tech. rep., ACT-RPR-NRG-2004-ESA, European Space Agency.\n", "Tesla, N. 1893. Transmission of power: Polyphase system; tesla patents. USPTO.\n", "Torkildson, E., Zhang, H., and Madhow, U. 2010. Channel modeling for millimeter wave MIMO. In Proceedings of the Information Theory and Applications Workshop. 1--8.\n", "TRAI. 2011. Highlights of telecom subscription data as on 30 june, 2011, Telecom Regulatory Authority of India. Press Release No. 45 /2011, New Delhi.\n", "Trieb, F. e. a. 2006. Trans-Mediterranean interconnection for concentrating solar power. Tech. rep. TRANS-CP, German Aerospace Center.\n", "Vaitheeswaran, V. 2003. Power to the People. Farrar, Straus and Giroux, New York.\n", "Verhoeven, A., Bongers, W., Bratman, V., Caplan, M., Denisov, G., Van der Geer, C., Manintveld, P., Poelman, A., Pluygers, J., Shmelyov, M., Smeets, P., Sterk, A., and Urbanus, W. 1998. First microwave generation in the FOM free-electron maser. Plasma Phys. Control. Fusion 40, A139--A156.\n", "Voingescu, S. 2006. Mm-wave in CMOS -- Opportunities above 50 GHz&quest; In Proceedings of the CMOS Emerging Technologies Workshop.\n", "Wake, D., Lima, C., and Davies, P. 1995. Optical generation of millimeter-wave signals for fiber-radio systems using a dual-mode DFB semiconductor laser. IEEE Trans. Microwave Theory Techn. 43, 9, 2270--2276.\n", "Wang, H., Samoska, L., Gaier, T., Peralta, A., Liao, H., Leong, Y., Weinreb, S., Chen, Y., Nishimoto, M., and Lai, R. 2001. Power-Amplifier modules covering 70-113 GHz using MMICs. IEEE Trans. Microwave Theory Techn. 49, 1, 9--16.\n", "Wang, Y. e. a. 2004. Receiving and transmitting light-like radio waves: Antenna effects in arrays of aligned carbon nanotubes. Appl. Phys. Lett. 85, 13, 2607--2609.\n", "Winkler, W., Borngraber, J., Heinemann, B., and Herzel, F. 2005. A fully integrated BiCMOS PLL for 60 GHz wireless applications. In Solid-State Circuits Conference Digest of Technical Papers. IEEE, 406--407.\n", "Wright, S., Scott, D., Haddow, J., and Rosen, M. 2000. The upper limit to solar energy conversion. In Proceedings of the Energy Conversion Engineering Conference and Exhibit. 384--392.\n", "Yao, J. 2010. Microwave photonics: Photonic generation of microwave and millimeter-wave signals. Int. J. Microwave Optical Technol. 5, 1, 16--21.\n"], "doi": "doi>10.1145/2287696.2287701", "ref_links": {"80": "http://news.bbc.co.uk/2/hi/africa/8257153.stm.", "29": "http://web.mit.edu/newsoffice/2007/wireless-0607.html.", "33": "http://trs-new.jpl.nasa.gov/dspace/bitstream/2014/11669/1/02-0231.pdf."}, "abstract": "Retail delivery of electric power through millimeter waves is relevant in developing areas where the market for communication devices outpaces the power grid infrastructure. It is also a critical component of an evolutionary path towards terrestrial and space-based renewable power generation. Narrow-band power can be delivered as focused beams to receivers near end-users, from central power plants, rural distribution points, UAVs, tethered aerostats, stratospheric airship platforms, or space satellites. The article surveys the available knowledge base on millimeter wave beamed power delivery. It then considers design requirements for a retail beamed power architecture, in the context of rural India where power delivery is lagging behind the demand growth for connectivity. A survey of technology developments relevant to millimeter wave beaming is conducted, and indicates that massive, mass-produced solid-state arrays capable of achieving good efficiency and cost effectiveness are possible in the near term to enable such retail power beaming architectures.", "authors": [{"name": "narayanan komerath", "link": "http://dl.acm.org/author_page.cfm?id=81490655487"}, {"name": "aravinda kar", "link": "http://dl.acm.org/author_page.cfm?id=81496656535"}], "title": "Retail beamed power using millimeter waves: Survey", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "274\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "georgia institute of technology atlanta ga", "city": "atlanta", "Name": "narayanan komerath"}, {"country": "Mongolia", "university": null, "affiliation_string": "university of central florida orlando fl", "city": "central", "Name": "aravinda kar"}]}, "Article No.: 20": {"references": ["Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003[doi>10.1109/ICCAD.2003.130]\n", "A. Agarwal , V. Zolotov , D. T. Blaauw, Statistical clock skew analysis considering intradie-process variations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.8, p.1231-1242, November 2006[doi>10.1109/TCAD.2004.831573]\n", "Akopyan, F., Otero, C., Fang, D., Jackson, S. J., and Manohar, R. 2008. Variability in 3-D integrated circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference. 659--662.\n", "Venkatesh Arunachalam , Wayne Burleson, Low-power clock distribution in a multilayer core 3d microprocessor, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366212]\n", "Azuma, A., Oishi, A., Okayama, Y., Kasai, K., and Toyoshima, Y. 1998. Methodology of mosfet characteristics fluctuation description using bsim3v3 spice model for statistical circuit simulations. In Proceedings of the International Workshop on Statistical Metrology. 14--17.\n", "Bakoglu, H. B., Walker, T. J., and Meindl, J. D. 1986. A symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ulsi and wsi circuits. In Proceedings of the IEEE International Conference on Computer Design. 118--122.\n", "Keith A. Bowman , Alaa R. Alameldeen , Srikanth T. Srinivasan , Chris B. Wilkerson, Impact of die-to-die and within-die parameter variations on the clock frequency and throughput of multi-core processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.12, p.1679-1690, December 2009[doi>10.1109/TVLSI.2008.2006057]\n", "Boman, K. A., Duvall, S. G., and Meindl, J. D. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 37, 2, 183--190.\n", "Cadence Design Systems. 2008. Virtuoso Spectre Circuit Simulator User Guide 7.0.1 Ed. Cadence Design Systems, Inc.\n", "Hongliang Chang , S. S. Sapatnekar, Statistical timing analysis under spatial correlations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.9, p.1467-1482, November 2006[doi>10.1109/TCAD.2005.850834]\n", "Jason Cong , Andrew B. Kahng , Cheng-Kok Koh , C.-W. Albert Tsao, Bounded-skew clock and Steiner routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.3, p.341-388, July 1998[doi>10.1145/293625.293628]\n", "Anirudh Devgan , Chandramouli Kashyap, Block-based Static Timing Analysis with Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.607, November 09-13, 2003[doi>10.1109/ICCAD.2003.41]\n", "Elmore, W. 1948. The transient response of damped linear networks with particular regard to wide-band amplifiers. J. Appl. Phys. 19, 1, 55--63.\n", "Friedman, E. 2001. Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 89, 5, 665--692.\n", "Siddharth Garg , Diana Marculescu, 3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.147-155, March 16-18, 2009[doi>10.1109/ISQED.2009.4810285]\n", "Siddharth Garg , Diana Marculescu, System-level process variability analysis and mitigation for 3D MPSoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "David Harris , Sam Naffziger, Statistical clock skew modeling with data delay variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.888-898, 12/1/2001[doi>10.1109/92.974902]\n", "Masanori Hashimoto , Tomonori Yamamoto , Hidetoshi Onodera, Statistical Analysis of Clock Skew Variation in H-Tree Structure, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.402-407, March 21-23, 2005[doi>10.1109/ISQED.2005.114]\n", "ITRS. 2009. International technology roadmap for semiconductors. http://www.itrs.net/\n", "Xiaohong Jiang , Susumu Horiguchi, Statistical skew modeling for general clock distribution networks in presence of process variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.704-717, October 2001[doi>10.1109/92.953503]\n", "James W. Joyner , Raguraman Venkatesan , Payman Zarkesh-Ha , Jeffrey A. Davis , James D. Meindl, Impact of three-dimensional architectures on interconnects in gigascale integration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.922-928, 12/1/2001[doi>10.1109/92.974905]\n", "James W. Joyner , Payman Zarkesh-Ha , James D. Meindl, Global interconnect design in a three-dimensional system-on-a-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.367-372, April 2004[doi>10.1109/TVLSI.2004.825835]\n", "Katti, G., Stucchi, M., De Meyer, K., and Dehaene, W. 2010. Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Trans. Electron. Dev. 57, 1, 256--262.\n", "Tak-Yung Kim , Taewhan Kim, Clock tree embedding for 3D ICs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan\n", "Jing-Jia Liou , Kwang-Ting Cheng , Sandip Kundu , Angela Krstic, Fast statistical timing analysis by probabilistic event propagation, Proceedings of the 38th annual Design Automation Conference, p.661-666, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379043]\n", "Impact Analysis of Process Variability on Clock Skew, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.129, March 18-21, 2002\n", "Mosin Mondal , Andrew J. Ricketts , Sami Kirolos , Tamer Ragheb , Greg Link , N. Vijaykrishnan , Yehia Massoud, Thermally robust clocking schemes for 3D integrated circuits, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Nassif, S. 2000. Delay variability: Sources, impacts and trends. In Proceedings of the IEEE International Solid-State Circuits Conference. 368--369.\n", "Newman, M., Muthukumar, S., Schuelein, M., Dambrauskas, T., Dunaway, P.A., Jordan, J.M., Kulkarni, S., Linde, C.D., Opheim, T.A., Steingel, R.A., Worwag, W., Topic, L.A., and Swan, J.M. 2006. Fabrication and electrical characterization of 3D vertical interconnects. In Proceedings of Electronic Components and Technology Conference. 394--398.\n", "NIMO ASU. 2008. ASU predictive technology model. http://ptm.asu.edu/\n", "Michael Orshansky , Linda Milor , Pinhong Chen , Kurt Keutzer , Chenming Hu, Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California\n", "Vasilis F. Pavlidis , Eby G. Friedman, Three-dimensional Integrated Circuit Design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008\n", "Pavlidis, V. and Friedman, E. 2009b. Interconnect-Based design methodologies for three-dimensional integrated circuits. Proc. IEEE 97, 1, 123--140.\n", "Pavlidis, V., Savidis, I., and Friedman, E. 2008. Clock distribution networks for 3-D integrated circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference. 651--654.\n", "Sherief Reda , Aung Si , R. Iris Bahar, Reducing the leakage and timing variability of 2D ICs using 3D ICs, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594303]\n", "Restle, P., Carter, C. A., Eckhardt, J. P., Krauter, B. L., McCredie, B. D., Jenkins, K. A., Weger, A. J., and Mule, A. V. 2002. The clock distribution of the power4 microprocessor. In Proceedings of the IEEE International Solid-State Circuits Conference. Vol. 88, 144--145.\n", "Savidis, I. and Friedman, E. 2008. Electrical modeling and characterization of 3-D vias. In Proceedings of the IEEE International Symposium on Circuits and Systems. 784--787.\n", "Sundareswaran, S., Nechanicka, L., Panda, R., Gavrilov, S., Solovyev, R., and Abraham, J. A. 2008. A timing methodology considering within-die clock skew variations. In Proceedings of the IEEE International SOC Conference. 351--356.\n", "G. E. Tellez , M. Sarrafzadeh, Minimal buffer insertion in clock trees with skew and slew rate constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.4, p.333-342, November 2006[doi>10.1109/43.602470]\n", "Wong, S.-C., Lee, G.-Y., and Ma, D.-J. 2000. Modeling of interconnect capacitance, delay, and crosstalk in VLSI. IEEE Trans. Semicond. Manufact. 13, 1, 108--111.\n", "Hu Xu , Vasilis F. Pavlidis , Giovanni De Micheli, Process-induced skew variation for scaled 2-D and 3-D ICs, Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction, June 13-13, 2010, Anaheim, California, USA[doi>10.1145/1811100.1811107]\n", "Jae-Seok Yang , Jiwoo Pak , Xin Zhao , Sung Kyu Lim , David Z. Pan, Robust clock tree synthesis with timing yield optimization for 3D-ICs, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.621-626, January 25-28, 2011, Yokohama, Japan\n", "Zarkesh-Ha, P., Mule, T., and Meindl, J. D. 1999. Characterization and modeling of clock skew with process variations. In Proceedings of the IEEE Custom Integrated Circuits Conference. 441--444.\n", "Xin Zhao , Sung Kyu Lim, Power and slew-aware clock network design for through-silicon-via (TSV) based 3D ICs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan\n"], "doi": "doi>10.1145/2287696.2287703", "ref_links": {"29": "http://ptm.asu.edu/", "18": "http://www.itrs.net/"}, "abstract": "In three-dimensional (3D) integrated circuits, the effect of process variations on clock skew differs from 2D circuits. The combined effect of inter-die and intra-die process variations on the design of 3D clock distribution networks is considered in this article. A statistical clock skew model incorporating both the systematic and random components of process variations is employed to describe this effect. Two regular 3D clock tree topologies are investigated and compared in terms of clock skew variation. The statistical skew model used to describe clock skew variations is verified through Monte-Carlo simulations. The clock skew is shown to change in different ways with the number of planes forming the 3D IC and the clock network architecture. Simulations based on a 45-nm CMOS technology show that the maximum standard deviation of clock skew can vary from 15 ps to 77 ps. Results indicate that simply increasing the number of planes of a 3D IC does not necessarily lead to lower skew variation and higher operating frequencies. A multigroup 3D clock tree topology is proposed to effectively mitigate the variability of clock skew. Tradeoffs between the investigated 3D clock distribution networks and the number of planes comprising a 3D circuit are discussed and related design guidelines are offered. The skew variation in 3D clock trees is also compared with the skew variation of clock grids.", "authors": [{"name": "hu xu", "link": "http://dl.acm.org/author_page.cfm?id=81464667212"}, {"name": "vasilis f pavlidis", "link": "http://dl.acm.org/author_page.cfm?id=81100082546"}, {"name": "giovanni de micheli", "link": "http://dl.acm.org/author_page.cfm?id=81367595002"}], "title": "Effect of process variations in 3D global clock distribution networks", "citations": [], "Metrics": {"Downloads (12 months)": "21\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "195\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "hu xu"}, {"country": null, "university": null, "affiliation_string": null, "Name": "vasilis f pavlidis"}]}, "Article No.: 24": {"references": ["Dorit Aharonov , Michael Ben-Or, Fault-Tolerant Quantum Computation with Constant Error Rate, SIAM Journal on Computing, v.38 n.4, p.1207-1282, July 2008[doi>10.1137/S0097539799359385]\n", "Dave Bacon , Wim van Dam, Recent progress in quantum algorithms, Communications of the ACM, v.53 n.2, February 2010[doi>10.1145/1646353.1646375]\n", "Barenco, A., Bennett, C. H., Cleve, R., DiVincenzo, D. P., Margolus, N., Shor, P., Sleator, T., Smolin, J. A., and Weinfurter, H. 1995. Elementary gates for quantum computation. Phys. Rev. A 52, 5, 3457--3467.\n", "Beckman, D., Chari, A. N., Devabhaktuni, S., and Preskill, J. 1996. Efficient networks for quantum factoring. Phys. Rev. A 54, 2, 1034--1063.\n", "Brown, K. L., Munro, W. J., and Kendon, V. M. 2010. Using quantum computers for quantum simulation. http://arxiv.org/abs/1004.5528.\n", "Calderbank, A. R. and Shor, P. W. 1996. Good quantum error-correcting codes exist. Phys. Rev. A 54, 2, 1098--1105.\n", "Cheng, K.-W. and Tseng, C.-C. 2002. Quantum full adder and subtractor. Electron. Lett. 38, 22, 1343--1344.\n", "Byung-Soo Choi , Rodney Van Meter, On the Effect of Quantum Interaction Distance on Quantum Addition Circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.3, p.1-17, August 2011[doi>10.1145/2000502.2000504]\n", "Dean Copsey , Mark Oskin , Tzvetan Metodiev , Frederic T. Chong , Isaac Chuang , John Kubiatowicz, The effect of communication costs in solid-state quantum computing architectures, Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures, June 07-09, 2003, San Diego, California, USA[doi>10.1145/777412.777424]\n", "Cuccaro, S. A., Draper, T. G., Kutin, S. A., and Moulton, D. P. 2004. A new quantum ripple-carry addition circuit. http://arxiv.org/abs/quant-ph/0410184.\n", "Devitt, S. J., Nemoto, K., and Munro, W. J. 2009. The idiots guide to quantum error correction. http://arxiv.org/abs/0905.2794.\n", "Dou\u00e7ot, B., Ioffe, L. B., and Vidal, J. 2004. Discrete non-Abelian gauge theories in Josephson-Junction arrays and quantum computation. Phys. Rev. B 69, 21, 214501.\n", "Draper, T. G. 2000. Addition on a quantum computer. http://arxiv.org/abs/quant-ph/0008033.\n", "Thomas G. Draper , Samuel A. Kutin , Eric M. Rains , Krysta M. Svore, A logarithmic-depth quantum carry-lookahead adder, Quantum Information & Computation, v.6 n.4, p.351-369, July 2006\n", "Richard Phillips Feynman , Anthony J. Hey , Robin W. Allen, Feynman Lectures on Computation, Perseus Books, Cambridge, MA, 2000\n", "A. G. Fowler , S. J. Devitt , L. C. L. Hollenberg, Implementation of Shor's algorithm on a linear nearest neighbour qubit array, Quantum Information & Computation, v.4 n.4, p.237-251, July 2004\n", "Fowler, A. G., Thompson, W. F., Yan, Z., Stephens, A. M., Plourde, B. L. T., and Wilhelm, F. K. 2007. Long-Range coupling and scalable architecture for superconducting flux qubits. Phys. Rev. B 76, 17, 174507.\n", "Fredkin, E. and Toffoli, T. 1982. Conservative logic. Int. J. Theor. Phys. 21, 219--253.\n", "IEEE Computer Graphics and Applications Staff, Quantum Computing, Part 2, IEEE Computer Graphics and Applications, v.21 n.5, p.86-95, September 2001[doi>10.1109/38.946635]\n", "Gottesman, D. 1998. Theory of fault-tolerant quantum computation. Phys. Rev. A 57, 1, 127--137.\n", "Gottesman, D. 2009. An introduction to quantum error correction and fault-tolerant quantum computation. http://arxiv.org/abs/0904.2557.\n", "Lov K. Grover, A fast quantum mechanical algorithm for database search, Proceedings of the twenty-eighth annual ACM symposium on Theory of computing, p.212-219, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237814.237866]\n", "H\u00e4ffner, H., H\u00e4nsel, W., Roos, C. F., Benhelm, J., Chek-al kar, D., Chwalla, M., K\u00f6rber, T., Rapol, U., Riebe, M., Schmidt, P. O., Becher, C., G\u00fchne, O., D\u00fcr, W., and Blatt, R. 2005. Scalable multi-particle entanglement of trapped ions. Nature 438, 643--646.\n", "Helmer, F., Mariantoni, M., Fowler, A. G., von Delft, J., Solano, E., and Marquardt, F. 2007. Two-Dimensional cavity grid for scalable quantum computation with superconducting circuits. http://arxiv.org/abs/0706.3625.\n", "Yuichi Hirata , Masaki Nakanishi , Shigeru Yamashita , Yasuhiko Nakashima, An Efficient Method to Convert Arbitrary Quantum Circuits to Ones on a Linear Nearest Neighbor Architecture, Proceedings of the 2009 Third International Conference on Quantum, Nano and Micro Technologies, p.26-33, February 01-07, 2009[doi>10.1109/ICQNM.2009.25]\n", "Kane, B. E. 1998. A silicon-based nuclear spin quantum computer. Nat. 393, 133--137.\n", "Kawata, Y., Yayu, S., and Ueno, S. 2008. An efficient quantum addition circuit : Extended abstract. Circ. Syst. 107, 527, 95--96.\n", "Kielpinski, D., Monroe, C., and Wineland, D. J. 2002. Architecture for a large-scale ion-trap quantum computer. Nature 417, 6890, 709--711.\n", "Laforest, M., Simon, D., Boileau, J.-C., Baugh, J., Ditty, M. J., and Laflamme, R. 2007. Using error correction to determine the noise model. Phys. Rev. A 75, 1, 012331.\n", "Maslov, D. 2007. Linear depth stabilizer and quantum fourier transformation circuits with no auxiliary qubits in finite-neighbor quantum architectures. Phys. Rev. A 76, 5, 052310.\n", "D. Maslov , S. M. Falconer , M. Mosca, Quantum Circuit Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.4, p.752-763, April 2008[doi>10.1109/TCAD.2008.917562]\n", "Tzvetan S. Metodi , Frederic T. Chong, Quantum Computing for Computer Architects (Synthesis Lectures on Computer Architecture), Morgan and Claypool Publishers, 2006\n", "Mosca, M. 2008. Quantum algorithms. http://arxiv.org/abs/0808.0369.\n", "M\u00f6tt\u00f6nen, M. and Vartiainen, J. J. 2006. Decompositions of general quantum gates. http://arxiv.org/abs/0504100.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "P\u00e9rez-Delgado, C. A., Mosca, M., Cappellaro, P., and Cory, D. G. 2006. Single spin measurement using cellular automata techniques. Phys. Rev. Lett. 97, 10, 100501.\n", "Raussendorf, R., Browne, D. E., and Briegel, H. J. 2003. Measurement-Based quantum computation on cluster states. Phys. Rev. A 68, 2, 022312.\n", "Raussendorf, R. and Harrington, J. 2007. Fault-Tolerant quantum computation with high threshold in two dimensions. Phys. Rev. Lett. 98, 19, 190504.\n", "Mehdi Saeedi , Robert Wille , Rolf Drechsler, Synthesis of quantum circuits for linear nearest neighbor architectures, Quantum Information Processing, v.10 n.3, p.355-377, June      2011[doi>10.1007/s11128-010-0201-2]\n", "V. V. Shende , S. S. Bullock , I. L. Markov, Synthesis of quantum-logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1000-1010, June 2006[doi>10.1109/TCAD.2005.855930]\n", "Vivek V. Shende , Igor L. Markov, On the CNOT-cost of TOFFOLI gates, Quantum Information & Computation, v.9 n.5, p.461-486, May 2009\n", "Shin, Y.-S., Obata, T., Tokura, Y., Pioro-Ladri\u00e8re, M., Brunner, R., Kubo, T., Yoshida, K., and Tarucha, S. 2010. Single-Spin readout in a double quantum dot including a micromagnet. Phys. Rev. Lett. 104, 4, 046802.\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "Steane, A. M. 1996. Error correcting codes in quantum theory. Phys. Rev. Lett. 77, 5, 793--797.\n", "Steane, A. M. 1998. Space, time, parallelism and noise requirements for reliable quantum computing. Fortschritte der Physik 46, 4-5, 443--457.\n", "Steane, A. M. 2003. Overhead and noise threshold of fault-tolerant quantum error correction. Phys. Rev. A 68, 4, 042322.\n", "Svore, K. M., Terhal, B. M., and DiVincenzo, D. P. 2005. Local fault-tolerant quantum computation. Phys. Rev. A 72, 2, 022317.\n", "T. Szkopek , P. O. Boykin , Heng Fan , V. P. Roychowdhury , E. Yablonovitch , G. Simms , M. Gyure , B. Fong, Threshold error penalty for fault-tolerant quantum computation with nearest neighbor communication, IEEE Transactions on Nanotechnology, v.5 n.1, p.42-49, January 2006[doi>10.1109/TNANO.2005.861402]\n", "Yasuhiro Takahashi , Noboru Kunihiro, A linear-size quantum circuit for addition with no ancillary qubits, Quantum Information & Computation, v.5 n.6, p.440-448, September 2005\n", "Yasuhiro Takahashi , Noboru Kunihiro , Kazuo Ohta, The quantum fourier transform on a linear nearest neighbor architecture, Quantum Information & Computation, v.7 n.4, p.383-391, May 2007\n", "Van Meter, R. and Itoh, K. M. 2005. Fast quantum modular exponentiation. Phys. Rev. A 71, 5, 052320.\n", "Rodney Van Meter , Mark Oskin, Architectural implications of quantum computing technologies, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.1, p.31-63, January 2006[doi>10.1145/1126257.1126259]\n", "Vedral, V., Barenco, A., and Ekert, A. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 1, 147--153.\n", "Ultimate zero and one: computing at the quantum frontier, Copernicus, New York, NY, 2001\n"], "doi": "doi>10.1145/2287696.2287707", "ref_links": {"4": "http://arxiv.org/abs/1004.5528.", "9": "http://arxiv.org/abs/quant-ph/0410184.", "20": "http://arxiv.org/abs/0904.2557.", "12": "http://arxiv.org/abs/quant-ph/0008033.", "33": "http://arxiv.org/abs/0504100.", "10": "http://arxiv.org/abs/0905.2794.", "23": "http://arxiv.org/abs/0706.3625.", "32": "http://arxiv.org/abs/0808.0369."}, "abstract": "In this work, we propose an adder for the 2-Dimensional Nearest-Neighbor, Two-Qubit gate, Concurrent (2D NTC) architecture, designed to match the architectural constraints of many quantum computing technologies. The chosen architecture allows the layout of logical qubits in two dimensions with &sqrt;ncolumns where each column has &sqrt;nqubits and the concurrent execution of one- and two-qubit gates with nearest-neighbor interaction only. The proposed adder works in three phases. In the first phase, the first column generates the summation output and the other columns do the carry-lookahead operations. In the second phase, these intermediate values are propagated from column to column, preparing for computation of the final carry for each register position. In the last phase, each column, except the first one, generates the summation output using this column-level carry. The depth and the number of qubits of the proposed adder are \u0398(&sqrt;n) andO(n), respectively. The proposed adder executes faster than the adders designed for the 1D NTC architecture when the length of the input registersnis larger than 51.", "authors": [{"name": "byung-soo choi", "link": "http://dl.acm.org/author_page.cfm?id=81100479747"}, {"name": "rodney van meter", "link": "http://dl.acm.org/author_page.cfm?id=81332533184"}], "title": "A \u0398( \u221a n)-depth quantum adder on the 2D NTC quantum computer architecture", "citations": [], "Metrics": {"Downloads (12 months)": "28\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "188\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of seoul seoul republic of korea", "city": null, "Name": "byung-soo choi"}, {"country": "japan", "university": "keio university", "affiliation_string": "keio university fujisawa japan", "city": "tokyo", "Name": "rodney van meter"}]}, "Article No.: 17": {"references": ["Abdelgawad, M. and Wheeler, A. R. 2009. The digital revolution: A new paradigm for microfluidics. Adv. Mater. 21, 920--925.\n", "Bhattacharjee, B. and Najjaran, H. 2010a. Droplet position control in digital microfluidic systems. Biomed. Microdev. 12, 1, 115--124.\n", "Bhattacharjee, B. and Najjaran, H. 2010b. Simulation of droplet position control in digital microfluidic systems. J. Dynam. Syst. Meas. Control 132, 1, 014501.1--014501.3.\n", "Cases, M. V. and de Castro, M. D. L. 1988. Automatic Methods of Analysis. Elsevier.\n", "Chakrabarty, K. and Xu, T. 2010. Digital Microfluidic Biochips: Design and Optimization. CRC Press.\n", "Cho, S. K., Moon, H., and Kim, C.-J. 2003. Creating, transporting, cutting and merging liquid droplets by electrowetting-based actuation for digital microfluidic circuits. J. Microelectromech. Syst. 12, 1, 70--80.\n", "Fair, R. B. 2007. Digital microfluidics: Is a true lab-on-a-chip possible&quest; Microfluid Nanofluid 3, 245--281.\n", "Richard B. Fair , Andrey Khlystov , Tina D. Tailor , Vladislav Ivanov , Randall D. Evans , Vijay Srinivasan , Vamsee K. Pamula , Michael G. Pollack , Peter B. Griffin , Jack Zhou, Chemical and Biological Applications of Digital-Microfluidic Devices, IEEE Design & Test, v.24 n.1, p.10-24, January 2007[doi>10.1109/MDT.2007.8]\n", "Fair, R. B., Srinivasan, V., Ren, H., Paik, P., Pamula, V. K., and Pollack, M. G. 2003. Electrowetting-Based on-chip sample processing for integrated microfluidics. In Technical Digest of the IEEE International Electronic Devices Meeting (IEDM'03). 32.5.1--32.5.4.\n", "Fouillet, Y., Jary, D., Chabrol, C., Claustre, P., and Peponnet, C. 2008. Digital microfluidic design and optimization of classic and new fluidic functions for lab-on-a-chip systems. Microfluid Nanofluid 4, 3, 159--165.\n", "Gardeniers, J. and van denBerg, A. 2004. Lab-on-a-Chip systems for biomedical and environmental monitoring. Springer J. Anal. Bioanal. Chem. 378, 7, 1700--1703.\n", "Gong, J. and Kim, C.-J. 2005. Two-Dimensional digital microfluidic system by multi-layer printed circuit board. In Proceedings of the IEEE International Conference on Micro Electro Mechanical Systems (MEMS'05). 726--729.\n", "Gong, J. and Kim, C.-J. 2008. Direct-Referencing two-dimensional array digital microfluidics using multi-layer printed circuit board. J. Micro Electro Mech. Syst. 17, 2, 257--264.\n", "Gupta, M. and Akella, S. 2007. A scheduling and routing algorithm for digital microfluidic ring layouts with bus-phase addressing. In Proceedings of the IEEE ICIRS Conference. Vol. 2. 3144--3150.\n", "Tsung-Wei Huang , Tsung-Yi Ho, A two-stage ILP-based droplet routing algorithm for pin-constrained digital microfluidic biochips, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735068]\n", "Jang, A., Zou, Z., Lee, K. K., Ahn, C. H., and Bishop, P. L. 2011. State-of-the-Art lab chip sensors for environmental water monitoring. IOP J. Measur. Sci. Technol. 22, 3, 1--18.\n", "Jebrail, M. J. and Wheeler, A. R. 2009. Digital microfluidic method for protein extraction by precipitation. J. Anal. Chem. 81, 330--335.\n", "Kim, Y., Park, D., Hwang, J., and Kim, Y. 2008. Electrically tunable airborne particle classifier using a virtual impactor. In Proceedings of the 21<sup>st</sup> IEEE International Conference on Micro Electro Mechanical Systems (MEMS'08). 547--550.\n", "Lim, H., Park, D., Maeng, J., Hwang, J., and Kim, Y. 2006. MEMS based integrated particle detection chip for real time environmental monitoring. In Proceedings of the 19<sup>th</sup> IEEE International Conference on Micro Electro Mechanical Systems (MEMS'06). 62--65.\n", "Cliff Chiung-Yu Lin , Yao-Wen Chang, ILP-based pin-count aware design methodology for microfluidic biochips, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629982]\n", "Malic, L., Veres, T., and Tabrizian, M. 2009. Biochip functionalization using electrowetting-on-dielectric digital microfluidics for surface plasmon resonance imaging detection of dna hybridization. Biosens. Bioelectron. 24, 7, 2218--2224.\n", "Millipore. 2011. Enzyme-Linked immunosorbent assay. http://www.millipore.com/immunodetection/id3/elisa/.\n", "Moravec, R. A., Niles, A., Riss, T. L., Cali, J. A., Stecha, P. F., Almond, B. D., and Hawkins, E. M. 2011. Multiplexing cell-based assays using standard luminescent and fluorescent plate readers. Scientific Poster, Promega. http://www.promega.com/resources/scientific_posters/posters/multiplexing-cell-based-assays-using-standard-luminescent-and-flourescent-plate-readers/\n", "NASA. 2011. Advanced environmental monitoring and control program. Jet Propulsion Laboratory. http://aemc.jpl.nasa.gov/activities/lab_on_a_chip.cfm\n", "Paik, P., Pamula, V. K., and Fair, R. B. 2003. Rapid droplet mixers for digital microfluidic systems. Lab-on-a-Chip 3, 253--259.\n", "Paik, P., Pamula, V. K., Pollack, M. G., and Chakrabarty, K. 2005. Coplanar digital microfluidics using standard printed circuit board processes. In Proceedings of the International Conference on MicroTAS. 566--568.\n", "PCR-Blog. 2011. Miniaturized technologies in pathogen detection. http://www.pcr-blog.com/tags/lab-on-a-chip.html\n", "Pollack, M. G., Shenderov, A. D., and Fair, R. B. 2002. Electrowetting-Based actuation of droplets for integrated microfluidics. Lab-on-a-Chip 2, 2, 96--101.\n", "Pollack, M. G., Fair, R. B., and Shendrov, A. D. 2000. Electrowetting-Based actuation of liquid droplets for microfluidic applications. Appl. Phys. Lett. 77, 1725--1726.\n", "Ren, H., Srinivasan, V., and Fair, R. B. 2003. Design and testing of an interpolating mixing architecture for electrowetting-based droplet-on-a-chip chemical dilution. In Proceedings of the International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS'03). 619--622.\n", "Sudip Roy , Debasis Mitra , Bhargab B. Bhattacharya , Krishnendu Chakrabarty, Pin-Constrained Designs of Digital Microfluidic Biochips for High-Throughput Bioassays, Proceedings of the 2010 International Symposium on Electronic System Design, p.4-9, December 20-22, 2010[doi>10.1109/ISED.2010.10]\n", "ScienceDaily. 2010. Breakthrough towards lab-on-a-chip system for fast detection of single nucleotide variations in dna. http://www.sciencedaily.com/releases/2010/12/101210075918.htm\n", "Sista, R., Hua, Z., Thwar, P., Sudarsan, A., Srinivasan, V., Eckhardt, A., Pollack, M., and Pamula, V. 2008. Development of a digital microfluidic platform for point of care testing. Lab-on-a-Chip 8, 12, 2091--2104.\n", "Song, J., Evans, R., Lin, Y.-Y., Hsu, B.-N., and Fair, R. B. 2009. A scaling model for electrowetting-on-dielectric microfluidic actuators. Microfluid Nanofluid 7, 1, 75--89.\n", "Srinivasan, V., Pamula, V. K., and Fair, R. B. 2004. An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids. Lab-on-a-Chip 4, 4, 310--315.\n", "Thermo Scientific. 2006. Technical supplement: Microparticle reagent optimization bca assay for microparticles and quick elution technique. http://www.thermo.com/eThermo/CMA/PDFs/Articles/articlesFile_8213.pdf\n", "Thermo Scientific. 2007. Tech tip: How to use a protein assay standard curve. http://www.thermo.com/eThermo/CMA/PDFs/Articles/articlesFile_7176.pdf\n", "Zigang Xiao , Evangeline F. Y. Young, CrossRouter: a droplet router for cross-referencing digital microfluidic biochips, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan\n", "Xu, D. and Esko, J. D. 2009. A golgi-on-a-chip for glycan synthesis. Nature Chem. Biol. 5, 9, 612--613.\n", "Tao Xu , K. Chakrabarty, A Droplet-Manipulation Method for Achieving High-Throughput in Cross-Referencing-Based Digital Microfluidic Biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.11, p.1905-1917, November 2008[doi>10.1109/TCAD.2008.2006086]\n", "Tao Xu , Krishnendu Chakrabarty, Automated design of digital microfluidic lab-on-chip under pin-count constraints, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA[doi>10.1145/1353629.1353670]\n", "Tao Xu , Krishnendu Chakrabarty, Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391514]\n", "Tao Xu , William L. Hwang , Fei Su , Krishnendu Chakrabarty, Automated design of pin-constrained digital microfluidic biochips under droplet-interference constraints, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.3, p.14-es, November 2007[doi>10.1145/1295231.1295235]\n", "Tao Xu , Krishnendu Chakrabarty , Vamsee K. Pamula, Design and optimization of a digital microfluidic biochip for protein crystallization, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n"], "doi": "doi>10.1145/2287696.2287700", "ref_links": {"26": "http://www.pcr-blog.com/tags/lab-on-a-chip.html", "35": "http://www.thermo.com/eThermo/CMA/PDFs/Articles/articlesFile_8213.pdf", "36": "http://www.thermo.com/eThermo/CMA/PDFs/Articles/articlesFile_7176.pdf", "23": "http://aemc.jpl.nasa.gov/activities/lab_on_a_chip.cfm", "21": "http://www.millipore.com/immunodetection/id3/elisa/.", "31": "http://www.sciencedaily.com/releases/2010/12/101210075918.htm", "22": "http://www.promega.com/resources/scientific_posters/posters/multiplexing-cell-based-assays-using-standard-luminescent-and-flourescent-plate-readers/"}, "abstract": "Potential applications of digital microfluidic (DMF) biochips now include several areas of real-life applications like environmental monitoring, water and air pollutant detection, and food processing to name a few. In order to achieve sufficiently high throughput for these applications, several instances of the same bioassay may be required to be executed concurrently on different samples. As a straightforward implementation, several identical biochips can be integrated on a single substrate as amultichipto execute the assay for various samples concurrently. Controlling individual electrodes of such a chip by independent pins may not be acceptable since it increases the cost of fabrication. Thus, in order to keep the overall pin-count within an acceptable bound, all the respective electrodes of these individual pieces are connected internally underneath the chip so that they can be controlled with a single external control pin. In this article, we present an orientation strategy for layout of a multichip that reduces routing congestion and consequently facilitates wire routing for the electrode array. The electrode structure of the individual pieces of the multichip may be either direct-addressable or pin-constrained. The method also supports a hierarchical approach to wire routing that ensures scalability. In this scheme, the size of the biochip in terms of the total number of electrodes may be increased by a factor of four by increasing the number of routing layers by only one. In general, for a multichip with 4nidentical blocks, (n&plus; 1) layers are sufficient for wire routing.", "authors": [{"name": "sudip roy", "link": "http://dl.acm.org/author_page.cfm?id=81350595097"}, {"name": "debasis mitra", "link": "http://dl.acm.org/author_page.cfm?id=81548033595"}, {"name": "bhargab b bhattacharya", "link": "http://dl.acm.org/author_page.cfm?id=81100376831"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81502721645"}], "title": "Congestion-aware layout design for high-throughput digital microfluidic biochips", "citations": [], "Metrics": {"Downloads (12 months)": "19\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "231\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "india", "university": "indian institute of technology kharagpur", "affiliation_string": "indian institute of technology kharagpur india", "city": "kharagpur", "Name": "sudip roy"}, {"country": "india", "university": "national institute of technology durgapur", "affiliation_string": "national institute of technology durgapur india", "city": "durgapur", "Name": "debasis mitra"}, {"country": "india", "university": "indian statistical institute", "affiliation_string": "indian statistical institute kolkata india", "city": "calcutta", "Name": "bhargab b bhattacharya"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}]}, "Article No.: 21": {"references": ["Banerjee, K., Souri, S., Kapur, P., and Saraswat, K. 2001. 3D ICs: A novel chip design for improving deep sub-micrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 602--603.\n", "Kerry Bernstein , Paul Andry , Jerome Cann , Phil Emma , David Greenberg , Wilfried Haensch , Mike Ignatowski , Steve Koester , John Magerlein , Ruchir Puri , Albert Young, Interconnects in the third dimension: design challenges for 3D ICs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278623]\n", "Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]\n", "Jeff Burns , Gary Carpenter , Eren Kursun , Ruchir Puri , James Warnock , Michael Scheuermann, Design, CAD and technology challenges for future processors: 3D perspectives, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024772]\n", "Calimera, A., Duraisami, K., Visweswara Sathanur, A., Sithambaram, P., Bahar, I., Macii, A., Macii, E., and Poncino, M. 2008. Thermal-Aware design techniques for nanometer cmos circuits. J. Low Power Electron. 4, 3, 374--384.\n", "Chen, C. K., Knect, J. M., and Wyatt, P. W. 2006. A wafer-scale 3D circuit integration technology. IEEE Trans. Electron. Dev. 53, 10, 2507--2516.\n", "Chen-Yong Cher , Eren Kursun, Exploring the effects of on-chip thermal variation on high-performance multicore architectures, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.1, p.1-22, April 2011[doi>10.1145/1952998.1953000]\n", "Colgan, E. G., Furman, B., Gaynes, M., Graham, W. S., La Biance, N. C., Magerlein, J. H., Polastre, R. J., Rothwell, M. B., Bezama, R. J., Choudhary, R., Marston, K. C., Toy, H., Wakil, J., Zitz, J. A., and Schmidt, R. R. 2007. A practical implementation of silicon microchannel coolers for high-power chips. IEEE Trans. Compon. Packag. Technol. 30, 2.\n", "J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382591]\n", "Ayse K. Coskun , Jose L. Ayala , David Atienza , Tajana Simunic Rosing , Yusuf Leblebici, Dynamic thermal management in 3D multicore architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Ayse K. Coskun , Andrew B. Kahng , Tajana Simunic Rosing, Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.183-190, August 27-29, 2009[doi>10.1109/DSD.2009.233]\n", "P. G. Emma , E. Kursun, Is 3D chip technology the next growth engine for performance improvement?, IBM Journal of Research and Development, v.52 n.6, p.541-552, November 2008[doi>10.1147/JRD.2008.5388561]\n", "M. S. Floyd , S. Ghiasi , T. W. Keller , K. Rajamani , F. L. Rawson , J. C. Rubio , M. S. Ware, System power management support in the IBM POWER6 microprocessor, IBM Journal of Research and Development, v.51 n.6, p.733-746, November 2007[doi>10.1147/rd.516.0733]\n", "Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055171]\n", "Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003[doi>10.1109/ICCAD.2003.60]\n", "Guarini, K. W., Topol, A. W., Ieong, M., Yu, R., Shi, L., Newport, M. R., Frank, D. J., Singh, D. V., Cohen, G. M., Nitta, S. V., Boyd, D. C., O'Neil, P. A., Tempest, S. L., and Hensch, W. E. 2002. Electrical integrity of state-of-the-art 0.13um SOI CMOS devices and circuits transferred for three-dimensional integrated circuit fabrication. In Proceedings of the International Electronic Devices Meeting. 943--945.\n", "W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , M. J. Irwin, Interconnect and Thermal-aware Floorplanning for 3D Microprocessors, Proceedings of the 7th International Symposium on Quality Electronic Design, p.98-104, March 27-29, 2006[doi>10.1109/ISQED.2006.77]\n", "Jain, A., Alam, S., Pozder, S., and Jones, R. E. 2009. Thermal-Electrical co-optimization of block-level floorplanning in 3D integrated circuits. In Proceedings of the EEE/ASME InterPack Conference.\n", "Jain, A., Jones, R. E., Chatterjee, R., Pozder, S., and Huang, Z. 2008. Thermal modeling and design of 3D integrated circuits. In Proceedings of the IEEE Inter-Societal Conference on Thermal and Thermomechanical Phenomena. 1138--1145.\n", "Kang, U., Chung, H.-J., Heo, S., Ahn, S.-H., Lee, H., Cha, S. H., Ahn, J., Kwon, D., Jim, J. H., Lee, J. W., Joo, H. S., Kim, W. S., Kim, H. K., Lee, E. M., Kim, S. R., Ma, K. H., Jang, D. H., Kim, N. S., Choi, M. S., Oh, S. J., Lee, J. B., Jung, T. K., Yoo, J. H., and Kim, C. 2009. 8Gb 3D ddr3 dram using through-silicon-via technology. In Proceedings of the IEEE International Solid-State Circuits Conference. 129--132.\n", "Knickerbocker, J. U., Patel, C. S., Andry, P. S., Tsang, C. K., Buchwalter, L. P., Sprogis, D., Gan, H., Horton, R. R., Polastre, R., Wright, S. L., Schuster, C., Baks, C., Doany, F., Rosner, J., and Cordes, S. 2005. Three-Dimensional silicon integration using fine pitch interconnection, silicon processing and silicon carrier packaging technology. In Proceedings of the IEEE Custom Integrated Circuits Conference. 659--662.\n", "Kursun, E., Cher, C. Y., Buyuktosunoglu, A., and Bose, P. 2006. Investigating the effects of task scheduling on thermal behavior. In IEEE International Symposium on Computer Architecture and Temperature-Aware Computer Systems.\n", "Young-Joon Lee , Yoon Jo Kim , Gang Huang , Muhannad Bakir , Yogendra Joshi , Andrei Fedorov , Sung Kyu Lim, Co-design of signal, power, and thermal distribution networks for 3D ICs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Yuchun Ma , Yongxiang Liu , Eren Kursun , Glenn Reinman , Jason Cong, Investigating the effects of fine-grain three-dimensional integration on microarchitecture design, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.4, p.1-30, October 2008[doi>10.1145/1412587.1412590]\n", "Patel, C., Tsang, C., Schuster, C., Doany, F. E., Nyikal, H., Baks, C. W., Budd, R., Buchwalter, L. P., Andry, P. S., Canaperi, D. F., Edelstein, D. C., Horton, R., Knickerbocker, J. U., Krywanczyk, T., Kwark, Y. H., Kwietniak, K. T., Magerlein, J. H., Rosner, J., and Sprogis, E. 2005. Silicon carrier with deep through-vias, fine pitch wiring and through cavity for parallel optical transceiver. In Proceedings of the IEEE Electronic Components and Technology Conference. 1318--1324.\n", "Kiran Puttaswamy , Gabriel H. Loh, Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.193-204, February 10-14, 2007[doi>10.1109/HPCA.2007.346197]\n", "Kiran Puttaswamy , Gabriel H. Loh, Thermal analysis of a 3D die-stacked high-performance microprocessor, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127915]\n", "Kiran Puttaswamy , Gabriel H. Loh, Implementing Caches in a 3D Technology for High Performance Processors, Proceedings of the 2005 International Conference on Computer Design, p.525-532, October 02-05, 2005[doi>10.1109/ICCD.2005.65]\n", "Fabrication Technologies for Three-Dimensional Integrated Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.33, March 18-21, 2002\n", "Saito, H., Nakajima, M., Okamoto, T., Yamada, Y., Ohuchi, A., Iguchi, N., Sakamoto, T., Yamaguchi, K., and Mizuno, M. 2009. A chip-stacked memory for on-chip SRAM-Rick SoCs and processors. In Proceedings of the IEEE International Solid-State Circuits Conference. 59--62.\n", "Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]\n", "Arvind Sridhar , Alessandro Vincenzi , Martino Ruggiero , Thomas Brunschwiler , David Atienza, 3D-ICE: fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California\n", "Suntharalingam, V., Berger, R., Clark, S., Kneet, J., Messier, A., Newcomb, K., Rathman, D., Slattery, R., Soaers, A., Stevenson, C., Warner, K., Young, D., Ang, L. P., Mansoorian, B., and Shaver, D. 2009. A 4-side tileable back illuminated 3D-integrated mpixel cmos image sensor. In Proceedings of the IEEE International Solid-State Circuits Conference. 37--39.\n", "Swinnen, N., Ruythooren, W., De Moor, P., Bogaerts, L., Varbonell, L., De Munck, K., Eyckens, B., Stoukatch, S., Sabuncuoglu Tezcan, Tokei, Z., Vaes, J., and van Aelst, J. 2006. 3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10um pitch through-Si-vias. In Proceedings of the IEEE International Electronic Devices Meeting. 1--4.\n", "A. W. Topol , D. C. La Tulipe, Jr. , L. Shi , D. J. Frank , K. Bernstein , S. E. Steen , A. Kumar , G. U. Singco , A. M. Young , K. W. Guarini , M. Ieong, Three-dimensional integrated circuits, IBM Journal of Research and Development, v.50 n.4/5, p.491-506, July 2006\n", "Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005[doi>10.1109/ICCD.2005.108]\n", "Yuan Xie, Processor Architecture Design Using 3D Integration Technology, Proceedings of the 2010 23rd International Conference on VLSI Design, p.446-451, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.60]\n", "Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]\n", "Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]\n", "Xiuyi Zhou , Yi Xu , Yu Du , Youtao Zhang , Jun Yang, Thermal Management for 3D Processors via Task Scheduling, Proceedings of the 2008 37th International Conference on Parallel Processing, p.115-122, September 09-11, 2008[doi>10.1109/ICPP.2008.51]\n", "Changyun Zhu , Zhenyu Gu , Li Shang , R. P. Dick , R. Joseph, Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.8, p.1479-1492, August 2008[doi>10.1109/TCAD.2008.925793]\n"], "doi": "doi>10.1145/2287696.2287704", "ref_links": {}, "abstract": "Three-dimensional integration provides a new way of performance growth for microprocessor architectures. While a recent studies report promising performance improvement numbers, majority of the processor stacking options are thermally-limited. Elevated stack temperatures have significant effect on the overall energy efficiency and reliability of the processor; they also limit the potential peak performance improvement from the 3D implementation. Thermal characteristics of 3D stacks differ from 2D processors in various ways including: the nature of heat dissipation throughout the stack, thermal conductivity of the 3D structures such as micro-C4 layers, and hotspot interactions among layers. The intensity of the corresponding thermal problems is highly dependent on the 3D technology, processor and stack parameters. In this study we focus on spatial and temporal thermal characteristics of 3D multicore architectures using high-fidelity technology and processor models. Our experimental results highlight the need for integrating detailed thermal models in the design flow, starting with the early design stages. In addition, the reduced time constants and elevated on-chip temperatures indicate faster response time requirements for dynamic thermal management in processor stacking options.", "authors": [{"name": "eren kursun", "link": "http://dl.acm.org/author_page.cfm?id=81300174301"}, {"name": "jamil wakil", "link": "http://dl.acm.org/author_page.cfm?id=81331506658"}, {"name": "mukta farooq", "link": "http://dl.acm.org/author_page.cfm?id=81508697297"}, {"name": "robert hannon", "link": "http://dl.acm.org/author_page.cfm?id=81508705920"}], "title": "Spatial and temporal thermal characterization of stacked multicore architectures", "citations": [], "Metrics": {"Downloads (12 months)": "17\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "205\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "ibm tj watson research labs yorktown heights ny", "city": null, "Name": "eren kursun"}, {"country": null, "university": null, "affiliation_string": "ibm system and technology group fishkill ny", "city": null, "Name": "jamil wakil"}, {"country": null, "university": null, "affiliation_string": "ibm system and technology group fishkill ny", "city": null, "Name": "mukta farooq"}, {"country": null, "university": null, "affiliation_string": "ibm system and technology group fishkill ny", "city": null, "Name": "robert hannon"}]}}, "date": {"month": "August", "year": "2012"}}, "Issue2": {"articles": {"Article No.: 8": {"references": ["Amlaner, C. G. and MacDonald, D. M. Ed.1986.A Handbook on Biotelemetry and Radio Tracking, Pergamum Press, New York.\n", "Bu, L. P., Cong, P., Kuo, H. I., Ye, X. S., and Ko, W. H.2009. Micro package of short term wireless implantable microfabricated systems. InProceedings of the IEEE EMBC Annual Conference. 6395--6399.\n", "Caceres, Ed. C. A.1965.Bio-medical telemetry. Academic Press, New York, 60.\n", "Gordon, T. M. and Fuller, J. L.1948. The radio inductograph -- a device for recording physiological activity in unrestrained animals.Science 108, 287.\n", "Grotz, R. C., Yon, E. T., Long, C., and Ko, W. H.1964. Intramuscular FM radio transmitter of muscle potential. InProceedings of the Congress of Physical Medicine and Rehabilitation.\n", "Hynecek, J. and Ko, W. H.1974. Implant evaluation of a nuclear power source-betacell battery.IEEE Trans. BME 21, 3, 238--241.\n", "Hynecek, J., and Ko, W. H.1975. Single frequency RF powered telemetry system. InProceedings of the 28th Annual Conference on Engineering in Medicine and Biology.\n", "Hambrecht, F. T. and Reswick, J. B. Eds.1977.Functional Electrical Stimulation: Applications in Neural Prostheses. Marcel Dekker, New York.\n", "Ko, W. H.1960. Tunnel diode FM wireless microphone.Electronics, 11/60.\n", "Ko, W. H.1961. Designing tunnel diode oscillators.Electronics, 2/61.\n", "Ko, W. H.1962. Tunnel diode oscillator delivers RF and audio.Electronics 35, 41, 56.\n", "Ko, W. H and Neuman, M. R.1965. Implant biotelemetry and microelectronics,Science 156, 773, 351.\n", "Ko, W. H. and Spear, T. M.1983. Packaging materials and techniques for implantable instruments.Engineering in Medicine and Biology 2, 24--38.\n", "Ko, W. H. and Spear, T. M.1995. Packaging of micro-fabricated devices and systems.Mat. Chem. Phys. 42, 169--175.\n", "Ko, W. H., Yon, E. T., and Hynecek, J. 1970.Micropower pulse modulated telemetry transmitter. InProceedings of the 23rd Annual Conference on Engineering in Medicine and Biology. 119.\n", "Lorig, R. J., Reswick, J. B., and Vodovnik, L.1967. An implantable system for the myo-electric stimulation of skeletal muscle using Radio frequency links. InProceedings of the 20th Annual Conference on Engineering in Medicine and Biology.\n", "Mackay, R. S.1959. Radio telemetry from within the human body.IRE Inst. Trans. Med. Electron ME-6, 100--105.\n", "Nicholas, M. F.1994. The challenges for hermetic encapsulation of implanted devices -- A review.Biomed Eng. 22, 1, 39--67.\n", "Peckham, P. H., Poon, C. W., Ko, W. H., Marsolais, E. B., and Rosen, J. J.1981. Multichannel implantable stimulator for control of paralyzed muscle.IEEE Trans. Biomed. Eng. BME-28, 7, 530--536.\n", "Prescott, G. B.2009.Bell\u2019s Electric Speaking Telephone: Its Invention, Construction, Application, Modification, and History, Appleton, New York, 72.\n", "Slater, L.1963.Survey on implant biotelemetry. InBio-Telemetry. Pergamon, New York.\n", "Wong, C. P.1998. Polymers for encapsulation: Materials processes and reliability.Chip Scale Rev. 2.\n"], "doi": "doi>10.1145/2180878.2180880", "ref_links": {}, "abstract": "Implantable systems for biomedical research and clinical care are now a flourishing field of activities in academia as well as industrial institutions. The broad field includes experimental explorations in electronics, mechanical, chemical, and biological components and systems, and the combination of all these. Today virtually all implants involve both electronic circuits and micro-electro-mechanical-systems (MEMS). This article offers a very brief glance back at the early history of implant electronics in the period from the 1950s to the 1970s, by employing selected examples from the author\u2019s research. This short review also discusses the challenges of implantable electronics at present, and suggests some potentially important trends in the future research and development of implantable microsystems. It is aimed as an introduction of implantable/attached electronic systems to research engineers that are interested in implantable systems as a section of Biomedical Instrumentations.", "authors": [{"name": "wen h ko", "link": "http://dl.acm.org/author_page.cfm?id=81100500209"}], "title": "Early History and Challenges of Implantable Electronics", "citations": [], "Metrics": {"Downloads (12 months)": "54\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "485\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Cayman Islands", "university": null, "affiliation_string": "case western reserve university", "city": "western", "Name": "wen h ko"}]}, "Article No.: 10": {"references": ["Adeli, H., Zhou, Z., and Dadmehr, N.2003. Analysis of EEG records in an epileptic patient using wavelet transform.J. Nuroscience Methods 123, 1, 69--87.\n", "Binder, D. K. and Scharfman, H. E.2004.Recent Advances in Epilepsy Research. Kluwer Academic.\n", "Kiymik, M. K., Guler, I., Dizibuyuk, A., and Akin M.2005. Comparison of STFT and wavelet transform methods in determining epileptic seizure activity in EEG signals for real-time application.Comput. Biol. Medi. 35, 7.\n", "Mallat, S.1999.A Wavelet Tour of Signal Processing. Academic Press.\n", "Himanshu Markandeya , Georgios Karakonstantis , Shriram Raghunathan , Pedro Irazoqui , Kaushik Roy, Low-power DWT-based quasi-averaging algorithm and architecture for epileptic seizure detection, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840907]\n", "Sanjit K. Mitra, Digital Signal Processing, McGraw-Hill Science/Engineering/Math, 2005\n", "Osorio, I. and Frei, M. G.2009. Real-time detection, quantification, warning, and control of epileptic seizures: The foundations for a scientific epileptology.Epil. Behav. 16, 3, 391--396.\n", "Raedt, R., Van Dycke, A., Van Melkebeke, D., De Smedt, T., Claeys, P., Wyckhuys, T., Vonck, K., Wadman, W., and Boon, P.2009. Seizures in the intrahippocampal kainic acid epilepsy model: Characterization using long term video-EEG monitoring in rats.Acta Neurol. Scand. 119, 5, 293--303.\n", "Raghunathan, S., Gupta, S. K., Markandeya, H., Roy, K., and Irazoqui, P.2009. The design and hardware implementation of a low-power real-time seizure detection Algorithm.J. Neural Eng. 6, 5, 056005.\n", "Hendrawan Soeleman , Kaushik Roy, Ultra-low power digital subthreshold logic circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.94-96, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313874]\n", "Chokri Souani , Mohamed Abid , Kholdoun Torki , Rached Tourki, VLSI design of 1-D DWT architecture with parallel filters, Integration, the VLSI Journal, v.29 n.2, p.181-207, Sept. 2000[doi>10.1016/S0167-9260(00)00007-9]\n"], "doi": "doi>10.1145/2180878.2180882", "ref_links": {}, "abstract": "In this article, we present a low-power, user-programmable architecture for discrete wavelet transform (DWT) based epileptic seizure detection algorithm. A simplified, low-pass filter (LPF)-only-DWT technique is employed in which energy contents of different frequency bands are obtained by subtracting quasi-averaged, consecutive LPF outputs. Training phase is used to identify the range of critical DWT coefficients that are in turn used to set patient-specific system level parameters for minimizing power consumption. The proposed optimizations allow the design to work at significantly lower power in the normal operation mode. The system has been tested on neural data obtained from kainate-treated rats. The design was implemented in TSMC-65nm technology and consumes less than 550-nW power at 250-mV supply.", "authors": [{"name": "mrigank sharad", "link": "http://dl.acm.org/author_page.cfm?id=81482661247"}, {"name": "sumeet k gupta", "link": "http://dl.acm.org/author_page.cfm?id=81444605458"}, {"name": "shriram raghunathan", "link": "http://dl.acm.org/author_page.cfm?id=81467640484"}, {"name": "pedro p irazoqui", "link": "http://dl.acm.org/author_page.cfm?id=81467671126"}, {"name": "kaushik roy", "link": "http://dl.acm.org/author_page.cfm?id=81100654574"}], "title": "Low-Power Architecture for Epileptic Seizure Detection Based on Reduced Complexity DWT", "citations": [], "Metrics": {"Downloads (12 months)": "23\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "203\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "mrigank sharad"}, {"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "sumeet k gupta"}, {"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "shriram raghunathan"}, {"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "pedro p irazoqui"}, {"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "kaushik roy"}]}, "Article No.: 7": {"references": [], "doi": "doi>10.1145/2180878.2180879", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "swarup bhunia", "link": "http://dl.acm.org/author_page.cfm?id=81100284874"}, {"name": "darrin j young", "link": "http://dl.acm.org/author_page.cfm?id=81464651185"}], "title": "Introduction to Special Issue on Implantable Electronics", "citations": [], "Metrics": {"Downloads (12 months)": "18\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "277\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Cayman Islands", "university": null, "affiliation_string": "case western reserve university", "city": "western", "Name": "swarup bhunia"}, {"country": null, "university": null, "affiliation_string": "university of utah", "city": null, "Name": "darrin j young"}]}, "Article No.: 12": {"references": ["Behzad, A., Carter, K. A., Chien, H.-M., Wu, S., Pan, M.-A., Lee, C.-P., Li, Q., Leete, J. C., Au, S., Kappes, M. S., Zhou, Z., Ojo, D., Zhang, L., Zolfaghari, A., Castanada, J., Darabi, H., Yeung, B., Rofougaran, A., Rofougaran, M., Trachewsky, J., Moorti, T., Gaikwad, R., Bagchi, A., Hammerschmidt, J. S., Pattin, J., Rael, J. J., and Marholev, B.2007. A fully integrated MIMO multiband direct conversion CMOS transceiver for WLAN applications (802.11n).IEEE J. Solid-State Circ. 42, 12, 2795--2808.\n", "Belanger, M. C. and Marois, Y.2001. Hemocompatibility, biocompatibility, inflammatory and in vivo studies of primary reference materials low-density polyethylene and polydimethylsiloxane: A review.J. Biomed. Mat. Res. Part B: Appl. Biomate. 58, 467--477.\n", "Chan, C. K., Peng, H., Liu, G., Mcilwrath, K., Zhang, X. F., Huggins, R. A., and Cui, Y.2008. High-performance lithium battery anodes using silicon nanowires.Nature Nanotech. 3, 31--35.\n", "Chen, C. H., Hwang, R. Z., Huang, L. S., Lin, S., Chen, H. C., Yang, Y. C., Lin, Y. T., Yu, S. A., Wang, Y. H., Chou, N. K., and Lu, S. S.2006. A wireless Bio-MEMS sensor for C-Reactive Protein detection based on nanomechanics. InProceedings of the IEEE International Solid-State Circuit Conference (ISSCC\u201906).\n", "Chen, J. Y., Flynn, M. P., and Hayes, J. P.2007. A fully integrated auto-calibrated super-regenerative receiver in 0.13\u03bcm CMOS.IEEE J. Solid-State Circ. 42, 1976--1985.\n", "Cong, P., Chaimanonart, N., Ko, W. H., and Yang, D. J.2009. A wireless and batteryless 130mg 300\u03bcW 10b implantable blood-pressure-sensing microsystem for real-time genetically engineered mice monitoring. InProceedings of the IEEE International Solid-State Circuit Conference (ISSCC\u201909).\n", "Duffy, D. C., McDonald, J. C., Schueller, O. J. A., and Whitesides, G. M.1998. Soft lithography.Ann. Rev. Mate. Sci. 28, 153--184.\n", "Folkman, J. and Long, D. M.1964. The use of silicone rubber as a carrier for prolonged drug therapy.J. Surg. Res. 4, 139--142.\n", "Gosalia, K., Weiland, J., Humayun, M., and Lazzi, G.2004. Thermal elevation in the human eye and head due to the operation of a retinal prosthesis.IEEE Trans. Biomed. Eng. 51, 1469--1477.\n", "Hillner, B. E., Smith, T., Coyne, P. J., and Cassel, J. B.2003. Preliminary estimates of the cost effectiveness (CE) ratio of implantable drug delivery systems (IDDS) compared to comprehensive medical management (CMM) in patients with refractory cancer pain.Proc. Am. Soc. Clin. Oncol.\n", "Langer, R. and Folkman, J.1976. Polymers for the sustained release of proteins and other macromolecules.Nature 263, 797--800.\n", "La Van, D. A., McGuire, T., and Langer, R.2003. Small-scale systems for in vivo drug delivery.Nature Biotechnol., 21, 1184--1191.\n", "Li, S. and Chen, S.2003. Polydimethylsioxane fluidic interconnects for microfluidic systems.IEEE Trans. Adv. Packag. 26, 242--247.\n", "Li, Y., Shawgo, R. S., Tyler, B., Henderson, P. T., Vogel, J. S., Rosenberg, A., Storm, P. B., Langer, R., Brem, H., and Cima, M. J.2004. In vivo release from a drug delivery MEMS device.J. Control. Release 100, 2, 211--219.\n", "Lin, Y. T., Wang, T. Lu, S. S., and Huang, G. W.2005. A 0.5 V 3.1 mW fully monolithic OOK receiver for wireless local area sensor network. InProceedings of the IEEE International Asian Solid-State Circuit Conference.\n", "Loblaw, D. A., Mendelson, D. S., Talcott, J. A., Virgo, K. S., Somerfield, M. R., Ben-Josef, E., Middleton, R., Porterfield, H., Sharp, S. A., Smith, T. J., Taplin, M. E., Vogelzang, N. J., Wade, J. L., Bennett, C. L., And Scher, H. I.2004. American Society of Clinical Oncology recommendations for the initial hormonal management of androgen-sensitive metastatic, recurrent, or progressive prostate cancer.J. Clin. Oncol. 22, 2927--2941.\n", "Maloney, J. M., Uhland, S. A., Polito, B. F., Sheppard, N. F., Peltsa, C. M., and Santini Jr., J. T.2005. Electrothermally activated microchips for implantable drug delivery and biosensing.J. Control. Rel. 109, 244--255.\n", "Pillai, O. and Panchagnula, R.2001. Polymers in drug delivery.Curr. Opin. Chem. Biol.447--451.\n", "Prescott, J. H., Lipka, S., Baldwin, S., Sheppard, N. F., Maloney, J. M., Coppeta, J., Yomtov, B., Staples, M. A., and Santini, J. T.2006. Chronic, programmed polypeptide delivery from an implanted, multireservoir microchip device.Nat. Biotech. 24, 4.\n", "Randall, C. L., Leong, T. G., Bassik, N., and Gracias, D. H.2007. 3D lithographyically fabricated nanoliter containers for drug delivery.Adv. Drug Del. Rev. 59, 1547--1561.\n", "Rothermel, A., Liu, L., Aryan, N. P., Fischer, M., Wuenschmann, J., Kibbel, S., and Harscher, A.2009. A CMOS chip with active pixel array and specific test features for subretinal implantation.IEEE J. Solid-State Circ. 44, 1, 290--300.\n", "Salthouse, T. N.1984. Some aspects of macrophage behavior at the implant interface.J. Biomed. Mat. Res. 18, 395--401.\n", "Santini Jr., J. T., Cima, M. J., and Langer, R.1999. A controlled-release microchip.Nature.\n", "Shastri, V. P.2003. Non-degradable biocompatible polymers in medicine: Past, present and future.Curr. Pharm. Biotechnol. 4, 331--337.\n", "Smith, M. S.1997.Application-Specific Integrated Circuits. Addison-Wesley, 56--57.\n", "Smith, S., Tang, T. B., Terry, J. G., Stevenson, J. T. M., Flynn, B. W., Reekie, H. M., Murray, A. F., Gundlach, A. M., Renshaw, D., Dhillon, B., Ohtori, A., Inoue, Y., and Walton, A. J.2007. Development of a miniaturised drug delivery system with wireless power transfer and communication.IET Nanobiotechnol., 80--86.\n", "Smith, T. J., Staats, P. S., Deer, T., Stearns, L. J., Rauck, R. L., Boortz-Marx, R. L., Buchser, E., Catala, E., Bryce, D. A., Coyne, P. J., and Pool, G. R.2002. Randomized clinical trial of an implantable drug delivery system compared with comprehensive medical management for refractory cancer pain: Impact on pain, drug-related toxicity, and survival.J. Clin. Oncol. 20, 4040--4049.\n", "Urquhart, J.2000. Internal medicine in the 21st century: Controlled drug delivery: Therapeutic and pharmacological aspects.J. Intern. Med. 248, 357--376.\n", "Wang, T., Chen, H. C., Chiu, H. W., Lin, Y. S., Huang, G. W., and Lu, S. S.2006. Micromachined CMOS LNA and VCO by CMOS compatible ICP deep trench technology.IEEE Trans. Microwave Theory Tech. 54, 2.\n", "Zeng, F. G., Rebscher, S., Harrison, W., Sun, X., and Feng, H.2008. Cochlear implants: System design, integration, and evaluation.IEEE Rev. Biomed. Eng. 1, 115--142.\n"], "doi": "doi>10.1145/2180878.2180884", "ref_links": {}, "abstract": "An implantable system-on-a-chip (SoC) integrating controller/actuation circuitry and 8 individually addressable drug reservoirs is proposed for on-demand drug delivery. It is implemented by standard 0.35-\u03bcm CMOS technology and post-IC processing. The post-IC processing includes deposition of metallic membranes (200\u00c5 Pt/3000\u00c5 Ti/200\u00c5 Pt) to cap the drug reservoirs, deep dry etching to carve drug reservoirs in silicon as drug containers, and PDMS layer bonding to enlarge the drug storage. Based on electrothermal activation technique, drug releases can be precisely controlled by wireless signals. The wireless controller/actuation circuits including on-off keying (OOK) receiver, microcontroller unit, clock generator, power-on-reset circuit, and switch array are integrated on the same chip, providing patients the ability of remote drug activation and noninvasive therapy modification. Implanted by minimally invasive surgery, this SoC can be used for the precise drug dosing of localized treatment, such as the cancer therapy, or the immediate medication to some emergent diseases, such as heart attack. In vitro experimental results show that the reservoir content can be released successfully through the rupture of the membrane which is appointed by received wireless commands.", "authors": [{"name": "yu-jie huang", "link": "http://dl.acm.org/author_page.cfm?id=81490664533"}, {"name": "hsin-hung liao", "link": "http://dl.acm.org/author_page.cfm?id=81502692477"}, {"name": "pen-li huang", "link": "http://dl.acm.org/author_page.cfm?id=81502776116"}, {"name": "tao wang", "link": "http://dl.acm.org/author_page.cfm?id=81447597540"}, {"name": "yao-joe yang", "link": "http://dl.acm.org/author_page.cfm?id=81502696219"}, {"name": "yao-hong wang", "link": "http://dl.acm.org/author_page.cfm?id=81502655844"}, {"name": "shey-shi lu", "link": "http://dl.acm.org/author_page.cfm?id=81447597118"}], "title": "An Implantable Release-on-Demand CMOS Drug Delivery SoC Using Electrothermal Activation Technique", "citations": [], "Metrics": {"Downloads (12 months)": "38\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "250\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university", "city": "taibei", "Name": "yu-jie huang"}, {"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university", "city": "taibei", "Name": "hsin-hung liao"}, {"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university", "city": "taibei", "Name": "pen-li huang"}, {"country": "taiwan", "university": "chang gung university", "affiliation_string": "chang gung university", "city": "taoyuan", "Name": "tao wang"}, {"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university", "city": "taibei", "Name": "yao-joe yang"}, {"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university hospital", "city": "taibei", "Name": "yao-hong wang"}, {"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university", "city": "taibei", "Name": "shey-shi lu"}]}, "Article No.: 13": {"references": ["Bazaliy, Y., Jones, B., and Zhang, S.1998. Modification of the Landau-Lifshitz equation in the presence of a spin-polarized current in colossal-and giant-magnetoresistive materials.Phys. Rev. B, 3213--3216.\n", "Berger, T.2005. Implantable biomimetic electronics as a neural prosthesis for lost memory function. InProceedings of IEEE EMBS,1.\n", "CACTI.http://www.hpl.hp.com/research/cacti/.\n", "Chen, Y., Wang, X., Zhu, W., Li, H., Sun, Z., Sun, G., and Xie, Y.2010. Access scheme of multi-level cell spin-transfer torque random access memory and its optimization. InProceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS). 1109--1112.\n", "Yiran Chen , Weng-Fai Wong , Hai Li , Cheng-Kok Koh, Processor caches with multi-level spin-transfer torque ram cells, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "Chua, L.2002. Memristor-the missing circuit element.IEEE Trans. Circ. Theory, 507--519.\n", "Diao, Z., Li, Z., Wang, S., Ding, Y., Panchula, A., Chen, E., Wang, L., and Huai, Y.2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory.J. Phys., 165--209.\n", "Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]\n", "Furht, B. and Perez, A.1988. An adaptive real-time ecg compression algorithm with variable threshold.IEEE Trans. Biomed. Eng.489--494.\n", "Ha, Y., Lee, J., Kim, H., Bae, J., Oh, S., Nam, K., Park, S., Lee, N., Kang, H., Chung, U., et al.2004. MRAM with novel shaped cell using synthetic anti-ferromagnetic free layer. InProceedings of the IEEE Symposium on VLSI Technology.24--25.\n", "Yenpo Ho , Garng M. Huang , Peng Li, Nonvolatile memristor memory: device characteristics and design implications, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687491]\n", "Miao Hu , Hai Li , Yiran Chen , Xiaobin Wang , Robinson E. Pino, Geometry variations analysis of TiO2thin-film and spintronic memristors, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.25-30, January 25-28, 2011, Yokohama, Japan\n", "ITRS.2009. International technology roadmap for semiconductors.IEEE Int. Comput.-Aided Design.\n", "Kim, H., Sah, M., Yang, C., and Chua, L.2010. Memristor-based multilevel memory. InProceedings of the IEEE International Workshop on Cellular Nanoscale Networks and Their Applications.1--6.\n", "Koyrakh, L.2008. Data compression for implantable medical devices.Comput. Cardiol.417--420.\n", "Li, Z. and Zhang, S.2004. Domain-wall dynamics driven by adiabatic spin-transfer torques.Phys. Rev. B, 024417.\n", "Lou, X., Gao, Z., Dimitrov, D., and Tang, M.2008. Demonstration of multilevel cell spin transfer switching in MgO magnetic tunnel junctions.Appl. Phys. Lett.242--502.\n", "Mazreah, A., Shalmani, M., Barati, H., and Barati, A.2008. A novel four-transistor SRAM cell with low dynamic power consumption.Int. J. Elect. Circ. Syst.144--148.\n", "Motoyoshi, M., Yamamura, L., Ohtsuka, W., Shouji, M., Yamagishi, H., Nakaniura, M., Yamada, H., Tai, K., Kikulani, T., Sagara, T., et al.2004. A study for 0.18 um high-density MRAM. InProceedings of the IEEE Symposium on VLSI Technology.22--23.\n", "Dimin Niu , Yiran Chen , Yuan Xie, Low-power dual-element memristor based memory design, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840851]\n", "Porela, P. and Helenius, H.1998. Automated ECG injury scores in the prediction of the myocardial infarction (AMI) size.Comput. Cardiol.\n", "PTM.http://ptm.asu.edu/.\n", "Riistama, J., Vaisanen, J., Heinisuo, S., Lekkala, J., and Kaihilahti, J.2007. Evaluation of an implantable ECG monitoring device in vitro and in vivo.IEEE Int. Eng. Med. Biol. Soc.,5703--5706.\n", "Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011\n", "Strukov, D., Snider, G., Stewart, D., and Williams, R.2008. The missing memristor found.Nature, 80--83.\n", "Takahata, K., DeHennis, A., Wise, K., and Gianchandani, Y.2003. Stentenna: A micromachined antenna stent for wireless monitoring of implantable microsensors.IEEE Int. Eng. Med. Biol.,3360--3363.\n", "Wang, X., Chen, Y., Xi, H., Li, H., and Dimitrov, D.2009. Spintronic memristor through spin-torque-induced magnetization motion.IEEE Electron Dev. Lett.,294--297.\n", "Wang, X., Chen, Y., Gu, Y., and Li, H.2010. Spintronic memristor temperature sensor.IEEE Electron Dev. Lett.,20--22.\n", "Wong, L., Hossain, S., Ta, A., Weaver, L., Shaquer, G., Walker, A., Edvinsson, J., Rivas, D., Naas, H., Fawzi, A., Uhrenius, A., Lindberg, J., Johansson, J., and Arvidsson, P.2004. A very low power CMOS mixed-signal IC for implantable pacemaker applications.IEEE Int. Solid-State Circ.,318--530.\n", "Yang, G.2000. Future advances in mobile integration of implanted devices for cardiac care.IEEE Eng. Med. Biol. Soc.,1946--1949.\n", "Zhang, S. and Li, Z.2004. Roles of nonequilibrium conduction electrons on the magnetization dynamics of ferromagnets.Phys. Rev. Lett.,127--204.\n"], "doi": "doi>10.1145/2180878.2180885", "ref_links": {}, "abstract": "In this article, we propose a data storage system with the emerging nonvolatile memory technologies used for the implantable electrocardiography (ECG) recorder. The proposed storage system can record the digitalized real-time ECG waveforms continuously inside the implantable device and export the stored data to external reader periodically to obtain a long-term backup. Spin transfer torque random access memory (STT-RAM) and spintronic memristor are selected as the storage elements for their nonvolatility, high density, high reliability, low power consumption, good scalability, and CMOS technology compatibility. The new read and write schemes of STT-RAM and spintronic memristors are presented and optimized to fit the specific application scenario. The tradeoffs among data accuracy, chip area, and read/write energy for the different technologies are thoroughly analyzed and compared. Our simulation results show the configuration with a data sampling rate (e.g., 128 Hz) and a quantization resolution (e.g., 12 bits) can record 18-hour real-time data within ~ 3.6-mm2chip area when the data storage is built with single-level cell (SLC) STT-RAMs. Daily energy consumption is 5.46 mJ. Utilizing the multilevel cell (MLC) STT-RAMs or the spintronic memristors as the storage elements can further reduce the chip area and decrease energy dissipation.", "authors": [{"name": "zhenyu sun", "link": "http://dl.acm.org/author_page.cfm?id=81496678829"}, {"name": "xiang chen", "link": "http://dl.acm.org/author_page.cfm?id=81502695206"}, {"name": "yaojun zhang", "link": "http://dl.acm.org/author_page.cfm?id=81502750890"}, {"name": "hai li", "link": "http://dl.acm.org/author_page.cfm?id=81467662545"}, {"name": "yiran chen", "link": "http://dl.acm.org/author_page.cfm?id=81100127796"}], "title": "Nonvolatile Memories as the Data Storage System for Implantable ECG Recorder", "citations": [], "Metrics": {"Downloads (12 months)": "40\n", "Downloads (6 weeks) ": "11\n", "Downloads (cumulative)": "307\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "canada", "university": "york university", "affiliation_string": "polytechnic institute of new york university", "city": "toronto", "Name": "zhenyu sun"}, {"country": null, "university": null, "affiliation_string": "university of pittsburgh", "city": null, "Name": "xiang chen"}, {"country": null, "university": null, "affiliation_string": "university of pittsburgh", "city": null, "Name": "yaojun zhang"}, {"country": "canada", "university": "york university", "affiliation_string": "polytechnic institute of new york university", "city": "toronto", "Name": "hai li"}, {"country": null, "university": null, "affiliation_string": "university of pittsburgh", "city": null, "Name": "yiran chen"}]}, "Article No.: 11": {"references": ["Baker, M. W. and Sarpeshkar, R.2007. Feedback analysis and design of RF power links for low-power bionic systems.IEEE Trans. Biomed. Circ. Syst. 1, 1, 28--38.\n", "Chapple, C. R.2005. Primer: Questionnaires versus urodynamics in the evaluation of lower urinary tract dysfunction-one, both or none?Nature Clinical Practice Urology 2, 555--564.\n", "Chow, E. Y., Yang, C.-L., Chlebowski, A., Moon, S., Chappel, W. J., and Irazoqui, P. P.2008. Implantable wireless telemetry boards for in vivo transocular transmission.IEEE Trans. Microwave Theory Techn. 56, 12, 3200--3208.\n", "Cong, P., Suster, M. A., Chaimanonart, N., and Young, D. J.2009. Wireless power recharging for implantable bladder pressure sensor. InProceedings of the 8th Annual IEEE Conference on Sensors. 1670--1673.\n", "Cong, P., Ko, W. H., and Young, D. J.2010. Wireless batteryless implantable blood pressure monitoring microsystem for small laboratory animals.IEEE Sensors J. 10, 2, 243--254.\n", "Cooper, M. A., Fletter, P. C., Zaszczurynski, P. J., and Damaser, M. S.2011. Comparison of air-charged and water-filled urodynamic pressure measurement catheters.Neurourol. Urodyn. 30, 329--334.\n", "Paul C. Fletter , Steve Majerus , Peng Cong , Margot S. Damaser , Wen H. Ko , Darrin J. Young , Steven L. Garverick, Wireless micromanometer system for chronic bladder pressure monitoring, Proceedings of the 6th international conference on Networked sensing systems, June 17-19, 2009, Pittsburgh, Pennsylvania, USA\n", "Gupta, A., Defreitas, G., and Lemack, G. E.2004. The reproducibility of urodynamic findings in healthy female volunteers: Results of repeated studies in the same setting and after short-term follow-up.Neurourol. Urodyn. 23, 311--316.\n", "Horvath, E. E., Yoo, P. B., Amundsen, C. L., Webster G. D., and Grill, W. M.2009. Conditional and continuous electrical stimulation increase cystometric capacity in persons with spinal cord injury.Neurourol. Urodyn. 29, 3, 401--407.\n", "Kirkham, A. P., Shah, N. C., Knight, S. L., Shah, P. J., and Craggs, M. D.2005. The acute effects of continuous and conditional neuromodulation on the bladder in spinal cord injury.Spinal Cord 39, 8, 420--428.\n", "Majerus, S. J. A. and Garverick, S. L.2008. Telemetry platform for deeply implanted biomedical sensors. InProceedings of the 5th International Conference on Networked Sensing Systems (INSS08). 87--92.\n", "Majerus, S. J. A., Fletter, P. C., Damaser, M. S., and Garverick, S. L.2011. Low-power wireless micromanometer system for acute and chronic bladder-pressure monitoring.IEEE Trans. Biomed. Engin. 58, 3, 763--768.\n", "Oguey, H. J. and Aebischer, D.1997. CMOS current reference without resistance.IEEE J. Solid-State Circ. 32, 7, 1132--1135.\n", "Previnaire, J., Soler, J., Perrigot, M., Boileau, G., Delahaye, H., Schumacker, P., Vanvelcenaher, J., and Vanhee, J. L.1996. Short-term effect of pudendal nerve electrical stimulation on detrusor hyper-reflexia in spinal cord injury patients: Importance of current strength.Paraplegia 34, 95--99.\n", "Smith, K. D. and Hamilton, J. C.1966. The logical design of a digital pseudorandom noise generator.IEEE Trans. Nuclear Science 13, 1, 371--381.\n", "Underwriters Laboratories. 2003. UL 60601-1: Medical Electrical Equipment, Part 1: General Requirements for Safety. UL Safety Standard.\n", "Wang, C. C., Huang, C. C., Liou, J. S., Ciou, Y. J., Huang, I. Y., Li, C. P., Lee, Y. C., and Wu, W. J.2008. A mini-invasive long-term bladder urine pressure measurement ASIC and system.IEEE Trans. Biomed. Circ. Syst. 2, 1, 44--49.\n", "Wenzel, B. J., Boggs, J. W., Gustafson, K. J., and Grill, W. M.2006. Closed loop electrical control of urinary continence.J. Urol. 175, 1559--1563.\n", "Wheeler, J. S., Walter, J. S., and Zaszczurynski, P. J.1992. Bladder inhibition by penile nerve stimulation in spinal cord injury patients.J. Urol. 147, 100--103.\n"], "doi": "doi>10.1145/2180878.2180883", "ref_links": {}, "abstract": "The wireless implantable/intracavity micromanometer (WIMM) system was designed to fulfill the unmet need for a chronic bladder pressure sensing device in urological fields such as urodynamics for diagnosis and neuromodulation for bladder control. Neuromodulation in particular would benefit from a wireless bladder pressure sensor which could provide real-time pressure feedback to an implanted stimulator, resulting in greater bladder capacity while using less power. The WIMM uses custom integrated circuitry, a MEMS transducer, and a wireless antenna to transmit pressure telemetry at a rate of 10 Hz. Aggressive power management techniques yield an average current draw of 9\u03bcA from a 3.6-Volt micro-battery, which minimizes the implant size. Automatic pressure offset cancellation circuits maximize the sensing dynamic range to account for drifting pressure offset due to environmental factors, and a custom telemetry protocol allows transmission with minimum overhead. Wireless operation of the WIMM has demonstrated that the external receiver can receive the telemetry packets, and the low power consumption allows for at least 24 hours of operation with a 4-hour wireless recharge session.", "authors": [{"name": "steve j a majerus", "link": "http://dl.acm.org/author_page.cfm?id=81461657655"}, {"name": "steven l garverick", "link": "http://dl.acm.org/author_page.cfm?id=81100332842"}, {"name": "michael a suster", "link": "http://dl.acm.org/author_page.cfm?id=81502811013"}, {"name": "paul c fletter", "link": "http://dl.acm.org/author_page.cfm?id=81461658483"}, {"name": "margot s damaser", "link": "http://dl.acm.org/author_page.cfm?id=81461657868"}], "title": "Wireless, Ultra-Low-Power Implantable Sensor for Chronic Bladder Pressure Monitoring", "citations": [], "Metrics": {"Downloads (12 months)": "93\n", "Downloads (6 weeks) ": "18\n", "Downloads (cumulative)": "470\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Cayman Islands", "university": null, "affiliation_string": "case western reserve university", "city": "western", "Name": "steve j a majerus"}, {"country": "Cayman Islands", "university": null, "affiliation_string": "case western reserve university", "city": "western", "Name": "steven l garverick"}, {"country": "Cayman Islands", "university": null, "affiliation_string": "case western reserve university", "city": "western", "Name": "michael a suster"}, {"country": "United States", "university": null, "affiliation_string": "louis stokes cleveland va medical center", "city": "cleveland", "Name": "paul c fletter"}, {"country": "United States", "university": null, "affiliation_string": "louis stokes cleveland va medical center", "city": "cleveland", "Name": "margot s damaser"}]}, "Article No.: 9": {"references": ["Agarwal, V. S., Thakor, N. V., Lesser, R. P., Gordon, B., and Nathan, S.1994. Modeling electrical stimulation of the human cerebral cortex; Engineering advances: New opportunities for biomedical engineers. InProceedings of the 16th Annual International Conference of the IEEE 1, 185--186.\n", "Aziz, J. N. Y., Karakiewicz, R., Genov, R., Bardakjian, B. L., Derchansky, M., and Carlen, P. L.2006. Towards real-time in-implant epileptic seizure prediction. InProceedings of the IEEE Engineering in Medicine and Biology Conference.\n", "Blad, N. B. L.2007. An electrical impedance model for deep brain stimulation of Parkinson\u2019s disease. InProceedings of the 13th International Conference on Electrical Bioimpedance and the 8th Conference on Electrical Impedance Tomography.\n", "Butson, C. R. and Mcintyre, C. C.2008. Current steering to control the volume of tissue activated during deep brain stimulation.Brain Stimul. 1, 1, 7--15.\n", "Butsona, C. R., Maksa C. B., and Mcintyre, C. C. 2006. Sources and effects of electrode impedance during deep brain stimulation.Clin. Neurophys. 117, 2, 447--454.\n", "Constandinou, T. G., Georgiou, J., and Toumazou, C.2008. A partial-current-steering biphasic stimulation driver for vestibular prostheses.IEEE Trans. Biomed. Eng. 2, 2, 106--113.\n", "Fisher R., Salanova V., Witt T., Worth R., Henry T., Gross R., Oommen K., Osorio I., Nazzaro J., Labar D., Kaplitt M., Sperling M., Sandok E., Neal J., Handforth A., Stern J., Desalles A., Chung S., Shetter A., Bergen D., Bakay R., Henderson J., French J., Baltuch G., Rosenfeld W., Youkilis A., Marks W., Garcia P., Barbaro N., Fountain N., Bazil C., Goodman R., McKhann G., Babu Krishnamurthy K., Papavassiliou S., Epstein C., Pollard J., Tonder L., Grebin J., Coffey R., Graves N., and Sante Study Group.2010. Electrical stimulation of the anterior nucleus of thalamus for treatment of refractory epilepsy.Epilepsia 51, 5, 899--908.\n", "Gordon B., Lesser R., Rance N., Hart Jr., J., Webber R., Uematsu S., and Fisher R. S.1990. Parameters for direct cortical electrical stimulation in the human: Histopathologic confirmation.Electroenchep. Clin. Neurophysiol. 75, 371--377.\n", "Guerra, G. R., Davalos, R. V., Garcia P. A., Rubinsky, B., and Berger, M.2005. Heat transfer model to characterize the focal cooling necessary to suppress spontaneous epileptiform activity. InProceedings of SPIE: Progress in Biomedical Optics and Imaging. 240--246.\n", "Harrison, R. R.2008. The design of integrated circuits to observe brain activity.Proc. IEEE 96, 1203--1216.\n", "Jerome, E. J.2009.The Treatment of Epilepsy: Overview of Surgical Treatment for Epilepsy3rd Ed. Wiley-Blackwell. 743--756.\n", "Kossoff, E. H., Ritzl, E. K., Politsky, J. M., Murro, A. M., Smith, J. R., Duckrow, R. B., Spencer, D. D., and Bergey, G. K.2004. Effect of an external responsive neurostimulator on seizures and electrographic discharges during subdural electrode monitoring.Epilepsia 45, 12, 1560--1567.\n", "Kuncel, A. M., Cooper, S. E., Wolgamuth, B. R., Clyde, M. A., Snyder, S. A., Montgomery Jr., E. B., Rezai, A. R., and Grill, W. M.2006. Clinical response to varying the stimulus parameters in deep brain stimulation foressential tremor.Mov. Disord. 21, 11, 1920--1928.\n", "Lester, D. B., Rogers, T. D., and Blaha, C. D.2009. Neuronal pathways involved in deep brain stimulation of the subthalamic nucleus for treatment of Parkinson\u2019s disease. InProceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC). 3302--3305.\n", "Manola L., Roelofsen B. H., Holsheimer J., Marani E., and Geelen J.2005. Modelling motor cortex stimulation for chronic pain control: Electrical potential field, activating functions and responses of simple nerve fibre models.Med Biol Eng Comput. 43, 3, 335--343.\n", "McIntyre C. C., Mori S., Sherman, D. L., Thakor N. V., and Vitek J. L.2004. Electric field and stimulating influence generated by deep brain stimulation of the subthalamic nucleus.Clin. Neurophysiol. 115, 3, 589--595.\n", "Merrill, D. R., Biksonb, M., and Jefferysc, J. G. R.2005. Electrical stimulation of excitable tissue: Design of efficacious and safe protocols.J. Neurosci. Meth. 141, 171--198.\n", "Miocinovic, S., Lempka, S. F., Russo, G. S., Maks, C. B., Butson, C. R., Sakaie, K. E., Vitek, J. L., and McIntyre, C. C.2009. Experimental and theoretical characterization of the voltage distribution generated by deep brain stimulation.Exp. Neurol. 216, 1, 166--176.\n", "Nandan, M., Sachin, S. S., Myers, S., Ditto, W. L., Khargonekar, P. P., and Carney, P. R.2010. Support vector machines for seizure detection in an animal model of chronic epilepsy.J. Neural Eng. 7, 036001.\n", "Nathan, S. S., Sinha, S. R., Gordon, B., Lesser, R. P., and Thakor, N. V.1993. Determination of current density distributions generated by electrical stimulation of the human cerebral cortex.Electroencephal. Clinical Neurophys. 86, 3, 183--92.\n", "Niro, J., Manso, J., Ballina, F., Periolo, S., D\u2019Atellis, C., Ponce, S., Barroso, M., Anessi, C., and Kochen, S.2007. Development of a neurostimulator for studies of epileptic crisis.J. Phys.: Conf. Ser. 90, 012032.\n", "Osorio, I. and Frei, M. G.2009. Real-time detection, quantification, warning, and control of epileptic seizures: The foundations for a scientific epileptology.Epilep. Behav. 16, 391--396.\n", "Osorio, I., Frei, M. G., Sunderam, S., Giftakis, J., Bhavaraju, N. C., Schaffner, S. F., and Wilkinson, S. B.2005. Automated seizure abatement in humans using electrical stimulation.Ann. Neurol. 57, 2, 258--268.\n", "Patel, K., Chua, C. P., Faul, S., and Bleakley, C. J.2009. Low power real-time seizure detection for ambulatory EEG. InProceedings of the International Conference on PCTHealth - Pervasive Health. X 1--7.\n", "Polychronaki, G. E., Ktonas, P. Y., Gatzonis, S., Siatouni, A., Asvestas, P. A., Tsekou, H., Sakas, D., and Nikita, K. S.2010. Comparison of fractal dimension estimation algorithms for epileptic seizure onset detection.J. Neural Eng. 7, 046007.\n", "Raghunathan, S., Gupta, S. K., Ward, M. P., Worth, R. M., Roy, K., and Irazoqui, P. P.2009. The design and hardware implementation of a low-power real-time seizure detection algorithm.J. Neural Eng. 6, 5, 056005.\n", "Rayport, M. and Sandler, B.1969. Six-electrode method for the measurement of the passive electrical properties of brain envelopes.Med. Biol. Eng. 7, 3, 321--324.\n", "Reese, T. J.2009. Vagus nerve stimulation: A proven therapy for treatment of epilepsy strives to improve efficacy and expand applications. InProceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC). 4631--4634.\n", "Rubinstein, J. T., Miller, C. A., Mino, H., and Abbas, P. J.2001. Analysis of monophasic and biphasic electrical stimulation of nerve.IEEE Trans. Biomed. Eng. 48, 10, 1065--1070.\n", "Rychlicki, F., Zamponi, N., Trignani, R., Ricciuti, R. A., Iacoangeli, M., and Scerrati, M.2006. Vagus nerve stimulation: Clinical experience in drug-resistant pediatric epileptic patients.Seizure. 15, 7, 483--490.\n", "Salam, M. T., Sawan, M., Nguyen, D. K., and Hamoui, A. A.2009. Epileptic low-voltage fast-activity seizure-onset detector. InProceedings of the IEEE Biomedical Circuits and Systems Conference (BIOCAS). 169--172.\n", "Salam, M. T., Sawan, M., and Nguyen, D. K.2010a. A low-power implantable device for epileptic seizure detection and neurostimulation.IEEE-BIOCAS.\n", "Salam, M. T., Sawan, M., and Nguyen, D. K.2010b. Epileptic seizure onset detection prior to clinical manifestation. InProceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC). 6210--6213.\n", "Salam, M. T., Sawan, M., and Nguyen, D. K.2010c. Low-power implantable device for onset detection and subsequent treatment of epileptic seizures: A review.J. Healthc. Eng. 1, 2, 169--184.\n", "Salam, M. T., Sawan, M., and Nguyen, D. K.2012. A low-power miniaturized seizure detector with responsive neurostimulation for the treatment of refractory epilepsy.J. Neural Eng. To appear.\n", "Schachter, S. C., Guttag, J., Schiff, S. J., Schomer, D. L., and Summit Contributors.2009. Advances in the application of technology to epilepsy: The CIMIT/NIO epilepsy innovation summit.Epil. Behav. 16, 3--46.\n", "Sethi, N., Labar, D., Ponticello, L., Torgovnick, J., Sethi, P., and Arsura, E.2008. Treatment of medically refractory epilepsy: A review of vagus nerve stimulator.Internet J. Neurol. 9, 1, X.\n", "Skarpaas, T. L. and Morrell, M. J.2009. Intracranial stimulation therapy for epilepsy.Neurotherapeutics 6, 2, 238--243.\n", "Spencer, S, S., Nguyen, D. K., and Duckrow, R. B.2009.The Treatment of Epilepsy: Invasive EEG in Presurgical Evaluation of Epilepsy3rd Ed. Wiley-Blackwell. 767--798.\n", "Sramka, M. and Chkhenkeli, S. A.1990. Clinical experience in intraoperational determination of brain inhibitory structures and application of implanted neurostimulators in epilepsy.Stereotact. Funct. Neurosurg. 54--55, 56--59.\n", "Stein, A. G., Eder, H. G., Blum D. E., Drachev, A., and Fisher, R. S.2000. An automated drug delivery system for focal epilepsy.Epilep. Res. 39, 2, 103--114.\n", "Sun, F. T., Morrell, M. J., and Wharen Jr., R. E.2008. Responsive cortical stimulation for the treatment of epilepsy.Neurotherapeutics 5, 1, 68--74.\n", "Verma, N., Shoeb, A., Bohorquez, J., Dawson, J., Guttag, J., and Chandrakasan, A. P.2010. A micro-power EEG acquisition SoC with integrated feature extraction processor for a chronic seizure detection system.IEEE J. Solid-State Circ. 45, 4, 804--816.\n", "Zandi, A. S., Dumont, A. G., Javidan, M., and Tafreshi, R.2009. An entropy-based approach to predict seizures in temporal lobe epilepsy using scalp EEG. InProceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society: Engineering Future Biomedicine (EMBC). 228--231.\n"], "doi": "doi>10.1145/2180878.2180881", "ref_links": {}, "abstract": "In this article, we present an implantable closed-loop epilepsy prosthesis, which is dedicated to automatically detect seizure onsets based on intracerebral electroencephalographic (icEEG) recordings from intracranial electrode contacts and provide an electrical stimulation feedback to the same contacts in order to disrupt these seizures. A novel epileptic seizure detector and a dedicated electrical stimulator were assembled together with common recording electrodes to complete the proposed prosthesis. The seizure detector was implemented in CMOS 0.18-\u03bcm by incorporating a new seizure detection algorithm that models time-amplitude and -frequency relationship in icEEG. The detector was validated offline on ten patients with refractory epilepsy and showed excellent performance for early detection of seizures. The electrical stimulator, used for suppressing the developing seizure, is composed of two biphasic channels and was assembled with embedded FPGA in a miniature PCB. The stimulator efficiency was evaluated on cadaveric animal brain tissue in an in vitro morphologic electrical model. Spatial characteristics of the voltage distribution in cortex were assessed in an attempt to identify optimal stimulation parameters required to affect the suspected epileptic focus. The experimental results suggest that lower frequency stimulation parameters cause significant amount of shunting of current through the cerebrospinal fluid; however higher frequency stimulation parameters produce effective spatial voltage distribution with lower stimulation charge.", "authors": [{"name": "muhammad tariqus salam", "link": "http://dl.acm.org/author_page.cfm?id=81502645575"}, {"name": "mohamad sawan", "link": "http://dl.acm.org/author_page.cfm?id=81339526546"}, {"name": "dang khoa nguyen", "link": "http://dl.acm.org/author_page.cfm?id=81502664932"}], "title": "Implantable Closed-Loop Epilepsy Prosthesis: Modeling, Implementation and Validation", "citations": [], "Metrics": {"Downloads (12 months)": "33\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "312\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique de montreal", "city": "palaiseau", "Name": "muhammad tariqus salam"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique de montreal", "city": "palaiseau", "Name": "mohamad sawan"}, {"country": "canada", "university": "universite de montreal", "affiliation_string": "centre hospitalier de luniversite de montreal", "city": "montreal", "Name": "dang khoa nguyen"}]}}, "date": {"month": "June", "year": "2012"}}}, "Volume10": {"Issue4": {"articles": {"Article No.: 33": {"references": ["P. Avouris, Z. Chen, and V. Perebeinos. 2007. Carbon-based electronics. Nature Nanotech. 605--615.\n", "Shashikanth Bobba , Jie Zhang , Antonio Pullini , David Atienza , Giovanni De Micheli, Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "C. Chu, FLUTE: fast lookup table based wirelength estimation technique, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.696-701, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382665]\n", "Synopsys Design Compiler, 2012. http://www.synopsys.com.\n", "J. Deng, N. Patil, K. Ryu, A. Badmaev, C. Zhou, S. Mitra, and H.-S. P. Wong. 2007. Carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections. In Proceedings of the IEEE International Solid-State Circuits Conference. 70--588.\n", "J. Deng and H. S. Wong. 2007a. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part I: Model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 12, 3186--3194.\n", "J. Deng and H. S. Wong. 2007b. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 12, 3195--3205.\n", "Encounter Library Characterizer. 2011. www.cadence.com.\n", "A. D. Franklin, M. Luisier, S. J. Han, G. Tulevski, C. M. Breslin, L. Gignac, \u2026 and Haensch, W. 2012. Sub-10 nm carbon nanotube transistor. Nano Lett. 12, 2, 758--762.\n", "S. J. Kang, C. Kocabas, T. Ozel, M. Shim, N. Pimparkar, M. A. Alam, S. V. Rotkin, and J. A. Rogers. 2007. High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. Nature Nanotech. 2, 230--236.\n", "A. Lin, N. Patil, W. Wei, S. Mitra, and H.-S. P. Wong. 2009. ACCNT: A metallic-CNT-tolerant design methodology for carbon-nanotube VLSI: Concepts and experimental demonstration. IEEE Trans. Electron Devices 56, 2969--2978.\n", "Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979\n", "Nangate. 2009. http://www.nangate.com.\n", "OpenCores. 2009. http://www.opencores.org.\n", "PTM. Predictive technology model: http://ptm.asu.edu/.\n", "N. Patil , Jie Deng , A. Lin , H. -S.P. Wong , S. Mitra, Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1725-1736, October 2008[doi>10.1109/TCAD.2008.2003278]\n", "Nishant Patil , Albert Lin , Jie Zhang , H.-S. Philip Wong , Subhasish Mitra, Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629995]\n", "N. Patil , A. Lin , E. R. Myers , Koungmin Ryu , A. Badmaev , Chongwu Zhou , H. -S.P. Wong , S. Mitra, Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes, IEEE Transactions on Nanotechnology, v.8 n.4, p.498-504, July 2009[doi>10.1109/TNANO.2009.2016562]\n", "N. Patil, A. Lin, J. Zhang, H. Wei, K. Anderson, H. S. Wong, and S. Mitra. 2009c. VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs. In Proceedings of the IEEE International Electron Devices Meeting. 1--4.\n", "J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic. 2002. Digital Integrated Circuits, Vol. 2, Prentice Hall, Englewood Cliffs, NJ.\n", "J. A. Roy , I. L. Markov, Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.632-644, April 2007[doi>10.1109/TCAD.2006.888260]\n", "N. Srivastava , K. Banerjee, Performance analysis of carbon nanotube interconnects for VLSI applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.383-390, November 06-10, 2005, San Jose, CA\n", "Stanford. CNFET Model: http://nano.stanford.edu/.\n", "Takao Uehara , William M. vanCleemput, Optimal layout of CMOS functional arrays, Proceedings of the 16th Design Automation Conference, p.287-289, June 25-27, 1979, San Diego, CA, USA\n", "H. Wei, N. Patil, A. Lin, H. S. Wong, and S. Mitra. 2009a. Monolithic threedimensional integrated circuits using carbon nanotube FETs and interconnects. In Proceedings of the IEEE International Electron Devices Meeting. 1--4.\n", "L. Wei, D. J. Frank, L. Chang, and H.-S. P. Wong. 2009b. A non-iterative compact model for carbon nanotube fets incorporating source exhaustion effects. In Proceedings of the IEEE International Electron Devices Meeting. 577--580.\n", "H. S. Wong, S. Mitra, D. Akinwande, C. Beasley, Y. Chai, H. Y. Chen, and J. Zhang. 2011. Carbon nanotube electronics: -Materials, devices, circuits, design, modeling, and performance projection. In Proceedings of the IEEE International Electron Devices Meeting.\n", "Jie Zhang , Nishant Patil , Arash Hazeghi , Subhasish Mitra, Carbon nanotube circuits in the presence of carbon nanotube density variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629933]\n", "Jie Zhang , Nishant P. Patil , Subhasish Mitra, Probabilistic analysis and design of metallic-carbon-nanotube-tolerant digital logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.9, p.1307-1320, September 2009[doi>10.1109/TCAD.2009.2023197]\n", "Jie Zhang , Shashikanth Bobba , Nishant Patil , Albert Lin , H.-S. Philip Wong , Giovanni De Micheli , Subhasish Mitra, Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837497]\n", "J. Zhang, A. Lin, N. Patil, H. Wei, L. Wei, H. S. Wong, and S. Mitra. 2012. Carbon nanotube robust digital VLSI. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31, 4, 453--471.\n"], "doi": "doi>10.1145/2600073", "ref_links": {"14": "http://ptm.asu.edu/.", "13": "http://www.opencores.org.", "12": "http://www.nangate.com.", "3": "http://www.synopsys.com.", "22": "http://nano.stanford.edu/."}, "abstract": "The quest for technologies with superior device characteristics has showcasedCarbon-Nanotube Field-Effect Transistors(CNFET) into limelight. In this work we present physical design techniques to improve the yield of CNFET circuits in the presence ofCarbon Nanotube(CNT) imperfections. Various layout schemes are studied for enhancing the yield of CNFET standard cell library. With the help of existing ASIC design flow, we perform system-level benchmarking of CNFET circuits and compare them to CMOS circuits at various technology nodes. With CNFET technology, we observe maximum performance gains for circuits with gate-dominated delays. Averaged across various benchmarks at 16 nm, we report 8\u00d7 improvement inEnergy-Delay-Product(EDP) with CNFET circuits when compared to CMOS counterpart. We also study the performance of a complete OpenRISC processor, where we see 1.5\u00d7 improvement in EDP over CMOS at 16 nm technology node. Voltage scaling enabled by CNFETs can be explored in the future for further performance benefits.", "authors": [{"name": "shashikanth bobba", "link": "http://dl.acm.org/author_page.cfm?id=81466647184"}, {"name": "jie zhang", "link": "http://dl.acm.org/author_page.cfm?id=81421596277"}, {"name": "pierre-emmanuel gaillardon", "link": "http://dl.acm.org/author_page.cfm?id=81479641435"}, {"name": "h-s philip wong", "link": "http://dl.acm.org/author_page.cfm?id=81758981357"}, {"name": "subhasish mitra", "link": "http://dl.acm.org/author_page.cfm?id=81100106982"}, {"name": "giovanni de micheli", "link": "http://dl.acm.org/author_page.cfm?id=89558717857"}], "title": "System Level Benchmarking with Yield-Enhanced Standard Cell Library for Carbon Nanotube VLSI Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "41\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "190\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique federale de lausanne epfl lausanne switzerland", "city": "palaiseau", "Name": "shashikanth bobba"}, {"country": null, "university": null, "affiliation_string": "stanford university stanford ca", "city": null, "Name": "jie zhang"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique federale de lausanne epfl lausanne switzerland", "city": "palaiseau", "Name": "pierre-emmanuel gaillardon"}, {"country": null, "university": null, "affiliation_string": "stanford university stanford ca", "city": null, "Name": "h-s philip wong"}, {"country": null, "university": null, "affiliation_string": "stanford university stanford ca", "city": null, "Name": "subhasish mitra"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique federale de lausanne epfl lausanne switzerland", "city": "palaiseau", "Name": "giovanni de micheli"}]}, "Article No.: 32": {"references": ["J. L. Bentley , T. A. Ottmann, Algorithms for Reporting and Counting Geometric Intersections, IEEE Transactions on Computers, v.28 n.9, p.643-647, September 1979[doi>10.1109/TC.1979.1675432]\n", "Shashikanth Bobba , Jie Zhang , Antonio Pullini , David Atienza , Giovanni De Micheli, Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Yuri Boykov , Vladimir Kolmogorov, An Experimental Comparison of Min-Cut/Max-Flow Algorithms for Energy Minimization in Vision, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.26 n.9, p.1124-1137, September 2004[doi>10.1109/TPAMI.2004.60]\n", "J. A. Fagan, J. R. Simpson, B. J. Landi, L. J. Richter, I. Mandelbaum, V. Bajpai, D. L. Ho, R. Raffaelle, A. R. Hight Walker, B. J. Bauer, and E. K. Hobbie. 2007. Dielectric response of aligned semiconducting single-wall nanotubes. Phys. Rev. Lett. 98, 14. 147402.\n", "Guanghua Gao, Tahir Cagin, and William A Goddard III. 1998. Energetics, structure, mechanical and vibrational properties of single-walled carbon nanotubes. Nanotechnol. 9, 3, 184--191.\n", "M. Hennecke. 2007. H\u00fctte: Das Ingenieurwissen. Springer.\n", "H. Iwai. 2008. CMOS technology after reaching the scale limit. In Proceedings of the International Workshop on Junction Technology. 1--2.\n", "O. Lourie and H. D. Wagner. 1998. Evaluation of Young's modulus of carbon nanotubes by micro-ramanspectroscopy. J. Mater. Res. 13, 2418--2422.\n", "Wei Lu, Dan Wang, and Liwei Chen. 2007. Near-static dielectric polarization of individual carbon nanotubes. Nano Lett. 7, 9, 2729--2733.\n", "Matthew R Maschmann, Ben Dickinson, Gregory J Ehlert, and Jeffery W. Baur. 2012. Force sensitive carbon nanotube arrays for biologically inspired airflow sensing. Smart Mater. Struct. 21, 9, 094024.\n", "Subhasish Mitra , Jie Zhang , Nishant Patil , Hai Wei, Imperfection-immune VLSI logic circuits using carbon nanotube field effect transistors, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Paul S. Otellini. 2012. Intel details 10nm, 7nm, 5nm process roadmap. Intel Annual Shareholders' Meeting.\n", "Hongsik Park, Ali Afzali, Shu-Jen Han, George S. Tulevski, Aaron D. Franklin, Jerry Tersoff, James B. Hannon, and Wilfried Haensch. 2012. High-density integration of carbon nanotubes via chemical self-assembly. Nature Nanotech. 1748--3395.\n", "Nishant Patil , Albert Lin , Jie Zhang , H.-S. Philip Wong , Subhasish Mitra, Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629995]\n", "Cary L. Pint, Ya-Qiong Xu, Sharief Moghazy, Tonya Cherukuri, Noe T. Alvarez, Erik H. Haroz, Salma Mahzooni, Stephen K. Doorn, Junichiro Kono, Matteo Pasquali, and Robert H. Hauge. 2010. Dry contact transfer printing of aligned carbon nanotube patterns and characterization of their optical properties for diameter distribution and alignment. ACS Nano 4, 2, 1131--1145.\n", "William. H. Press. 1992. Numerical Recipes in FORTRAN: The Art of Scientific Computing. Vol. 1, Cambridge University Press.\n", "Shashank Shekhar, Paul Stokes, and Saiful I. Khondaker. 2011. Ultrahigh Density Alignment of Carbon Nanotube Arrays by Dielectrophoresis. ACS Nano 5, 3, 1739--1746.\n", "Max M. Shulaker, Gage Hills, N. Patil, Hai Wei, Hong-Yu Chen, H.-S. P. Wong, and S. Mitra. 2013. Carbon nanotube computer. Nature 501, 526--530.\n", "A. Vijayaraghavan, F. Hennrich, A. N. Strzl, et al. 2010. Toward single-chirality carbon nanotube device arrays. ACS Nano 4, 5, 2748--2754.\n", "Carter T. White and John W. Mintmire. 2005. Fundamental properties of single-wall carbon nanotubes. J. Phys. Chem. B 109, 1, 52--65.\n", "Eric W. Wong, Paul E. Sheehan, and Charles M. Lieber. 1997. Nanobeam mechanics: Elasticity, strength, and toughness of nanorods and nanotubes. Science 277, 5334, 1971--1975.\n", "Abbas Zarifi and Thomas Garm Pedersen. 2009. Universal analytic expression of electric-dipole matrix elements for carbon nanotubes. Phys. Rev. B: Condens. Matter 80, 19, 195422.\n", "J. Zhang. 2011. Variation-aware design of carbon nanotube digital VLSI circuits. Ph.D. Dissertation, Stanford University.\n", "Jie Zhang , Nishant Patil , Arash Hazeghi , Subhasish Mitra, Carbon nanotube circuits in the presence of carbon nanotube density variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629933]\n", "Jie Zhang, A. Lin, N. Patil, Hai Wei, Lan Wei, H.-S. P. Wong, and S. Mitra. 2012. Robust digital VLSI using carbon nanotube. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 4, 453--471.\n", "Jie Zhang, N. Patil, H.-S.P. Wong, and S. Mitra. 2011. Overcoming carbon nanotube variations through cooptimized technology and circuit design. In Proceedings of the IEEE International Electron Devices Meeting. 4.6.1--4.6.4.\n", "Mei Zhang and Jian Li. 2009. Carbon nanotube in different shapes. Materials Today 12, 6, 12--18.\n", "Gang Zheng, Xueshen Wang, Qunqing Li, Jing Xie, Zhendong Zhu, Yuan Zou, Junku Liu, Kaili Jiang, and Shoushan Fan. 2011. Fabrication of dense horizontally aligned arrays of single-wall carbon nanotubes from vertically aligned arrays. Appl. Phys. Express 4, 1, 015101.\n"], "doi": "doi>10.1145/2602157", "ref_links": {}, "abstract": "Carbon Nanotube Field Effect Transistor (CNTFET)--based technologies become more and more a concurrent alternative to Metal Oxide Semiconductor Field Effect Transistors (MOSFET) technologies. In contrast to a MOSFET technology, the active layer of a CNTFET technology is not a regular silicon film with homogeneous doping and rectangular dimensions, but an array of mostly aligned carbon nanotubes (CNTs). The quality of this active layer, which depends on various technology process parameters, is expressed by parameters such as CNT alignment and array density. These parameters affect the electrical properties of the logic cells placed on top of the active layer and hence the overall CNTFET circuit yield. Although not all parameters in CNT fabrication process can be fully controlled, designers still need to assure a very high yield of their cell layouts, that is, a high reproducibility of the electrical characteristics to achieve a reasonable manufacturing yield for the entire chip. In this work we close the gap between CNTFET process fabrication and circuit design by presenting a novel accurate model for active layers in CNTFET--based technologies. Our model enables the designers to obtain technology--dependent driver strength of the custom cell layouts under realistic conditions. The new model can also be used to extract and evaluate CNTFET Design for Manufacturing (DfM) and Design for Robustness (DfR) design rules, and provide feedback to adjust process technology parameters to achieve desirable functional yield.", "authors": [{"name": "matthias beste", "link": "http://dl.acm.org/author_page.cfm?id=81758675357"}, {"name": "mehdi b tahoori", "link": "http://dl.acm.org/author_page.cfm?id=81100219669"}], "title": "Effect of the Active Layer on Carbon Nanotube-Based Cells for Yield Analysis", "citations": [], "Metrics": {"Downloads (12 months)": "19\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "85\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "karlsruhe institute of technology", "city": null, "Name": "matthias beste"}, {"country": null, "university": null, "affiliation_string": "karlsruhe institute of technology", "city": null, "Name": "mehdi b tahoori"}]}, "Article No.: 29": {"references": ["Shirish Bahirat , Sudeep Pasricha, Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629453]\n", "Sandro Bartolini , Paolo Grani, A Simple On-Chip Optical Interconnection for Improving Performance of Coherency Traffic in CMPs, Proceedings of the 2012 15th Euromicro Conference on Digital System Design, p.312-318, September 05-08, 2012[doi>10.1109/DSD.2012.13]\n", "Christopher Batten , Ajay Joshi , Jason Orcutt , Anatoly Khilo , Benjamin Moss , Charles Holzwarth , Milos Popovic , Hanqing Li , Henry Smith , Judy Hoyt , Franz Kartner , Rajeev Ram , Vladimir Stojanovic , Krste Asanovic, Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.21-30, August 26-28, 2008[doi>10.1109/HOTI.2008.11]\n", "M. Bruensteiner and G. C. Papen. 1999. Extraction of VCSEL rate-equation parameters for low-bias system simulation. IEEE J. Sel. Top. Quantum Electron. 5, 3, 487--494. DOI:http://dx.doi.org/10.1109/2944.788410\n", "Mark Cianchetti, Nicol\u00e1s Sherwood-Droz, and Christopher Batten. 2010. Implementing system-in-package with nanophotonic interconnect. In Proceedings of the Workshop on the Interaction between Nanophotonic Devices and Systems.\n", "Mark J. Cianchetti , Joseph C. Kerekes , David H. Albonesi, Phastlane: a rapid transit optical routing network, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555809]\n", "William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003\n", "William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]\n", "I. Datta, D. Datta, and P. P. Pande. 2012. BER-based power budget evaluation for optical interconnect topologies in NoCs. In Proceedings of the IEEE International Symposium on Circuits and Systems,. 2429--2432.\n", "Duo Ding, Bei Yu, and D. Z. Pan. 2012. GLOW: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing. In Proceedings of the 17th Asia and South Pacific Design Automation Conference. 621--626.\n", "Po Dong, Wei Qian, Shirong Liao, Hong Liang, Cheng-Chih Kung, Ning-Ning Feng, R. Shafiiha, J. Fong, Dazeng Feng, Ashok V. Krishnamoorthy, and M. Asghari. 2010. Low loss silicon waveguides for application of optical interconnects. In Proceedings of the IEEE Photonics Society Summer Topical Meeting Series. 191--192.\n", "Eric Dulkeith, Fengnian Xia, Laurent Schares, William M. J. Green, and Yurii A. Vlasov. 2006. Group index and group velocity dispersion in silicon-on-insulator photonic wires. Opt. Express 14, 9, 3853--3863. DOI:http://dx.doi.org/10.1364/OE.14.003853\n", "Minming Geng, Lianxi Jia, Lei Zhang, Lin Yang, Ping Chen, Tong Wang, and Yuliang Liu. 2009. Four-channel reconfigurable optical add-drop multiplexer based on photonic wire waveguide. Opt. Express 17, 7, 5502--5516. DOI:http://dx.doi.org/10.1364/OE.17.005502\n", "Cary Gunn, CMOS Photonics for High-Speed Interconnects, IEEE Micro, v.26 n.2, p.58-66, March 2006[doi>10.1109/MM.2006.32]\n", "Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]\n", "Chen Ji, Jingyi Wang, David S\u00f6derstr\u00f6m, and Laura Giovane. 2009. High data rate 850 nm oxide VCSEL for 20 Gb/s application and beyond. In Proceedings of the Asia Communications and Photonics Conference and Exhibition. Optical Society of America.\n", "Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]\n", "Yu-Hsiang Kao , H. Jonathan Chao, BLOCON: a bufferless photonic Clos Network-on-Chip architecture, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999960]\n", "Nevin Kirman , Meyrem Kirman , Rajeev K. Dokania , Jose F. Martinez , Alyssa B. Apsel , Matthew A. Watkins , David H. Albonesi, Leveraging Optical Technology in Future Bus-based Chip Multiprocessors, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.492-503, December 09-13, 2006[doi>10.1109/MICRO.2006.28]\n", "Jon Kleinberg , Eva Tardos, Algorithm Design, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2005\n", "Pranay Koka , Michael O. McCracken , Herb Schwetman , Xuezhe Zheng , Ron Ho , Ashok V. Krishnamoorthy, Silicon-photonic network architectures for scalable, power-efficient multi-chip systems, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815977]\n", "Somayyeh Koohi , Meisam Abdollahi , Shaahin Hessabi, All-optical wavelength-routed noc based on a novel hierarchical topology, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999962]\n", "Ashok V. Krishnamoorthy, K. W. Goossen, W. Jan, Xuezhe Zheng, R. Ho, Guoliang Li, R. Rozier, F. Liu, D. Patil, J. Lexau, H. Schwetman, Dazeng Feng, M. Asghari, T. Pinguet, and J. E. Cunningham. 2011. Progress in low-power switched optical interconnects. IEEE J. Sel. Top. Quantum Electron. 17, 2, 357--376. DOI:http://dx.doi.org/10.1109/JSTQE.2010.2081350\n", "Ashok V. Krishnamoorthy, Ron Ho, Xuezhe Zheng, H. Schwetman, Jon Lexau, P. Koka, Guo Liang Li, I. Shubin, and J. E. Cunningham. 2009. Computer Systems based on silicon photonic interconnects. Proc. IEEE 97, 7, 1337--1361. DOI:http://dx.doi.org/10.1109/JPROC.2009.2020712\n", "C. Kromer, G. Sialm, C. Berger, T. Morf, M. L. Schmatz, F. Ellinger, D. Erni, G.-L. Bona, and H. Jackel. 2005. A 100-mW 4X10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects. IEEE J. Solid-State Circuits 40, 12, 2667--2679. DOI:http://dx.doi.org/10.1109/JSSC.2005.856575\n", "S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, and P. Paulin. 2011. Optical ring network-on- chip (ORNoC): Architecture and design methodology. In Design, Automation Test in Europe Conference Exhibition. 1--6.\n", "Zheng Li , Dan Fay , Alan Mickelson , Li Shang , Manish Vachharajani , Dejan Filipovic , Wounjhang Park , Yihe Sun, Spectrum: a hybrid nanophotonic-electric on-chip network, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630060]\n", "Weichen Liu , Jiang Xu , Xiaowen Wu , Yaoyao Ye , Xuan Wang , Wei Zhang , Mahdi Nikdast , Zhehui Wang, A NoC Traffic Suite Based on Real Applications, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.66-71, July 04-06, 2011[doi>10.1109/ISVLSI.2011.49]\n", "G. Masini, G. Capellini, J. Witzens, and C. Gunn. 2007. A 1550nm, 10 Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetector. In Proceedings of the 4th IEEE International Conference on Group IV Photonics. 1--3.\n", "Randy Morris , Evan Jolley , Avinash Karanth Kodi, Extending the Performance and Energy-Efficiency of Shared Memory Multicores with Nanophotonic Technology, IEEE Transactions on Parallel and Distributed Systems, v.25 n.1, p.83-92, January 2014[doi>10.1109/TPDS.2013.26]\n", "R. Morris Jr., A. Kodi, A. Louri, and R. Whaley. 2012. 3D stacked nanophotonic network-on-chip architecture with minimal reconfiguration. IEEE Trans Computers 99, 1. DOI:http://dx.doi.org/10.1109/TC.2012.183\n", "Christopher Nitta , Matthew Farrens , Venkatesh Akella, Addressing system-level trimming issues in on-chip nanophotonic networks, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.122-131, February 12-16, 2011\n", "Ian O'Connor, Optical solutions for system-level interconnect, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966764]\n", "Jin Ouyang , Chuan Yang , Dimin Niu , Yuan Xie , Zhiwen Liu, F2BFLY: an on-chip free-space optical network with wavelength-switching, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995949]\n", "John D. Owens , William J. Dally , Ron Ho , D. N.  (Jay) Jayasimha , Stephen W. Keckler , Li-Shiuan Peh, Research Challenges for On-Chip Interconnection Networks, IEEE Micro, v.27 n.5, p.96-108, September 2007[doi>10.1109/MM.2007.91]\n", "Yan Pan, Yigit Demir, Nikos Hardavellas, John Kim, and Gokhan Memik. 2010a. Exploring benefits and designs of optically-connected disintegrated processor architecture. In Proceedings of the Workshop on the Interaction between Nanophotonic Devices and Systems.\n", "Yan Pan, J. Kim, and G. Memik. 2010b. FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture. 1--12.\n", "Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555808]\n", "Sudeep Pasricha , Nikil Dutt, ORB: an on-chip optical ring bus communication architecture for multi-processor systems-on-chip, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "S. Poddar, P. Ghosal, P. Mukherjee, S. Samui, and H. Rahaman. 2012. Design of an NoC with on-chip photonic interconnects using adaptive CDMA links. In Proceedings of the IEEE International System On Chip Conference. 352--357.\n", "J. Psota, J. Miller, G. Kurian, H. Hoffman, N. Beckmann, J. Eastep, and A. Agarwal. 2010. ATAC: Improving performance and programmability with on-chip optical networks. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3325--3328. DOI:http://dx.doi.org/10.1109/ISCAS.2010. 5537892\n", "S. Pradhan, Q. Xu, B. Schmidt, and M. Lipson. 2005. Micrometre-scale silicon electro-optic modulator. Nature.\n", "Zhiliang Qian , Ying Fei Teh , Chi-Ying Tsui, A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany\n", "Luca Ramini , Paolo Grani , Sandro Bartolini , Davide Bertozzi, Contrasting wavelength-routed optical NoC topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]\n", "Hercules Simos, Charis Mesaritakis, Dimitris Alexandropoulos, and Dimitris Syvridis. 2009. Dynamic analysis of crosstalk performance in microring-based add/drop filters. J. Lightwave Technol. 27, 12, 2027--2034.\n", "A. Syrbu, A. Mereuta, V. Iakovlev, A. Caliman, P. Royo, and E. Kapon. 2008. 10 Gbps VCSELs with high single mode output in 1310nm and 1550 nm wavelength bands. In Proceedings of the Optical Fiber communication/National Fiber Optic Engineers Conference. 1--3. DOI:http://dx.doi.org/10.1109/OFC. 2008.4528529\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.153-164, June 21-25, 2008[doi>10.1109/ISCA.2008.35]\n", "Fengnian Xia, Lidija Sekaric, and Yurii Vlasov. 2007. Ultracompact optical buffers on a silicon chip. Nat Photonics 1, 1, 65--71.\n", "Yi Xu , Yu Du , Youtao Zhang , Jun Yang, A composite and scalable cache coherence protocol for large scale CMPs, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995941]\n", "Yi Xu , Jun Yang , Rami Melhem, Channel borrowing: an energy-efficient nanophotonic crossbar architecture with light-weight arbitration, Proceedings of the 26th ACM international conference on Supercomputing, June 25-29, 2012, San Servolo Island, Venice, Italy[doi>10.1145/2304576.2304595]\n", "Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Mo Kwai Hung, and Yuan Xie. 2009. 3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC). In Proceedings of the IEEE International Conference on 3D System Integration. 1--6. DOI:http://dx.doi.org/10.1109/3DIC.2009.5306588\n", "Yaoyao Ye , Jiang Xu , Xiaowen Wu , Wei Zhang , Weichen Liu , Mahdi Nikdast, A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.1, p.1-26, February 2012[doi>10.1145/2093145.2093150]\n", "Yaoyao Ye , Jiang Xu , Xiaowen Wu , Wei Zhang , Xuan Wang , Mahdi Nikdast , Zhehui Wang , Weichen Liu, Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.254-259, July 04-06, 2011[doi>10.1109/ISVLSI.2011.38]\n", "Yan Zheng, P. Lisherness, Ming Gao, J. Bovington, Kwang-Ting Cheng, Hong Wang, and Shiyuan Yang. 2012. Power-efficient calibration and reconfiguration for optical network-on-chip. IEEE/OSA J. Opt. Commun. Networking 4, 12, 955--966. DOI:http://dx.doi.org/10.1364/JOCN.4.000955\n"], "doi": "doi>10.1145/2600072", "ref_links": {}, "abstract": "Chip multiprocessor (CMP) is becoming an attractive platform for applications seeking both high performance and high energy efficiency. In large-scale CMPs, the communication efficiency among cores is crucial for the overall system performance and energy consumption. In this article, we propose a ring-based optical network-on-chip, called SUOR, to fulfill the communication requirement of CMPs. SUOR effectively explores the distinctive properties of optical signals and photonic devices, and dynamically partitions each data channel into multiple sections. Each section can be utilized independently to boost performance as well as reduce energy consumption. We develop a set of distributed control protocols and algorithms for SUOR, but physically allocate the corresponding cluster agents close to each other to benefit from the strengths of optical interconnects at long distances as well as electrical interconnects at short distances. Simulation results show that SUOR outperforms the alternative optical networks under a wide range of traffic patterns. For example, compared with MWSR design, SUOR achieves 2.58\u00d7 throughput as well as saves 64&percnt; energy consumption on average in a 256-core CMP. Compared with MWMR design, SUOR achieves 1.52\u00d7 throughput and reduces 73&percnt; energy consumption on average.", "authors": [{"name": "xiaowen wu", "link": "http://dl.acm.org/author_page.cfm?id=81466646319"}, {"name": "jiang xu", "link": "http://dl.acm.org/author_page.cfm?id=81502748336"}, {"name": "yaoyao ye", "link": "http://dl.acm.org/author_page.cfm?id=81490673088"}, {"name": "zhehui wang", "link": "http://dl.acm.org/author_page.cfm?id=81759019957"}, {"name": "mahdi nikdast", "link": "http://dl.acm.org/author_page.cfm?id=81466647225"}, {"name": "xuan wang", "link": "http://dl.acm.org/author_page.cfm?id=81490668920"}], "title": "SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor", "citations": [{"Name": "Luan H. K. Duong ", "Country": "france", "Affiliation": null}, {"Name": "Rafael K. V. Maeda ", "Country": "czech republic", "Affiliation": null}, {"Name": "Peng Yang ", "Country": "czech republic", "Affiliation": null}, {"Name": "Xiaowen Wu ", "Country": "czech republic", "Affiliation": null}, {"Name": "Zhe Wang ", "Country": "czech republic", "Affiliation": null}, {"Name": "Jiang Xu ", "Country": "czech republic", "Affiliation": null}, {"Name": "Zhehui Wang ", "Country": "czech republic", "Affiliation": null}, {"Name": "Haoran Li ", "Country": "czech republic", "Affiliation": null}, {"Name": "Luan H. K. Duong ", "Country": "czech republic", "Affiliation": null}, {"Name": "Zhifei Wang", "Country": "czech republic", "Affiliation": null}], "Metrics": {"Downloads (12 months)": "39\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "193\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong china", "city": "umm durman", "Name": "xiaowen wu"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong china", "city": "umm durman", "Name": "jiang xu"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong china", "city": "umm durman", "Name": "yaoyao ye"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong china", "city": "umm durman", "Name": "zhehui wang"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong china", "city": "umm durman", "Name": "mahdi nikdast"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong china", "city": "umm durman", "Name": "xuan wang"}]}, "Article No.: 27": {"references": ["E. Beigne, F. Clermidy, H. Lhermet, et al. 2009. An asynchronous power aware and adaptive NoC based circuit. IEEE J. Solid-State Circuits 44, 4, 1167--1177.\n", "Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]\n", "Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011\n", "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]\n", "Kevin Chang , Sujay Deb , Amlan Ganguly , Xinmin Yu , Suman Prasad Sah , Partha Pratim Pande , Benjamin Belzer , Deukhyoun Heo, Performance evaluation and design trade-offs for wireless network-on-chip architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-25, August 2012[doi>10.1145/2287696.2287706]\n", "Hsin-Chou Chi , Chih-Tsung Tang, A Deadlock-Free Routing Scheme for Interconnection Networks with Irregular Topologies, Proceedings of the 1997 International Conference on Parallel and Distributed Systems, p.88-95, December 11-13, 1997\n", "S. Deb, A. Ganguly, K. Chang, P. P. Pande, B. Belzer, and D. Heo. 2010. Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. In Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors. 73--80.\n", "S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo. 2012a. Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. ACM J. Emerg. Technol. Comput. Syst. 2, 2.\n", "Sujay Deb , Kevin Chang , Xinmin Yu , Suman Prasad Sah , Miralem Cosic , Amlan Ganguly , Partha Pratim Pande , Benjamin Belzer , Deukhyoun Heo, Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects, IEEE Transactions on Computers, v.62 n.12, p.2382-2396, December 2013[doi>10.1109/TC.2012.224]\n", "Sujay Deb , Kevin Chang , Miralem Cosic , Amlan Ganguly , Partha P. Pande , Deukhyoun Heo , Benjamin Belzer, CMOS compatible many-core noc architectures with multi-channel millimeter-wave wireless links, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206822]\n", "Dominic DiTomaso , Avinash Kodi , Savas Kaya , David Matolak, iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture, Proceedings of the 2011 IEEE 19th Annual Symposium on High Performance Interconnects, p.11-18, August 24-26, 2011[doi>10.1109/HOTI.2011.12]\n", "S. Dighe, S. Vangal, P. Aseron, et al. 2010. Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'10). 174--175.\n", "James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006[doi>10.1109/ISCA.2006.39]\n", "A. B. Floyd, C.-M. Hung, and K. K. O. 2002. Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters. IEEE J. Solid-State Circuits. 37, 5, 543--552.\n", "Amlan Ganguly , Kevin Chang , Sujay Deb , Partha Pratim Pande , Benjamin Belzer , Christof Teuscher, Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems, IEEE Transactions on Computers, v.60 n.10, p.1485-1502, October 2011[doi>10.1109/TC.2010.176]\n", "Amlan Ganguly , Paul Wettin , Kevin Chang , Partha Pande, Complex network inspired fault-tolerant NoC architectures with wireless links, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999974]\n", "Siddharth Garg , Diana Marculescu , Radu Marculescu, Technology-driven limits on runtime power management algorithms for multiprocessor systems-on-chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.4, p.1-17, October 2012[doi>10.1145/2367736.2367739]\n", "J. Howard. 2011. A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE J. Solid-State Circuits 46, 1.\n", "W. Jang, D. Ding, and A. Pan. 2008. A voltage-frequency island aware energy optimization frame-work for networks-on-chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.\n", "W. Kim, M. Gupta, G.-Y. Wei, and D. Brooks. 2008. System level analysis of fast, per-core dvfs using on-chip switching regulators. In Proceedings of the International Symposium on High Performance Computer Architecture. 123--134.\n", "Tushar Krishna , Amit Kumar , Patrick Chiang , Mattan Erez , Li-Shiuan Peh, NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.11-20, August 26-28, 2008[doi>10.1109/HOTI.2008.22]\n", "S. S. Kudva and R. Harjani. 2011. Fully-integrated on-Chip DC-DC converter with a 450X output range. IEEE J. Solid-State Circuits. 46, 8, 1940--1951.\n", "Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Toward Ideal On-Chip Communication Using Express Virtual Channels, IEEE Micro, v.28 n.1, p.80-90, January 2008[doi>10.1109/MM.2008.18]\n", "Amit Kumar , Li-Shiuan Peh , Niraj K. Jha, Token flow control, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.342-353, November 08-12, 2008[doi>10.1109/MICRO.2008.4771803]\n", "Suk-Bok Lee , Sai-Wang Tam , Ioannis Pefkianakis , Songwu Lu , M. Frank Chang , Chuanxiong Guo , Glenn Reinman , Chunyi Peng , Mishali Naik , Lixia Zhang , Jason Cong, A scalable micro wireless interconnect structure for CMPs, Proceedings of the 15th annual international conference on Mobile computing and networking, September 20-25, 2009, Beijing, China[doi>10.1145/1614320.1614345]\n", "Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]\n", "Jiong Luo , Niraj K. Jha , Li-Shiuan Peh, Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.4, p.427-437, April 2007[doi>10.1109/TVLSI.2007.893660]\n", "Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]\n", "Koushik Niyogi , Diana Marculescu, Speed and voltage selection for GALS systems based on voltage/frequency islands, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120852]\n", "U. Y. Ogras , R. Marculescu, Application-specific network-on-chip architecture customization via long-range link insertion, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.246-253, November 06-10, 2005, San Jose, CA\n", "Umit Y. Ogras , Radu Marculescu, \"It's a small world after all\": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]\n", "Umit Y. Ogras , Radu Marculescu , Diana Marculescu, Variation-adaptive feedback control for networks-on-chip with multiple clock domains, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391627]\n", "Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]\n", "T. Petermann and P. De Los Rios. 2005. Spatial small-world networks: a wiring cost perspective. arXiv:cond-mat/0501420v2.\n", "K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron. 2005. A case for thermal-aware floorplanning at the microarchitectural level. J. Instruction-Level Parallelism. 1--16.\n", "Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003\n", "Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Temperature-Aware On-Chip Networks, IEEE Micro, v.26 n.1, p.130-139, January 2006[doi>2006-02-17 02:00:03.800]\n", "Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]\n", "D. J. Watts and S. H. Strogatz. 1998. Collective dynamics of \u2018small-world\u2019 networks. Nature. 393, 440--442.\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]\n", "Dan Zhao , Yi Wang, SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1230-1245, September 2008[doi>10.1109/TC.2008.86]\n"], "doi": "doi>10.1145/2600074", "ref_links": {}, "abstract": "Wireless Network-on-Chip (WiNoC) has emerged as an enabling technology to design low power and high bandwidth massive multicore chips. WiNoCs based on small-world network architecture and designed with incorporating millimeter (mm)-wave on-chip wireless links offer significantly lower power and higher bandwidth compared to traditional mesh-based counterparts. In this mm-wave small-world WiNoC (mSWNoC), long distance communication predominately takes place through the wireless shortcuts whereas the short-range data exchange still occurs through the conventional metal wires. This results in performance advantages mainly stemming from using the wireless links as long-range shortcuts between far apart cores. This performance gain can be enhanced further if the wireline links and the processing cores of the WiNoC are optimized according to the traffic patterns and application workloads. In this work, we demonstrate that by incorporating both processor- and network-level dynamic voltage and frequency scaling (DVFS) in an mSWNoC, the power and thermal profiles can be improved without a significant impact on the overall execution time. We also show that depending on the applications, temperature hotspots can be formed either in the processing cores or in the network infrastructure. The proposed dual-level DVFS is capable of addressing both types of hotspots. In this work we will demonstrate how novel interconnect architectures enabled by the on-chip wireless links coupled with power management strategies can improve the energy and thermal characteristics of a NoC significantly.", "authors": [{"name": "jacob murray", "link": "http://dl.acm.org/author_page.cfm?id=81502747750"}, {"name": "teng lu", "link": "http://dl.acm.org/author_page.cfm?id=89558649157"}, {"name": "paul wettin", "link": "http://dl.acm.org/author_page.cfm?id=81486654995"}, {"name": "partha pratim pande", "link": "http://dl.acm.org/author_page.cfm?id=81319499120"}, {"name": "behrooz shirazi", "link": "http://dl.acm.org/author_page.cfm?id=81100289681"}], "title": "Dual-Level DVFS-Enabled Millimeter-Wave Wireless NoC Architectures", "citations": [], "Metrics": {"Downloads (12 months)": "37\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "287\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "jacob murray"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "teng lu"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "paul wettin"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "partha pratim pande"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "behrooz shirazi"}]}, "Article No.: 30": {"references": ["AMD. 2013. AMD Opteron 6000 Series Platform. http://www.amd.com/US/PRODUCTS/SERVER/PROCESSORS/6000-SERIES-PLATFORM/Pages/6000-series-platform.aspx.\n", "Shirish Bahirat , Sudeep Pasricha, Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629453]\n", "S. Bahirat and S. Pasricha. 2012. A particle swarm optimization approach for synthesizing application-specific hybrid photonic networks-on-chip. In Proceedings of the 13th International Symposium on Quality Electronic Design. 78--83.\n", "Kaustav Banerjee , Amit Mehrotra , Alberto Sangiovanni-Vincentelli , Chenming Hu, On thermal effects in deep sub-micron VLSI interconnects, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.885-891, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310093]\n", "Nick Barrow-Williams , Christian Fensch , Simon Moore, A communication characterisation of Splash-2 and Parsec, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.86-97, October 04-06, 2009[doi>10.1109/IISWC.2009.5306792]\n", "Sandro Bartolini , Paolo Grani, A Simple On-Chip Optical Interconnection for Improving Performance of Coherency Traffic in CMPs, Proceedings of the 2012 15th Euromicro Conference on Digital System Design, p.312-318, September 05-08, 2012[doi>10.1109/DSD.2012.13]\n", "Sandro Bartolini , Paolo Grani, Co-tuning of a hybrid electronic-optical network for reducing energy consumption in embedded CMPs, Proceedings of the First International Workshop on Many-core Embedded Systems, p.9-16, June 24-24, 2013, Tel-Aviv, Israel[doi>10.1145/2489068.2489070]\n", "C. Batten, A. Joshi, V. Stojanovic, and K. Asanovic. 2012. Designing chip-level nanophotonic interconnection networks. IEEE J. Emerging Sel. Top. Circuits Syst. 2, 2.\n", "Aleksandr Biberman and Keren Bergman. 2012. Optical interconnection networks for high-performance computing systems. Rep. Prog. Phys. 75, 4, 046402.\n", "Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]\n", "Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]\n", "M. Bri\u00e8re , B. Girodias , Y. Bouchebaba , G. Nicolescu , F. Mieyeville , F. Gaffiot , I. O'Connor, System level assessment of an optical NoC in an MPSoC platform, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Johnnie Chan and Keren Bergman. 2012. Photonic interconnection network architectures using wavelength-selective spatial routing for chip-scale communications. J. Opt. Commun. Netw. 4, 3, 189--201.\n", "Hossein Falaki , Ratul Mahajan , Srikanth Kandula , Dimitrios Lymberopoulos , Ramesh Govindan , Deborah Estrin, Diversity in smartphone usage, Proceedings of the 8th international conference on Mobile systems, applications, and services, June 15-18, 2010, San Francisco, California, USA[doi>10.1145/1814433.1814453]\n", "Hubertus Franke, Matthew Kirkwood, and Rusty Russell. 2002. Fuss, futexes and furwocks: Fast user-level locking in Linux. In Proceedings of the Ottawa Linux Summit.\n", "J. W. Goodman, F. J. Leonberger, S. Y. Kung, and R. A. Athale. 1984. Optical interconnections for VLSI systems. Proc. IEEE 72, 850--866.\n", "Gilbert Hendry , Shoaib Kamil , Aleksandr Biberman , Johnnie Chan , Benjamin G. Lee , Marghoob Mohiyuddin , Ankit Jain , Keren Bergman , Luca P. Carloni , John Kubiatowicz , Leonid Oliker , John Shalf, Analysis of photonic networks for a chip multiprocessor using scientific applications, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.104-113, May 10-13, 2009[doi>10.1109/NOCS.2009.5071458]\n", "ITRS. 2011. International Technology Roadmap for Semiconductors - Interconnection.\n", "Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: A Power-Area Simulator for Interconnection Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.191-196, January 2012[doi>10.1109/TVLSI.2010.2091686]\n", "Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, ACM SIGPLAN Notices, v.37 n.10, October 2002[doi>10.1145/605432.605420]\n", "Somayyeh Koohi , Alireza Shafaei , Shaahin Hessabi, An Optical Wavelength Switching Architecture for a High-Performance Low-Power Photonic NoC, Proceedings of the 2011 IEEE Workshops of International Conference on Advanced Information Networking and Applications, p.1-6, March 22-25, 2011[doi>10.1109/WAINA.2011.23]\n", "George Kurian , Jason E. Miller , James Psota , Jonathan Eastep , Jifeng Liu , Jurgen Michel , Lionel C. Kimerling , Anant Agarwal, ATAC: a 1000-core cache-coherent processor with on-chip optical network, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854332]\n", "S. Le Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, and P. Paulin. 2011. Optical ring network-on-chip (ORNoC): Architecture and design methodology. In Proceedings of the Design, Automation Test in Europe Conference and Exhibition. 1--6.\n", "Zheng Li , Jie Wu , Li Shang , Alan R. Mickelson , Manish Vachharajani , Dejan Filipovic , Wounjhang Park , Yihe Sun, A high-performance low-power nanophotonic on-chip network, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594305]\n", "Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]\n", "Ian O'Connor and Frederic Gaffiot. 2004. On-chip optical interconnect for low-power. In Ultra-Low Power Electronics and Design, E. Macii (Ed.), Kluwer, Dordrecht.\n", "Ian O'Connor , Dries Van Thourhout , Alberto Scandurra, Wavelength division multiplexed photonic layer on CMOS, Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop, p.33-36, January 25-25, 2012, Paris, France[doi>10.1145/2107763.2107772]\n", "Yan Pan, J. Kim, and G. Memik. 2010. FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar. In Proceedings of the IEEE 16th International Symposium onHigh Performance Computer Architecture (HPCA). 1--12.\n", "Yan Pan , Prabhat Kumar , John Kim , Gokhan Memik , Yu Zhang , Alok Choudhary, Firefly: illuminating future network-on-chip with nanophotonics, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555808]\n", "Sudeep Pasricha , Shirish Bahirat, OPAL: a multi-layer hybrid photonic NoC for 3D ICs, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.345-350, January 25-28, 2011, Yokohama, Japan\n", "Michele Petracca , Benjamin G. Lee , Keren Bergman , Luca P. Carloni, Design Exploration of Optical Interconnection Networks for Chip Multiprocessors, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.31-40, August 26-28, 2008[doi>10.1109/HOTI.2008.20]\n", "Alberto Ros, Manuel E. Acacio, and Jos M. Garca. 2008. Scalable directory organization for tiled CMP architectures. In Proceedings of the International Conference on Computer Design (CDES'08). 112--118.\n", "Samsung. 2013. Samsung Exynos 5 Octa. http://www.samsung.com.\n", "Ayse Yasemin Seydim. 1998. Wormhole routing in parallel computers. Tech. Rep., Southern Methodist University.\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]\n", "C. Smythe. 1999. ISO 8802/5 token ring local-area networks. Electron. Commun. Engineering J. 11, 4, 195--207.\n", "Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]\n", "S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. 2008. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS. IEEE J. Solid-State Circuits 43, 1, 29--41.\n", "Dana Vantrease , Nathan Binkert , Robert Schreiber , Mikko H. Lipasti, Light speed arbitration and flow control for nanophotonic interconnects, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669152]\n", "Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, ACM SIGARCH Computer Architecture News, v.36 n.3, p.153-164, June 2008[doi>10.1145/1394608.1382135]\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, ACM SIGARCH Computer Architecture News, v.23 n.2, p.24-36, May 1995[doi>10.1145/225830.223990]\n", "Yi Xu , Yu Du , Youtao Zhang , Jun Yang, A composite and scalable cache coherence protocol for large scale CMPs, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995941]\n", "Xuezhe Zheng et al. 2011. Ultra-efficient 10Gb/s hybrid integrated silicon photonic transmitter and receiver. Opt. Express 19, 6, 5172--5186.\n"], "doi": "doi>10.1145/2602155", "ref_links": {"32": "http://www.samsung.com.", "0": "http://www.amd.com/US/PRODUCTS/SERVER/PROCESSORS/6000-SERIES-PLATFORM/Pages/6000-series-platform.aspx."}, "abstract": "Nanophotonic is a promising solution for on-chip interconnection due to its intrinsic low-latency and low-power features. Future tiled chip multiprocessors (CMPs) for richclientdevices can receive energy benefits from this technology but we show that great care has to be put in the integration of the various involved facets to avoid queuing and serialization issues and obtain the rated potential advantages.We evaluate different management strategies for accessing a simple, shared photonic path (ring), working in conjunctions with a standard electronic mesh or alone, in a tiled CMP. Our results highlight that a careful selection of the most latency-critical messages to be routed in photonics and the use of a conflict-free access scheme is crucial for obtaining performance/power advantages when the available bandwidth is limited.We identify the design point where all the traffic can be routed on the photonic path and thus the electronic network can be suppressed. At this point, the ring achieves 20--25&percnt; speedup and 84&percnt; energy consumption improvement over the electronic baseline.Then we investigate the same trade-offs when the number of rings is increased up to eight, allowing to raise performance benefits up to 40&percnt; or reaching up to 80&percnt; energy reduction. We finally explore the effects of deploying a given optical parallelism split between a higher number of waveguides for further improving energy savings.", "authors": [{"name": "paolo grani", "link": "http://dl.acm.org/author_page.cfm?id=81552578256"}, {"name": "sandro bartolini", "link": "http://dl.acm.org/author_page.cfm?id=81100312620"}], "title": "Design Options for Optical Ring Interconnect in Future Client Devices", "citations": [], "Metrics": {"Downloads (12 months)": "45\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "336\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "italy", "university": "university of siena", "affiliation_string": "university of siena siena italy", "city": "siena", "Name": "paolo grani"}, {"country": "italy", "university": "university of siena", "affiliation_string": "university of siena siena italy", "city": "siena", "Name": "sandro bartolini"}]}, "Article No.: 28": {"references": ["Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]\n", "Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011\n", "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]\n", "Kevin Chang , Sujay Deb , Amlan Ganguly , Xinmin Yu , Suman Prasad Sah , Partha Pratim Pande , Benjamin Belzer , Deukhyoun Heo, Performance evaluation and design trade-offs for wireless network-on-chip architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-25, August 2012[doi>10.1145/2287696.2287706]\n", "Hsin-Chou Chi , Chih-Tsung Tang, A Deadlock-Free Routing Scheme for Interconnection Networks with Irregular Topologies, Proceedings of the 1997 International Conference on Parallel and Distributed Systems, p.88-95, December 11-13, 1997\n", "S. Deb, A. Ganguly, K. Chang, P. P. Pande, B. Beizer, and D. Heo. 2010. Enhancing Performance of Network-on-Chip Architectures with Millimeter-Wave Wireless Interconnects. In Proceedings of the IEEE International Conference on Application-specific Systems Architectures and Processors. 73--80.\n", "Dominic DiTomaso , Avinash Kodi , Savas Kaya , David Matolak, iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture, Proceedings of the 2011 IEEE 19th Annual Symposium on High Performance Interconnects, p.11-18, August 24-26, 2011[doi>10.1109/HOTI.2011.12]\n", "Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002\n", "Amlan Ganguly , Kevin Chang , Sujay Deb , Partha Pratim Pande , Benjamin Belzer , Christof Teuscher, Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems, IEEE Transactions on Computers, v.60 n.10, p.1485-1502, October 2011[doi>10.1109/TC.2010.176]\n", "Amlan Ganguly , Paul Wettin , Kevin Chang , Partha Pande, Complex network inspired fault-tolerant NoC architectures with wireless links, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999974]\n", "M. El Chammas and B. Murmann. 2011. A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. IEEE J. Solid-State Circuits 46, 4, 838--847.\n", "Suk-Bok Lee , Sai-Wang Tam , Ioannis Pefkianakis , Songwu Lu , M. Frank Chang , Chuanxiong Guo , Glenn Reinman , Chunyi Peng , Mishali Naik , Lixia Zhang , Jason Cong, A scalable micro wireless interconnect structure for CMPs, Proceedings of the 15th annual international conference on Mobile computing and networking, September 20-25, 2009, Beijing, China[doi>10.1145/1614320.1614345]\n", "J. Lin, H. Wu, Y. Su, L. Gao, and A. Sugavanam. 2007. Communication Using Antennas Fabricated in Silicon Integrated Circuits. IEEE J. Solid-State Circuits 42, 8, 1678--1687.\n", "Olav Lysne , Tor Skeie , Sven-Arne Reinemo , Ingebjorg Theiss, Layered Routing in Irregular Networks, IEEE Transactions on Parallel and Distributed Systems, v.17 n.1, p.51-65, January 2006[doi>10.1109/TPDS.2006.12]\n", "Umit Y. Ogras , Radu Marculescu, \"It's a small world after all\": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]\n", "Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]\n", "T. Petermann and P. De Los Rios. 2005. Spatial small-world networks: a wiring cost perspective. arXiv: condmat/0501420v2.\n", "M. Pursley. 1977. Performance evaluation for phase-coded spread-spectrum multiple-access communication: Part I: System analysis. IEEE Trans. Commun. 25, 8, 795--799.\n", "Y. Shang, D. Cai, W. Fei, H. Yu, and J. Ren. 2012. An 8mW ultra low power 60GHz direct-conversion receiver with 55dB gain and 4.9dB noise figure in 65nm CMOS. In Proceedings of the IEEE International Symposium on Radio-Frequency Integration Technology. 47--49.\n", "C. Teuscher. 2007. Nature-Inspired Interconnects for Self-Assembled Large-Scale Network-on-Chip Designs. Chaos 17, 2, 026106.\n", "A. Tomkins, R. A. Aroca, T. Yamamoto, S. T. Nicolson, Y. Doi, and S. P. Voinigescu. 2009. A zero-IF 60 GHz 65 nm CMOS transceiver with direct BPSK modulation demonstrating up to 6 Gb/s data rates over a 2 m wireless link. IEEE J. Solid State Circuits 44, 8, 2085--2099.\n", "Xin Wang , Tapani Ahonen , Jari Nurmi, Applying CDMA technique to network-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1091-1100, October 2007[doi>10.1109/TVLSI.2007.903914]\n", "D. J. Watts and S. H. Strogatz. 1998. Collective dynamics of \u2018small-world\u2019 networks. Nature 393, 440--442.\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]\n", "Y. P. Zhang, Z. M. Chen, and M. Sun. 2007. Propagation mechanisms of radio waves over intra-chip channels with integrated antennas: Frequency-domain measurements and time-domain analysis. IEEE Trans. Antennas Propag. 55, 10, 2900--2906.\n", "Dan Zhao , Yi Wang, SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1230-1245, September 2008[doi>10.1109/TC.2008.86]\n", "Dan Zhao , Yi Wang , Jian Li , Takamaro Kikkawa, Design of multi-channel wireless NoC to improve on-chip communication capacity, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999975]\n", "Dan Zhao , Ruizhe Wu, Overlaid Mesh Topology Design and Deadlock Free Routing in Wireless Network-on-Chip, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.27-34, May 09-11, 2012[doi>10.1109/NOCS.2012.11]\n"], "doi": "doi>10.1145/2536778", "ref_links": {}, "abstract": "Multihop communication links in conventional Networks-on-Chips (NoCs) results in lower rates of data transfer and higher energy dissipation. Long-range millimeter-wave wireless interconnects were envisioned to alleviate this problem. However, the available bandwidth of the wireless channels is limited and hence an efficient media access control (MAC) scheme is required to enhance the utilization of the available bandwidth. In this article we show that with multiple simultaneous access of the shared wireless medium using a Code Division Multiple Access (CDMA) scheme the peak performance can be improved significantly while lowering energy dissipation in data transfer compared to the conventional wireline counterparts as well as state-of-the-art Wireless NoCs using similar technologies. We present a thorough analysis of the reliability in data transfer using the CDMA based wireless links and show that a reliability-aware architecture design with CDMA based wireless links can lower the energy dissipation in NoC fabrics without compromising the achievable robustness.", "authors": [{"name": "vineeth vijayakumaran", "link": "http://dl.acm.org/author_page.cfm?id=89558650857"}, {"name": "manoj prashanth yuvaraj", "link": "http://dl.acm.org/author_page.cfm?id=89558758357"}, {"name": "naseef mansoor", "link": "http://dl.acm.org/author_page.cfm?id=89558676457"}, {"name": "nishad nerurkar", "link": "http://dl.acm.org/author_page.cfm?id=89558640957"}, {"name": "amlan ganguly", "link": "http://dl.acm.org/author_page.cfm?id=81317493596"}, {"name": "andres kwasinski", "link": "http://dl.acm.org/author_page.cfm?id=81421597340"}], "title": "CDMA Enabled Wireless Network-on-Chip", "citations": [], "Metrics": {"Downloads (12 months)": "65\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "296\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "vineeth vijayakumaran"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "manoj prashanth yuvaraj"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "naseef mansoor"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "nishad nerurkar"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "amlan ganguly"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "andres kwasinski"}]}, "Article No.: 31": {"references": ["C. Bienia, S. Kumar, J. P. Singh, and K. Li. 2008. The PARSEC Benchmark Suite: Characterization and architectural implications. Princeton University Tech. Rep. TR-811-08.\n", "Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970[doi>10.1145/362686.362692]\n", "William A. Brant, Michael E. Nielson, and Edde Tin-Shek Tang. 1998. Power failure responsive apparatus and method having a shadow dram, a flash ROM, an auxiliary battery, and a controller. US Patent 5,799,200.\n", "Jie Chen , Ron C. Chiang , H. Howie Huang , Guru Venkataramani, Energy-aware writes to non-volatile main memory, ACM SIGOPS Operating Systems Review, v.45 n.3, December 2011[doi>10.1145/2094091.2094104]\n", "Jie Chen , Guru Venkataramani , H. Howie Huang, RePRAM: Re-cycling PRAM faulty blocks for extended lifetime, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-12, June 25-28, 2012\n", "Jie Chen , Zachary Winter , Guru Venkataramani , H. Howie Huang, rPRAM: Exploring Redundancy Techniques to Improve Lifetime of PCM-based Main Memory, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.201-202, October 10-14, 2011[doi>10.1109/PACT.2011.40]\n", "Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]\n", "Dave Hayslett. 2011. System z redundant array of independent memory. IBM SWG Competitive Project Office.\n", "Hewlett-Packard. 2010. CACTI 5.3. http://quid.hpl.hp.com:9081/cacti/.\n", "Intel Corporation. 2010. Intel Core I7-920 processor. http://ark.intel.com/Product.aspx&quest;id&equals;37147.\n", "Engin Ipek , Jeremy Condit , Edmund B. Nightingale , Doug Burger , Thomas Moscibroda, Dynamically replicated memory: building reliable systems from nanoscale resistive memories, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736023]\n", "ITRS. 2007. International Technology Roadmap for Semiconductors. http://www.itrs.net.\n", "Lei Jiang , Yu Du , Youtao Zhang , Bruce R. Childers , Jun Yang, LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems&Networks;, p.221-232, June 27-30, 2011[doi>10.1109/DSN.2011.5958221]\n", "Nikolai Joukov , Arun M. Krishnakumar , Chaitanya Patti , Abhishek Rai , Sunil Satnur , Avishay Traeger , Erez Zadok, RAIF: Redundant Array of Independent Filesystems, Proceedings of the 24th IEEE Conference on Mass Storage Systems and Technologies, p.199-214, September 24-27, 2007[doi>10.1109/MSST.2007.30]\n", "Randy H. Katz, RAID: A Personal Recollection of How Storage Became a System, IEEE Annals of the History of Computing, v.32 n.4, p.82-87, October 2010[doi>10.1109/MAHC.2010.66]\n", "Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]\n", "Rami Melhem , Rakan Maddah , Sangyeun Cho, RDIS: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-12, June 25-28, 2012\n", "Numonyx. 2009. Phase Change Memory: A new memory to enable new memory usage models. White Paper. http://www.numonyx.com/.\n", "David A. Patterson , Garth Gibson , Randy H. Katz, A case for redundant arrays of inexpensive disks (RAID), Proceedings of the 1988 ACM SIGMOD international conference on Management of data, p.109-116, June 01-03, 1988, Chicago, Illinois, USA[doi>10.1145/50202.50214]\n", "Feng Qin , Shan Lu , Yuanyuan Zhou, SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.291-302, February 12-16, 2005[doi>10.1109/HPCA.2005.29]\n", "Moinuddin K. Qureshi, Pay-As-You-Go: low-overhead hard-error correction for phase change memories, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155658]\n", "Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]\n", "Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]\n", "S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]\n", "Jose Renau, B. Fraguela, J. Tuck, et al. 2006. SESC. http://sesc.sourceforge.net.\n", "Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]\n", "Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]\n", "Nak Hee Seong , Dong Hyuk Woo , Vijayalakshmi Srinivasan , Jude A. Rivers , Hsien-Hsin S. Lee, SAFER: Stuck-At-Fault Error Recovery for Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.115-124, December 04-08, 2010[doi>10.1109/MICRO.2010.46]\n", "Standard Performance Evaluation Corporation. 2006. SPEC benchmarks. http://www.spec.org.\n", "Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815973]\n", "John Wilkes , Richard Golding , Carl Staelin , Tim Sullivan, The HP AutoRAID hierarchical storage system, ACM Transactions on Computer Systems (TOCS), v.14 n.1, p.108-136, Feb. 1996[doi>10.1145/225535.225539]\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]\n", "B. Yang, J. Lee, J. Kim, J. Cho, S. Lee, and B. Yu. 2007. A low power phase change random access memory using a data comparison write scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems.\n", "Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011\n", "Wangyuan Zhang , Tao Li, Characterizing and mitigating the impact of process variations on phase change based memory systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669116]\n", "Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]\n"], "doi": "doi>10.1145/2602156", "ref_links": {"9": "http://ark.intel.com/Product.aspx&quest;id&equals;37147.", "11": "http://www.itrs.net.", "17": "http://www.numonyx.com/.", "28": "http://www.spec.org.", "8": "http://quid.hpl.hp.com:9081/cacti/.", "24": "http://sesc.sourceforge.net."}, "abstract": "DRAM technology challenges have increased the necessity to adapt to the emerging memory technologies like Phase-Change Memory (PCM or PRAM). While such emerging technologies provide benefits like storage density, nonvolatility, and low energy consumption, they are constrained by limited write endurance that becomes more pronounced with process variation. In this article, we explore a novel PRAM-based main memory system which resuscitates a group of faulty pages in a cost-effective manner to significantly extend the PCM main memory lifetime while minimizing the performance impact. In particular, we explore three different dimensions of dynamic redundancy levels and group sizes, and design low-cost hardware and software support for our proposed schemes. We aim to have minimal hardware modifications (that have less than 1&percnt; on-chip and off-chip area overheads). Also, our schemes can improve the PRAM lifetime by up to 105\u00d7 (times) over a chip with no error correction capabilities, and outperform prior schemes such as DRM and ECP at a small fraction of the hardware cost. The performance overhead resulting from our scheme is less than 8&percnt; on average across 21 applications from SPEC2006, Splash-2, and PARSEC benchmark suites.", "authors": [{"name": "jie chen", "link": "http://dl.acm.org/author_page.cfm?id=89558793957"}, {"name": "guru venkataramani", "link": "http://dl.acm.org/author_page.cfm?id=81319503238"}, {"name": "h howie huang", "link": "http://dl.acm.org/author_page.cfm?id=81361601630"}], "title": "Exploring Dynamic Redundancy to Resuscitate Faulty PCM Blocks", "citations": [], "Metrics": {"Downloads (12 months)": "34\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "132\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "george washington university washington dc", "city": "washington", "Name": "jie chen"}, {"country": "United States", "university": null, "affiliation_string": "george washington university washington dc", "city": "washington", "Name": "guru venkataramani"}, {"country": "United States", "university": null, "affiliation_string": "george washington university washington dc", "city": "washington", "Name": "h howie huang"}]}}, "date": {"month": "May", "year": "2014"}}, "Issue1": {"articles": {"Article No.: 8": {"references": ["Edward N. Adams, Optimizing preventive service of software products, IBM Journal of Research and Development, v.28 n.1, p.2-14, January 1984[doi>10.1147/rd.281.0002]\n", "Javier Alonso , Lluis Belanche , Dimiter R. Avresky, Predicting Software Anomalies Using Machine Learning Techniques, Proceedings of the 2011 IEEE 10th International Symposium on Network Computing and Applications, p.163-170, August 25-27, 2011[doi>10.1109/NCA.2011.29]\n", "Javier Alonso , Rivalino Matias , Elder Vicente , Ana M. Carvalho , Kishor Trivedi, A Comparative Evaluation of Software Rejuvenation Strategies, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.26-31, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.16]\n", "Alonso, J., Torres, J., Berral, J., and Gavald\u00e0, R. 2010. J2ee instrumentation for software aging root cause application component determination with ASPECTJ. In Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW'10).\n", "Ermeson C. Andrade , Fumio Machida , Dong-Seong Kim , Kishor S. Trivedi, Modeling and Analyzing Server System with Rejuvenation through SysML and Stochastic Reward Nets, Proceedings of the 2011 Sixth International Conference on Availability, Reliability and Security, p.161-168, August 22-26, 2011[doi>10.1109/ARES.2011.28]\n", "Andrzejak, A. and Silva, L. 2007. Deterministic models of software aging and optimal rejuvenation schedules. In Proceedings of the 10th IFIP/IEEE International Symposium on Integrated Network Management 2007 (IM'07). 159--168.\n", "Andrzejak, L. and Silva, A. 2008. Using machine learning for non-intrusive modeling and prediction of software aging. In Proceedings of the IEEE Network Operations and Management Symposium.\n", "Jo\u00e3o Antunes , Nuno Ferreira Neves , Paulo Jorge Ver\u00edssimo, Detection and Prediction of Resource-Exhaustion Vulnerabilities, Proceedings of the 2008 19th International Symposium on Software Reliability Engineering, p.87-96, November 10-14, 2008[doi>10.1109/ISSRE.2008.47]\n", "Jean Araujo , Rubens Matos , Paulo Maciel , Rivalino Matias , Ibrahim Beicker, Experimental evaluation of software aging effects on the eucalyptus cloud computing infrastructure, Proceedings of the Middleware 2011 Industry Track Workshop, p.1-7, December 12-12, 2011, Lisbon, Portugal[doi>10.1145/2090181.2090185]\n", "Jean Araujo , Rubens Matos , Paulo Maciel , Francisco Vieira , Rivalino Matias , Kishor S. Trivedi, Software Rejuvenation in Eucalyptus Cloud Computing Infrastructure: A Method Based on Time Series Forecasting and Multiple Thresholds, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.38-43, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.18]\n", "Khin Mi Mi Aung , Kiejin Park , Jong Sou Park, A model of ITS using cold standby cluster, Proceedings of the 8th international conference on Asian Digital Libraries: implementing strategies and sharing experiences, December 12-15, 2005, Bangkok, Thailand[doi>10.1007/11599517_1]\n", "Algirdas Avizienis , Jean-Claude Laprie , Brian Randell , Carl Landwehr, Basic Concepts and Taxonomy of Dependable and Secure Computing, IEEE Transactions on Dependable and Secure Computing, v.1 n.1, p.11-33, January 2004[doi>10.1109/TDSC.2004.2]\n", "Alberto Avritzer , Andr\u00e9 Bondi , Elaine J. Weyuker, Ensuring system performance for cluster and single server systems, Journal of Systems and Software, v.80 n.4, p.441-454, April, 2007[doi>10.1016/j.jss.2006.07.020]\n", "Alberto Avritzer , Elaine J. Weyuker, Monitoring Smoothly Degrading Systems for Increased Dependability, Empirical Software Engineering, v.2 n.1, p.59-77, 1997[doi>10.1023/A:1009794200077]\n", "Alberto Avritzer , Elaine J. Weyuker, The Role of Modeling in the Performance Testing of E-Commerce Applications, IEEE Transactions on Software Engineering, v.30 n.12, p.1072-1083, December 2004[doi>10.1109/TSE.2004.107]\n", "Baker, M. and Sullivan, M. 1992. The recovery box: Using fast recovery to provide high availability in the UNIX environment. In Proceedings of the Summer 1992 USENIX Conference. 31--43.\n", "Balakrishnan, M., Puliafito, A., Trivedi, K., and Viniotis, Y. 1997. Buffer losses vs. deadline violations for abr traffic in an atm switch: a computational approach. Telecommun. Syst. 7, 1--3, 105--123.\n", "Bao, Y., Sun, X., and Trivedi, K. 2005. A workload-based analysis of software aging, and rejuvenation. IEEE Trans. Reliability 54, 3.\n", "Bernstein, L. 1993. Innovative technologies for preventing network outages. AT&T; Tech J. 72, 4, 4--10.\n", "Bernstein, L. and Kintala, C. 2004. Software rejuvenation. CrossTalk 17, 8, 23--26.\n", "Bobbio, A. and Sereno, M. 1998. Fine grained software rejuvenation models. In Proceedings of the IEEE International Computer Performance and Dependability Symposium, 1998 (IPDS'98). IEEE, 4--12.\n", "Andrea Bobbio , Matteo Sereno , Cosimo Anglano, Fine grained software degradation models for optimal rejuvenation policies, Performance Evaluation, v.46 n.1, p.45-62, September 2001[doi>10.1016/S0166-5316(01)00037-2]\n", "Michael D. Bond , Kathryn S. McKinley, Tolerating memory leaks, Proceedings of the 23rd ACM SIGPLAN conference on Object-oriented programming systems languages and applications, October 19-23, 2008, Nashville, TN, USA[doi>10.1145/1449764.1449774]\n", "Antonio Bovenzi , Domenico Cotroneo , Roberto Pietrantuono , Stefano Russo, Workload Characterization for Software Aging Analysis, Proceedings of the 2011 IEEE 22nd International Symposium on Software Reliability Engineering, p.240-249, November 29-December 02, 2011[doi>10.1109/ISSRE.2011.18]\n", "George Candea , James Cutler , Armando Fox , Rushabh Doshi , Priyank Garg , Rakesh Gowda, Reducing Recovery Time in a Small Recursively Restartable System, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.605-614, June 23-26, 2002\n", "George Candea , Shinichi Kawamoto , Yuichi Fujiki , Greg Friedman , Armando Fox, Microreboot \u2014 A technique for cheap recovery, Proceedings of the 6th conference on Symposium on Opearting Systems Design & Implementation, p.3-3, December 06-08, 2004, San Francisco, CA\n", "G. Carrozza , D. Cotroneo , R. Natella , A. Pecchia , S. Russo, Memory leak analysis of mission-critical middleware, Journal of Systems and Software, v.83 n.9, p.1556-1567, September, 2010[doi>10.1016/j.jss.2010.05.027]\n", "Karen J. Cassidy , Kenny C. Gross , Amir Malekpour, Advanced Pattern Recognition for Detection of Complex Software Aging Phenomena in Online Transaction Processing Servers, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.478-482, June 23-26, 2002\n", "V. Castelli , R. E. Harper , P. Heidelberger , S. W. Hunter , K. S. Trivedi , K. Vaidyanathan , W. P. Zeggert, Proactive management of software aging, IBM Journal of Research and Development, v.45 n.2, p.311-332, March 2001[doi>10.1147/rd.452.0311]\n", "Ram Chillarege, Understanding Bohr-Mandel Bugs through ODC Triggers and a Case Study with Empirical Estimations of Their Field Proportion, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.7-13, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.17]\n", "Domenico Cotroneo , Roberto Natella , Roberto Pietrantuono , Stefano Russo, Software Aging Analysis of the Linux Operating System, Proceedings of the 2010 IEEE 21st International Symposium on Software Reliability Engineering, p.71-80, November 01-04, 2010[doi>10.1109/ISSRE.2010.24]\n", "Domenico Cotroneo , Roberto Natella , Roberto Pietrantuono , Stefano Russo, Software Aging and Rejuvenation: Where We Are and Where We Are Going, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.1-6, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.15]\n", "Cotroneo, D., Orlando, S., Pietrantuono, R., and Russo, S. 2011b. A measurement-based ageing analysis of the JVM. Softw. Test. Verif. Reliab.\n", "Domenico Cotroneo , Salvatore Orlando , Stefano Russo, Characterizing Aging Phenomena of the Java Virtual Machine, Proceedings of the 26th IEEE International Symposium on Reliable Distributed Systems, p.127-136, October 10-12, 2007\n", "Benjamin Cox , David Evans , Adrian Filipi , Jonathan Rowanhill , Wei Hu , Jack Davidson , John Knight , Anh Nguyen-Tuong , Jason Hiser, N-variant systems: a secretless framework for security through diversity, Proceedings of the 15th conference on USENIX Security Symposium, July 31-August 04, 2006, Vancouver, B.C., Canada\n", "Xiaozhi Du , Yong Qi , Di Hou , Ying Chen , Xiao Zhong, Modeling and Performance Analysis of Software Rejuvenation Policies for Multiple Degradation Systems, Proceedings of the 2009 33rd Annual IEEE International Computer Software and Applications Conference, p.240-245, July 20-24, 2009[doi>10.1109/COMPSAC.2009.39]\n", "Hiroyuki Eto , Tadashi Dohi , Jianhua Ma, Simulation-Based Optimization Approach for Software Cost Model with Rejuvenation, Proceedings of the 5th international conference on Autonomic and Trusted Computing, June 23-25, 2008, Oslo, Norway[doi>10.1007/978-3-540-69295-9_18]\n", "Tais B. Ferreira , Rivalino Matias , Autran Macedo , Lucio B. Araujo, An Experimental Study on Memory Allocators in Multicore and Multithreaded Applications, Proceedings of the 2011 12th International Conference on Parallel and Distributed Computing, Applications and Technologies, p.92-98, October 20-22, 2011[doi>10.1109/PDCAT.2011.18]\n", "Kiev Gama , Didier Donsez, Service Coroner: A Diagnostic Tool for Locating OSGi Stale References, Proceedings of the 2008 34th Euromicro Conference Software Engineering and Advanced Applications, p.108-115, September 03-05, 2008[doi>10.1109/SEAA.2008.32]\n", "Sachin Garg , Yennun Huang , Chandra Kintala , Kishor S. Trivedi, Minimizing completion time of a program by checkpointing and rejuvenation, ACM SIGMETRICS Performance Evaluation Review, v.24 n.1, p.252-261, May 1996[doi>10.1145/233008.233050]\n", "Garg, S., Puliafito, A., Telek, M., and Trivedi, K. 1995. Analysis of software rejuvenation using Markov regenerative stochastic Petri net. In Proceedings of the 6th International Symposium on Software Reliability Engineering, 1995.\n", "Sachin Garg , Antonio Puliafito , Mikl\u00f3s Telek , Kishor Trivedi, Analysis of Preventive Maintenance in Transactions Based Software Systems, IEEE Transactions on Computers, v.47 n.1, p.96-107, January 1998[doi>10.1109/12.656092]\n", "S. Garg , A. Van Moorsel , K. Vaidyanathan , K. S. Trivedi, A Methodology for Detection and Estimation of Software Aging, Proceedings of the The Ninth International Symposium on Software Reliability Engineering, p.283, November 04-07, 1998\n", "Gray, J. 1985. Why do computers stop and what can be done about it&quest; In Proceedings of the Symposium on Reliability in Distributed Software and Database Systems. 3--11.\n", "Grottke, M., Li, L., Vaidyanathan, K., and Trivedi, K. 2006. Analysis of software aging in a web server. IEEE Trans. Reliab. 55, 3.\n", "Grottke, M., Matias, R., and Trivedi, K. 2008. The fundamentals of software aging. In Proceedings of the IEEE International Conference on Software Reliability Engineering Workshops, 2008.\n", "Grottke, M., Nikora, A., and Trivedi, K. 2010. An empirical investigation of fault types in space mission system software. In Proceedings of the 2010 International Conference on Dependable Systems and Networks (DSN).\n", "David L. Heine , Monica S. Lam, Static detection of leaks in polymorphic containers, Proceedings of the 28th international conference on Software engineering, May 20-28, 2006, Shanghai, China[doi>10.1145/1134285.1134321]\n", "Hoffmann, G., Trivedi, K., and Malek, M. 2007. A best practice guide to resource forecasting for computing systems. IEEE Trans. Reliab. 56, 4.\n", "Yih Huang , David Arsenault , Arun Sood, SCIT-DNS: critical infrastructure protection through secure DNS server dynamic updates, Journal of High Speed Networks, v.15 n.1, p.5-19, January 2006\n", "Yennun Huang , P. Emerald Chung , Chandra Kintala , Chung-Yih Wang , De-Ron Liang, NT-SwiFT: software implemented fault tolerance on windows NT, Proceedings of the 2nd conference on USENIX Windows NT Symposium, p.6-6, August 03-04, 1998, Seattle, Washington\n", "Huang, Y. and Kintala, C. 1993. Software implemented fault tolerance: Technologies and experience. In Proceedings of the 1993 IEEE International Symposium on Fault-Tolerant Computing.\n", "Nick Kolettis , N. Dudley Fulton, Software Rejuvenation: Analysis, Module and Applications, Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p.381, June 27-30, 1995\n", "Huang, Y., Kintala, C. M. R., Bernstein, L., and Wang, Y.-M. 1996. Components for software fault tolerance and rejuvenation. AT&T; Tech. J. 75, 2, 29--37.\n", "Jinkyu Jeong , Euiseong Seo , Jeonghwan Choi , Hwanju Kim , Heeseung Jo , Joonwon Lee, KAL: kernel-assisted non-invasive memory leak tolerance with a general-purpose memory allocator, Software\u2014Practice & Experience, v.40 n.8, p.605-625, July 2010[doi>10.1002/spe.v40:8]\n", "Yun-Fei Jia , Lei Zhao , Kai-Yuan Cai, A Nonlinear Approach to Modeling of Software Aging in a Web Server, Proceedings of the 2008 15th Asia-Pacific Software Engineering Conference, p.77-84, December 03-05, 2008[doi>10.1109/APSEC.2008.38]\n", "Yungbum Jung , Kwangkeun Yi, Practical memory leak detector based on parameterized procedural summaries, Proceedings of the 7th international symposium on Memory management, June 07-08, 2008, Tucson, AZ, USA[doi>10.1145/1375634.1375653]\n", "Can We Learn Anything from Hardware Preventive Maintenance?, Proceedings of the Seventh International Conference on Engineering of Complex Computer Systems, p.106, June 11-13, 2001\n", "Emre Kiciman , Benjamin Livshits, AjaxScope: a platform for remotely monitoring the client-side behavior of web 2.0 applications, Proceedings of twenty-first ACM SIGOPS symposium on Operating systems principles, October 14-17, 2007, Stevenson, Washington, USA[doi>10.1145/1294261.1294264]\n", "Dong Seong Kim , Chung Su Yang , Jong Sou Park, Adaptation Mechanisms for Survivable Sensor Networks against Denial of Service Attack, Proceedings of the The Second International Conference on Availability, Reliability and Security, p.575-579, April 10-13, 2007[doi>10.1109/ARES.2007.32]\n", "Kenichi Kourai, CacheMind: Fast performance recovery using a virtual machine monitor, Proceedings of the 2010 International Conference on Dependable Systems and Networks Workshops (DSN-W), p.86-92, June 28-July 01, 2010[doi>10.1109/DSNW.2010.5542614]\n", "Kenichi Kourai , Shigeru Chiba, A Fast Rejuvenation Technique for Server Consolidation with Virtual Machines, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.245-255, June 25-28, 2007[doi>10.1109/DSN.2007.6]\n", "Kenichi Kourai , Shigeru Chiba, Fast Software Rejuvenation of Virtual Machine Monitors, IEEE Transactions on Dependable and Secure Computing, v.8 n.6, p.839-851, November 2011[doi>10.1109/TDSC.2010.20]\n", "V. P. Koutras , A. N. Platis, Modeling Perfect and Minimal Rejuvenation for Client Server Systems with Heterogeneous Load, Proceedings of the 2008 14th IEEE Pacific Rim International Symposium on Dependable Computing, p.95-103, December 15-17, 2008[doi>10.1109/PRDC.2008.22]\n", "V. P. Koutras , A. N. Platis, Applying Partial and Full Rejuvenation in Different Degradation Levels, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.20-25, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.14]\n", "Lei Li , Kalyanaraman Vaidyanathan , Kishor S. Trivedi, An Approach for Estimation of Software Aging in a Web Server, Proceedings of the 2002 International Symposium on Empirical Software Engineering, p.91, October 03-04, 2002\n", "Yun Liu , Yue Ma , James J. Han , Haim Levendel , Kishor S. Trivedi, A proactive approach towards always-on availability in broadband cable networks, Computer Communications, v.28 n.1, p.51-64, January, 2005[doi>10.1016/j.comcom.2004.08.022]\n", "Yun Liu , Kishor S. Trivedi , Yue Ma , James J. Han , Haim Levendel, Modeling and Analysis of Software Rejuvenation in Cable Modem Termination Systems, Proceedings of the 13th International Symposium on Software Reliability Engineering, p.159, November 12-15, 2002\n", "Macedo, A., Ferreira, T., and Matias, R. 2010. The mechanics of memory-related software aging. In Proceedings of the IEEE 2nd International Workshop on Software Aging and Rejuvenation (WoSAR), 2010.\n", "Machida, F., Kim, D. S., and Trivedi, K. 2010. Modeling and analysis of software rejuvenation in a server virtualized system. In Proceedings of the IEEE 2nd International Workshop on Software Aging and Rejuvenation (WoSAR), 2010.\n", "Fumio Machida , Victor F. Nicola , Kishor S. Trivedi, Job Completion Time on a Virtualized Server Subject to Software Aging and Rejuvenation, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.44-49, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.10]\n", "Magalhaes, J. and Silva, L. 2010. Prediction of performance anomalies in web-applications based-on software aging scenarios. In Proceedings of the IEEE 2nd International Workshop on Software Aging and Rejuvenation (WoSAR), 2010.\n", "Marshall, E. 1992. Fatal error: how patriot overlooked a scud. Science 255, 5050, 1347--1347.\n", "Matias, R., Barbetta, P., Trivedi, K., and Filho, P. 2010a. Accelerated degradation tests applied to software aging experiments. IEEE Trans. Reliab. 59, 1.\n", "Rivalino Matias Jr. , Kishor S. Trivedi , Paulo R. M. Maciel, Using Accelerated Life Tests to Estimate Time to Software Aging Failure, Proceedings of the 2010 IEEE 21st International Symposium on Software Reliability Engineering, p.211-219, November 01-04, 2010[doi>10.1109/ISSRE.2010.42]\n", "Rivalino Matias , Paulo J.  F. Filho, An Experimental Study on Software Aging and Rejuvenation in Web Servers, Proceedings of the 30th Annual International Computer Software and Applications Conference, p.189-196, September 17-21, 2006[doi>10.1109/COMPSAC.2006.25]\n", "Matos, R., Maciel, P., and Matias, R. 2011. Software aging issues on the eucalyptus cloud computing infrastructure. In Proceedings of the IEEE International Conference on Systems, Man, and Cybernetics.\n", "May Tar Hla Myint , Thandar Thein, Availability Improvement in Virtualized Multiple Servers with Software Rejuvenation and Virtualization, Proceedings of the 2010 Fourth International Conference on Secure Software Integration and Reliability Improvement, p.156-162, June 09-11, 2010[doi>10.1109/SSIRI.2010.19]\n", "Ajay Nagarajan , Arun Sood, SCIT and IDS architectures for reduced data ex-filtration, Proceedings of the 2010 International Conference on Dependable Systems and Networks Workshops (DSN-W), p.164-169, June 28-July 01, 2010[doi>10.1109/DSNW.2010.5542601]\n", "Nichamon Naksinehaboon , Narate Taerat , Chokchai Leangsuksun , Clayton F. Chandler , Stephen L. Scott, Benefits of Software Rejuvenation on HPC Systems, Proceedings of the International Symposium on Parallel and Distributed Processing with Applications, p.499-506, September 06-09, 2010[doi>10.1109/ISPA.2010.82]\n", "Nellitheertha, H. 2004. Reboot Linux faster using kexec. In developerWorks technical library.\n", "Nguyen, Q. and Sood, A. 2009. Quantitative approach to tuning of a time-based intrusion-tolerant system architecture. In Proceedings of the 3rd Workshop Recent Advances on Intrusion-Tolerant Systems. 132--139.\n", "Qinqin Ni , Weizhen Sun , Sen Ma, Memory Leak Detection in Sun Solaris OS, Proceedings of the 2008 International Symposium on Computer Science and Computational Technology, p.703-707, December 20-22, 2008[doi>10.1109/ISCSCT.2008.183]\n", "Meng Hai Ning , Qi Yong , Hou Di , Pei Lu Xia , Chen Ying, Application Server Aging Prediction Model Based on Wavelet Network with Adaptive Particle Swarm Optimization Algorithm, Proceedings of the 3rd International Conference on Intelligent Computing: Advanced Intelligent Computing Theories and Applications. With Aspects of Artificial Intelligence, August 21-24, 2007, Qingdao, China[doi>10.1007/978-3-540-74205-0_3]\n", "Gene Novark , Emery D. Berger , Benjamin G. Zorn, Efficiently and precisely locating memory leaks and bloat, Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation, June 15-21, 2009, Dublin, Ireland[doi>10.1145/1542476.1542521]\n", "Hiroyuki Okamura , Tadashi Dohi, A POMDP Formulation of Multistep Failure Model with Software Rejuvenation, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.14-19, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.11]\n", "Okamura, H., Miyahara, S., and Dohi, T. 2003. Dependability analysis of a transaction-based multi-server system with rejuvenation. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E86-A, 8, 2081--2090.\n", "Okamura, H., Miyahara, S., and Dohi, T. 2005. Rejuvenating communication network system under burst arrival circumstances. IEICE Transactions on Communications E88-B, 12, 4498--4506.\n", "David Oppenheimer , Archana Ganapathi , David A. Patterson, Why do internet services fail, and what can be done about it?, Proceedings of the 4th conference on USENIX Symposium on Internet Technologies and Systems, p.1-1, March 26-28, 2003, Seattle, WA\n", "Oracle. 2012. Booting and Shutting Down Oracle Solaris on x86 Platforms. Oracle Solaris 11 Information Library.\n", "Park, J. and Choi, B. 2012. Automated memory leakage detection in android based systems. Int. J. Control Automat. 5, 2, 35--42.\n", "Kiejin Park , Sungsoo Kim, Availability analysis and improvement of active/standby cluster systems using software rejuvenation, Journal of Systems and Software, v.61 n.2, p.121-128, March 2002[doi>10.1016/S0164-1212(01)00107-8]\n", "David Lorge Parnas, Software aging, Proceedings of the 16th international conference on Software engineering, p.279-287, May 16-21, 1994, Sorrento, Italy\n", "Andr\u00e1s Pfening , Sachin Garg , Antonio Puliafito , Mikl\u00f3s Telek , Kishor S. Trivedi, Optimal software rejuvenation for tolerating soft failures, Performance Evaluation, 27-28, p.491-506, Oct. 1996[doi>10.1016/0166-5316(96)00038-7]\n", "Drew Robb, Defragmenting: really speeds up Windows NT machines, IEEE Spectrum, v.37 n.9, p.74-77, Sept. 2000[doi>10.1109/6.866288]\n", "Tom Roeder , Fred B. Schneider, Proactive obfuscation, ACM Transactions on Computer Systems (TOCS), v.28 n.2, p.1-54, July 2010[doi>10.1145/1813654.1813655]\n", "RTCA. 1992. DO-178B Software considerations in airborne systems and equipment certification. Require. Tech. Concepts Aviation.\n", "F. Salfner , K. Wolter, Analysis of service availability for time-triggered rejuvenation policies, Journal of Systems and Software, v.83 n.9, p.1579-1590, September, 2010[doi>10.1016/j.jss.2010.05.022]\n", "Shereshevsky, M., Crowell, J., Cukic, B., Gandikota, V., and Liu, Y. 2003. Software aging and multifractality of memory resources. In Proceedings of the 2003 International Conference on Dependable Systems and Networks, 2003.\n", "Silva, L., Alonso, J., Silva, P., Torres, J., and Andrzejak, A. 2007. Using virtualization to improve software rejuvenation. In Proceedings of the 6th IEEE International Symposium on Network Computing and Applications (NCA'07). 33--42.\n", "Luis Moura Silva , Javier Alonso , Jordi Torres, Using Virtualization to Improve Software Rejuvenation, IEEE Transactions on Computers, v.58 n.11, p.1525-1538, November 2009[doi>10.1109/TC.2009.119]\n", "Luis Silva , Henrique Madeira , Joao Gabriel Silva, Software Aging and Rejuvenation in a SOAP-based Server, Proceedings of the Fifth IEEE International Symposium on Network Computing and Applications, p.56-65, July 24-26, 2006[doi>10.1109/NCA.2006.51]\n", "Paulo Sousa , Alysson Neves Bessani , Miguel Correia , Nuno Ferreira Neves , Paulo Verissimo, Highly Available Intrusion-Tolerant Services with Proactive-Reactive Recovery, IEEE Transactions on Parallel and Distributed Systems, v.21 n.4, p.452-465, April 2010[doi>10.1109/TPDS.2009.83]\n", "Sullivan, M. and Chillarege, R. 1991. Software defects and their impact on system availability\u2014A study of field failures in operating systems. In Digest of Papers of 21st International Symposium on Fault-Tolerant Computing, 1991 (FTCS-21). IEEE, 2--9.\n", "Vinaitheerthan Sundaram , Sandip HomChaudhuri , Sachin Garg , Chandra Kintala , Saurabh Bagchi, Improving Dependability Using Shared Supplementary Memory and Opportunistic Micro Rejuvenation in Multi-tasking Embedded Systems, Proceedings of the 13th Pacific Rim International Symposium on Dependable Computing, p.240-247, December 17-19, 2007[doi>10.1109/PRDC.2007.43]\n", "Hiroyuki Suzuki , Tadashi Dohi , Naoto Kaio , Kishor S. Trivedi, Maximizing Interval Reliability in Operational Software System with Rejuvenation, Proceedings of the 14th International Symposium on Software Reliability Engineering, p.479, November 17-21, 2003\n", "Ann T. Tai , Leon Alkalai , Savio N. Chau, On-board preventive maintenance: a design-oriented analytic study for long-life applications, Performance Evaluation, v.35 n.3-4, p.215-232, May 1999[doi>10.1016/S0166-5316(99)00006-1]\n", "Ann T. Tai , Kam S. Tso, A Performability-Oriented Software Rejuvenation Framework for Distributed Applications, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.570-579, June 28-July 01, 2005[doi>10.1109/DSN.2005.12]\n", "Timothy Tsai , Kalyan Vaidyanathan , Kenny Gross, Low-Overhead Run-Time Memory Leak Detection and Recovery, Proceedings of the 12th Pacific Rim International Symposium on Dependable Computing, p.329-340, December 18-20, 2006[doi>10.1109/PRDC.2006.42]\n", "Kalyanaraman Vaidyanathan , Richard E. Harper , Steven W. Hunter , Kishor S. Trivedi, Analysis and implementation of software rejuvenation in cluster systems, ACM SIGMETRICS Performance Evaluation Review, v.29 n.1, p.62-71, June 2001[doi>10.1145/384268.378434]\n", "Kalyanaraman Vaidyanathan , Kishor S. Trivedi, A Measurement-Based Model for Estimation of Resource Exhaustion in Operational Software Systems, Proceedings of the 10th International Symposium on Software Reliability Engineering, p.84, November 01-04, 1999\n", "Kalyanaraman Vaidyanathan , Kishor S. Trivedi, A Comprehensive Model for Software Rejuvenation, IEEE Transactions on Dependable and Secure Computing, v.2 n.2, p.124-137, April 2005[doi>10.1109/TDSC.2005.15]\n", "Valdes, A., Almgren, M., Cheung, S., Deswarte, Y., Dutertre, B., Levy, J., Saidi, H., Stavridou, V., and Uribe, T. 2003. An architecture for an adaptive intrusion-tolerant server. In Security Protocols Workshop. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 2845. Springer, pp. 158--178.\n", "Dazhi Wang , Wei Xie , Kishor S. Trivedi, Performability analysis of clustered systems with rejuvenation under varying workload, Performance Evaluation, v.64 n.3, p.247-265, March, 2007[doi>10.1016/j.peva.2006.04.002]\n", "Yi-Min Wang , Yennun Huang , Kiem-Phong Vo , Pe-Yu Chung , C. Kintala, Checkpointing and Its Applications, Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p.22, June 27-30, 1995\n", "Westley Weimer, Exception-Handling bugs in java and a language extension to avoid them, Advanced Topics in Exception Handling Techniques, Springer-Verlag, Berlin, Heidelberg, 2006\n", "Katinka Wolter , Philipp Reinecke, Stochastic Models for Dependable Services, Electronic Notes in Theoretical Computer Science (ENTCS), 261, p.5-21, February, 2010[doi>10.1016/j.entcs.2010.01.003]\n", "Wei Xie , Yiguang Hong , Kishor S. Trived, Software Rejuvenation Policies for Cluster Systems under Varying Workload, Proceedings of the 10th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC'04), p.122-129, March 03-05, 2004\n", "Guoqing Xu , Michael D. Bond , Feng Qin , Atanas Rountev, LeakChaser: helping programmers narrow down causes of memory leaks, Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation, June 04-08, 2011, San Jose, California, USA[doi>10.1145/1993498.1993530]\n", "Guoqing Xu , Atanas Rountev, Precise memory leak detection for java software using container profiling, Proceedings of the 30th international conference on Software engineering, May 10-18, 2008, Leipzig, Germany[doi>10.1145/1368088.1368110]\n", "Guoqing Xu , Atanas Rountev, Precise memory leak detection for java software using container profiling, Proceedings of the 30th international conference on Software engineering, May 10-18, 2008, Leipzig, Germany[doi>10.1145/1368088.1368110]\n", "Takeshi Yoshimura , Hiroshi Yamada , Kenji Kono, Can Linux be Rejuvenated without Reboots?, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.50-55, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.12]\n", "Huxing Zhang , Gang Wu , Kingsum Chow , Zhidong Yu , XueZhi Xing, Detecting resource leaks through dynamical mining of resource usage patterns, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops, p.265-270, June 27-30, 2011[doi>10.1109/DSNW.2011.5958824]\n", "Jing Zhao , Kishor S. Trivedi, Performance Modeling of Apache Web Server Affected by Aging, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.56-61, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.13]\n", "Zhao, J., Trivedi, K., Wang, Y., and Chen, X. 2010. Evaluation of software performance affected by aging. In Proceedings of the IEEE 2nd International Workshop on Software Aging and Rejuvenation (WoSAR), 2010.\n"], "doi": "doi>10.1145/2539117", "ref_links": {}, "abstract": "Software agingis a phenomenon plaguing many long-running complex software systems, which exhibit performance degradation or an increasing failure rate. Several strategies based on the proactiverejuvenationof the software state have been proposed to counteract software aging and prevent failures. This survey article provides an overview of studies on Software Aging and Rejuvenation (SAR) that have appeared in major journals and conference proceedings, with respect to the statistical approaches that have been used to forecast software aging phenomena and to plan rejuvenation, the kind of systems and aging effects that have been studied, and the techniques that have been proposed to rejuvenate complex software systems. The analysis is useful to identify key results from SAR research, and it is leveraged in this article to highlight trends and open issues.", "authors": [{"name": "domenico cotroneo", "link": "http://dl.acm.org/author_page.cfm?id=81466643669"}, {"name": "roberto natella", "link": "http://dl.acm.org/author_page.cfm?id=81444608305"}, {"name": "roberto pietrantuono", "link": "http://dl.acm.org/author_page.cfm?id=81336492073"}, {"name": "stefano russo", "link": "http://dl.acm.org/author_page.cfm?id=81100638785"}], "title": "A survey of software aging and rejuvenation studies", "citations": [{"Name": "Qiuyu Xiao ", "Country": null, "Affiliation": null}, {"Name": "Michael K. Reiter ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "216\n", "Downloads (6 weeks) ": "21\n", "Downloads (cumulative)": "719\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Italy", "university": null, "affiliation_string": "universita degli studi di napoli federico ii naples italy", "city": "naples", "Name": "domenico cotroneo"}, {"country": "Italy", "university": null, "affiliation_string": "universita degli studi di napoli federico ii naples italy", "city": "naples", "Name": "roberto natella"}, {"country": "Italy", "university": null, "affiliation_string": "universita degli studi di napoli federico ii naples italy", "city": "naples", "Name": "roberto pietrantuono"}, {"country": "Italy", "university": null, "affiliation_string": "universita degli studi di napoli federico ii naples italy", "city": "naples", "Name": "stefano russo"}]}, "Article No.: 3": {"references": ["Alam, M. A. and Mahapatra, S. 2004. A comprehensive model of PMOS NBTI degradation. Microelectron. Reliab. 45, 71--81.\n", "Bansal, A., Rao, R., Kim, J. J., Zafar, S., Stathis, J. H., and Ching-Te Chuang. 2009. Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability. Microelectron. Reliab. 49, 6, 642--649.\n", "Becker, E. A. 2008. Design of an integrated half-cycle delay line duty cycle corrector delay-locked loop. Master's Thesis, Boise State University.\n", "Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference (CICC'06). IEEE, 189--192.\n", "Cadence White Paper. 2012. http://www.cadence.com/rl/Resources/technical_papers/Clock Concurrent Optimization Technical Paper.aspx.\n", "Ashutosh Chakraborty , Gokul Ganesan , Anand Rajaram , David Z. Pan, Analysis and optimization of NBTI induced clock skew in gated clock trees, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Chen, G., Li, M. F., Ang, C. H., Zheng, J. Z., and Kwong, D. L. 2002. Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling. In IEEE Electron Device Lett. 23, 12, 734--736.\n", "Chen, H.-C. and Du, D. H. C. 1991, Path sensitization in critical path problem, In Proceedings of the IEEE International Conference on Computer-Aided Design, 208--211.\n", "Chen, J., Wang, S., Bidokhti, N., and Tehranipoor, M. 2011. A framework for fast and accurate critical-reliability paths identification. In Proceedings of the IEEE North Atlantic Test Workshop (NATW).\n", "Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003\n", "Fernandez, R., Kaczer, B., Nackaerts, A., Demuynck, S., Rodriguez, R., Nafria, M., and Groeseneken, G. 2006. AC NBTI studied in the 1Hz--2GHz range on dedicated on-chip CMOS circuits. In Proceedings of the International Electron Devices Meeting, 1--4.\n", "Gammie, G., Wang, A., Mair, H., Lagerquist, R., Chau, M., Royannez, P., Gururajarao, S., and Ko, U. 2010. SmartReflex power and performance management technologies for 90nm, 65nm, and 45nm mobile application processors. IEEE 98, 2, 144--159.\n", "Haggag, A., Lemanski, M., Anderson, G., Abramowitz, P., and Moosa, M. 2007. Realistic projections of product fmax shift and statistics due to HCI and NBTI. In Proceedings of the Reliability Physics Symposium, 93--96.\n", "Hofmann, K., Reisinger, H., Ermisch, K., Schlunder, C., Gustin, W., Pompl, T., Georgakos, G., Arnim, K. V., Hatsch, J., Kodytek, T., Baumann, T., and Pacha, C. 2010. Highly accurate product-level aging monitoring in 40nm CMOS. In Proceedings of the Symposium on VLSI Technology (VLSIT), 27--28.\n", "Huard, V., Parthasarathy, C. R., Bravaix, A., Guerin, C., and Pion, E. 2009. CMOS device design-in reliability approach in advanced nodes. In Proceedings of the IEEE International Reliability Physics Symposium, 624--633.\n", "Kaczer, B., Grasser, T., Roussel, P. J., Martin-Martinez, J., O'connor, R., O'sullivan, B. J., and Groeseneken, G. 2008. Ubiquitous relaxation in BTI stressing\u2014New evaluation and insights. In Proceedings of the IEEE International Reliability Physics Symposium, 20--27.\n", "Kimizuka, N., Yamamoto, T., Mogami, T., Yamaguchi, K., Imai, K., and Horiuchi, T. 1999. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. In Proceedings of the Symposium on VLSI Technology Digest of Technical Papers, 73--74.\n", "Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1989. Optimization by simulated annealing. Science, 220, 671--680.\n", "Konoura, H., Mitsuyama, Y., Hashimoto, M., and Onoye, T. 2010. Comparative study on delay degrading estimation due to NBTI with circuit/instance/transistor-level stress probability consideration. In Proceedings of the 11th International Symposium on Quality Electronic Design, 646--651.\n", "Krishnan, A. T., Cano, F., Chancellor, C., Reddy, V., Zhangfen Qi, Jain, P., Carulli, J., Masin, J., Zuhoski, S., Krishnan, S., and Ondrusek, J. 2010. Product drift from NBTI: Guardbanding, circuit and statistical effects. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), 4.3.1--4.3.4.\n", "Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Impact of NBTI on SRAM Read Stability and Design for Reliability, Proceedings of the 7th International Symposium on Quality Electronic Design, p.210-218, March 27-29, 2006[doi>10.1109/ISQED.2006.73]\n", "Kufluoglu, H., Reddy, V., Marshall, A., Krick, J., Ragheb, T., Cirba, C., Krishnan, A., and Chancellor, C. 2010. An extensive and improved circuit simulation methodology for NBTI recovery. In Proceedings of the IEEE International Reliability Physics Symposium, 670--675.\n", "Lorenz, D., Georgakos, G., and Schlichtmann, U. 2009. Aging analysis of circuit timing considering NBTI and HCI. In Proceedings of the 15th IEEE International OnLine Testing Symposium, 3--8.\n", "OPENCORES, 2012. www.opencores.org.\n", "Preeti Ranjan Panda , B. V. N. Silpa , Aviral Shrivastava , Krishnaiah Gummidipudi, Power-efficient System Design, Springer Publishing Company, Incorporated, 2010\n", "Qing K. Zhu, High-Speed Clock Network Design, Kluwer Academic Publishers, Norwell, MA, 2002\n", "Ramey, S., Prasad, C., Agostinelli, M., Sangwoo, P., Walstra, S., Gupta, S., and Hicks, J. 2009. Frequency and recovery effects in high-\u03ba BTI degradation. In Proceedings of the IEEE International Reliability Physics Symposium, 1023--1027.\n", "Rangan, S., Mielke, N., and Yeh, E. C. C. 2003. Universal recovery behavior of negative bias temperature instability {PMOSFETs}. In Proceedings of the IEEE International Electron Devices Meeting, 14.3.1--14.3.4.\n", "Vijay Reddy , John Carulli , Anand Krishnan , William Bosch , Brendan Burgess, IMPACT OF NEGATIVE BIAS TEMPERATURE INSTABILITY ON PRODUCT PARAMETRIC DRIFT, Proceedings of the International Test Conference on International Test Conference, p.148-155, October 26-28, 2004\n", "Reisinger, H., Grasser, T., Hofmann, K., Gustin, W., and Schl\u00fcnder, C. 2010. The impact of recovery on BTI reliability assessments. In Proceedings of the IEEE International Integrated Reliability Workshop Final Report (IIRW), 12--16.\n", "Kewal K. Saluja , Shriram Vijayakumar , Warin Sootkaneung , Xaingning Yang, NBTI Degradation: A Problem or a Scare?, Proceedings of the 21st International Conference on VLSI Design, p.137-142, January 04-08, 2008[doi>10.1109/VLSI.2008.43]\n", "Wenping Wang , Shengqi Yang , Yu Cao, Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect, Proceedings of the 9th international symposium on Quality Electronic Design, p.763-768, March 17-19, 2008\n", "Yu Wang , Xiaoming Chen , Wenping Wang , Varsha Balakrishnan , Yu Cao , Yuan Xie , Huazhong Yang, On the efficacy of input Vector Control to mitigate NBTI effects and leakage power, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.19-26, March 16-18, 2009[doi>10.1109/ISQED.2009.4810264]\n", "Zafar, S. 2005. Statistical Mechanics based model for negative bias temperature instability induced degradation. J. Appl. Phys.\n", "Zafar, S., Callegari, A., Gusev, E., and Fischetti, M. V. 2003. Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks. J. Appl. Phys.\n"], "doi": "doi>10.1145/2543749.2543751", "ref_links": {"4": "http://www.cadence.com/rl/Resources/technical_papers/Clock"}, "abstract": "Performance degradation due to transistor aging is a significant impediment to high-performance IC design due to increasing concerns of reliability mechanisms such as negative-bias-temperature-instability (NBTI). The concern only grows with technology scaling as the effects of positive bias temperature instability (PBTI) is becoming prominent in future technologies and compounding with the effects of NBTI. Although aging of transistor is inevitable and the magnitude of degradation due to aging varies depending upon the context. Specifically, in power-efficient systems designs, the logic and clock paths are susceptible to static stress resulting in peak degradation due to BTI occurrence when clock is gated. In this article, we present the reliability impact of making systems power efficient and propose a design-for-reliability methodology that can be used in conjunction with low-power design techniques to alleviate the stress conditions caused by rendering circuits in idle state. The technique\u2014BTI-Refresh, is shown to be applicable to both logic and clock paths alike and focuses on preventing prolonged static stress using periodic refreshes to achieve alternating stress. The mechanism is shown to integrate seamlessly into the design at gate-level without requiring any architectural or RT-level changes. Using ISCAS benchmarks and Kogge-Stone-Adder circuits, it is shown to reduce the aging effect in logic path delay due to static stress by up to 50&percnt; with negligible area and power overhead.BTI-Refreshis extended to clock-paths to prevent pulse-width degradation due to static aging and with minimal clock-skew.", "authors": [{"name": "senthil arasu", "link": "http://dl.acm.org/author_page.cfm?id=87059887957"}, {"name": "mehrdad nourani", "link": "http://dl.acm.org/author_page.cfm?id=81300410901"}, {"name": "vijay reddy", "link": "http://dl.acm.org/author_page.cfm?id=81547888256"}, {"name": "john m carulli jr", "link": "http://dl.acm.org/author_page.cfm?id=87059881257"}, {"name": "gautam kapila", "link": "http://dl.acm.org/author_page.cfm?id=81100389418"}, {"name": "min chen", "link": "http://dl.acm.org/author_page.cfm?id=87059048757"}], "title": "Reliability improvement of logic and clock paths in power-efficient designs", "citations": [], "Metrics": {"Downloads (12 months)": "31\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "178\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "university of texas at dallas richardson tx", "city": "dallas", "Name": "senthil arasu"}, {"country": "United States", "university": null, "affiliation_string": "university of texas at dallas richardson tx", "city": "dallas", "Name": "mehrdad nourani"}, {"country": "United States", "university": null, "affiliation_string": "texas instruments inc dallas tx", "city": "dallas", "Name": "vijay reddy"}, {"country": "United States", "university": null, "affiliation_string": "texas instruments inc dallas tx", "city": "dallas", "Name": "john m carulli jr"}, {"country": "United States", "university": null, "affiliation_string": "texas instruments inc dallas tx", "city": "dallas", "Name": "gautam kapila"}, {"country": "United States", "university": null, "affiliation_string": "texas instruments inc dallas tx", "city": "dallas", "Name": "min chen"}]}, "Article No.: 10": {"references": ["Bao, Y., Sun, X., and Trivedi, K. S. 2005. A workload-based analysis of software aging and rejuvenation. IEEE Trans. Reliab. 54, 4, 541--548.\n", "P. F. Chimento , K. S. Trivedi, The Completion Time of Programs on Processors Subject to Failure and Repair, IEEE Transactions on Computers, v.42 n.10, p.1184-1194, October 1993[doi>10.1109/12.257705]\n", "Gianfranco Ciardo , Jogesh K. Muppala , Kishor S. Trivedi, SPNP: Stochastic Petri Net Package, The Proceedings of the Third International Workshop on Petri Nets and Performance Models, p.142-151, December 11-13, 1989\n", "Durbin, F. 1974. Numerical inversion of Laplace transforms: an efficient improvement to Durbner and Abate's method. Comput. J. 17, 4, 371--376.\n", "Dohi, T., Goseva-Popstojanova, K., and Trivedi, K. S. 2001. Estimating software rejuvenation schedule in high assurance systems. Comput. J. 44, 6, 473--485.\n", "Sachin Garg , Yennun Huang , Chandra Kintala , Kishor S. Trivedi, Minimizing completion time of a program by checkpointing and rejuvenation, Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.252-261, May 23-26, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/233013.233050]\n", "Grottke, M., Li, L., Vaidyanathan, K., and Trivedi, K. S. 2006. Analysis of software aging in a web server. IEEE Trans. Reliab. 55, 3, 411--420.\n", "Grottke, M., Nikora, A. P., and Trivedi, K. S. 2010. An empirical investigation of fault types in space mission system software. In Proceedings of the 2010 IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'10). 447--456.\n", "Nick Kolettis , N. Dudley Fulton, Software Rejuvenation: Analysis, Module and Applications, Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p.381, June 27-30, 1995\n", "Kenichi Kourai , Shigeru Chiba, A Fast Rejuvenation Technique for Server Consolidation with Virtual Machines, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.245-255, June 25-28, 2007[doi>10.1109/DSN.2007.6]\n", "Kulkarni, V. G., Nicola, V. F., and Trivedi, K. S. 1987. The completion time of a job on multimode systems. Ad. Appli. Probab. 19, 4, 932--954.\n", "Machida, F., Kim, D. S., and Trivedi, K. S. 2010. Modeling and analysis of software rejuvenation in a server virtualized system. In Proceedings of the 2nd International Workshop on Software Aging and Rejuvenation (WoSAR'10). 1--6.\n", "Fumio Machida , Victor F. Nicola , Kishor S. Trivedi, Job Completion Time on a Virtualized Server Subject to Software Aging and Rejuvenation, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.44-49, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.10]\n", "Fumio Machida , Ermeson Andrade , Dong Seong Kim , Kishor S. Trivedi, Candy: Component-based Availability Modeling Framework for Cloud Service Management Using SysML, Proceedings of the 2011 IEEE 30th International Symposium on Reliable Distributed Systems, p.209-218, October 04-07, 2011[doi>10.1109/SRDS.2011.33]\n", "Mallet. A. 2000. Numerical Inversion of Laplace Transform. In Wolfram Library Archive. http://library. wolfram.com/infocenter/MathSource/2691/.\n", "Rivalino Matias Jr. , Kishor S. Trivedi , Paulo R. M. Maciel, Using Accelerated Life Tests to Estimate Time to Software Aging Failure, Proceedings of the 2010 IEEE 21st International Symposium on Software Reliability Engineering, p.211-219, November 01-04, 2010[doi>10.1109/ISSRE.2010.42]\n", "V. F. Nicola , V. G. Kulkarni , K. S. Trivedi, Queueing Analysis of Fault-Tolerant Computer Systems, IEEE Transactions on Software Engineering, v.13 n.3, p.363-375, March 1987[doi>10.1109/TSE.1987.233168]\n", "Hiroyuki Okamura , Tadashi Dohi, Analysis of a software system with rejuvenation, restoration and checkpointing, Proceedings of the 5th international conference on Service availability, May 19-21, 2008, Tokyo, Japan\n", "Kishor S. Trivedi, Probability and statistics with reliability, queuing and computer science applications, John Wiley and Sons Ltd., Chichester, 2001\n", "Kalyanaraman Vaidyanathan , Kishor S. Trivedi, A Comprehensive Model for Software Rejuvenation, IEEE Transactions on Dependable and Secure Computing, v.2 n.2, p.124-137, April 2005[doi>10.1109/TDSC.2005.15]\n", "Jing Zhao , Yuliang Jin , Kishor S. Trivedi , Rivalino Matias Jr., Injecting Memory Leaks to Accelerate Software Failures, Proceedings of the 2011 IEEE 22nd International Symposium on Software Reliability Engineering, p.260-269, November 29-December 02, 2011[doi>10.1109/ISSRE.2011.24]\n"], "doi": "doi>10.1145/2539121", "ref_links": {"14": "http://library."}, "abstract": "This article analyzes the completion time of a job running on a virtualized server subject to software aging and rejuvenation in a virtual machine monitor (VMM). A job running on the server may be interrupted by virtual machine (VM) failure, VMM failure or VMM rejuvenation. The job interruption is categorized as either preemptive-repeat (prt), in which case the interrupted job needs to restart from the beginning, or preemptive-resume (prs), in which case the job resumes execution from the point of interruption. Using a semi-Markov process (SMP) to model the server behavior, the steady-state server availability is computed and the theory developed in Kulkarni et al. [1987] is used to obtain the Laplace-Stieltjes transform (LST) of the job completion time. In the numerical experiments, we introduce four types of aging behavior of VMM. The effectiveness of VMM rejuvenation on job completion time is discussed in association with the type of interruption it causes and the VMM aging type. With our parameter settings, VMM rejuvenation withprsjob interruption improves the performance of job execution regardless of the aging type, with performance degradation is taken into account.", "authors": [{"name": "fumio machida", "link": "http://dl.acm.org/author_page.cfm?id=81100029731"}, {"name": "victor f nicola", "link": "http://dl.acm.org/author_page.cfm?id=81502710584"}, {"name": "kishor s trivedi", "link": "http://dl.acm.org/author_page.cfm?id=81448593935"}], "title": "Job completion time on a virtualized server with software rejuvenation", "citations": [], "Metrics": {"Downloads (12 months)": "35\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "165\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "nec knowledge discovery research laboratories nec corporation", "city": null, "Name": "fumio machida"}, {"country": "netherlands", "university": "university of twente", "affiliation_string": "university of twente", "city": "enschede", "Name": "victor f nicola"}, {"country": null, "university": null, "affiliation_string": "duke university", "city": null, "Name": "kishor s trivedi"}]}, "Article No.: 7": {"references": [], "doi": "doi>10.1145/2543749.2543752", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "alberto avritzer", "link": "http://dl.acm.org/author_page.cfm?id=81100213702"}, {"name": "tadashi dohi", "link": "http://dl.acm.org/author_page.cfm?id=87058623957"}], "title": "Introduction to special issue on WoSAR 2011", "citations": [], "Metrics": {"Downloads (12 months)": "11\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "63\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "siemens corporation research and technology usa", "city": null, "Name": "alberto avritzer"}, {"country": "japan", "university": "hiroshima university", "affiliation_string": "hiroshima university japan", "city": "hiroshima", "Name": "tadashi dohi"}]}, "Article No.: 2": {"references": ["Aichinger, T. 2009. Unambiguous identification of the nbti recovery mechanism using ultra-fast temperature changes. In Proceedings of the International Reliability Physics Symposium. 2--7.\n", "Alam, M. A. 2003. A critical examination of the mechanics of dynamic NBTI for pmosfets. In Proceedings of the IEEE International Electron Devices Meeting. 346--349.\n", "Bansal, A. 2011. Bias temperature instability model for digital circuits-predicting instantaneous fet response. In Proceedings of the International Reliability Physics Symposium. 700--703.\n", "Mehmet Basoglu , Michael Orshansky , Mattan Erez, NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840898]\n", "BSIM4. 2012. BSIM4 Manual.\n", "Campbell, J. 2006. NBTI: An atomic-scale defect perspective. In Proceedings of the International Reliability Physics Symposium. 442--447.\n", "Denais, M. 2004. On-the-fly characterization of nbti in ultra-thin gate oxide. pmosfets. In Proceedings of the International Electron Devices Meeting. 109--112.\n", "Eldo. Mentor Graphics Eldo Manual.\n", "Ershov, M. 2003. Dynamic recovery of negative bias temperature instability in p-type metaloxidesemiconductor field-effect transistors. Appl. Phys. Lett. 1647--1649.\n", "Amlan Ghosh , Rob Franklin , Richard B. Brown, Analog Circuit Design Methodologies to Improve Negative-Bias Temperature Instability Degradation, Proceedings of the 2010 23rd International Conference on VLSI Design, p.369-374, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.69]\n", "Grasser, T. 2007. Simultaneous extraction of recoverable and permanent components contributing to bias-temperature instability. In Proceedings of the International Electron Devices Meeting. 801--804.\n", "Grasser, T. 2008. An energy-level perspective of bias temperature instability. In Proceedings of the International Reliability Physics Symposium. 28--38.\n", "Huard, V. 2009. Cmos device design-in reliability approach in advanced nodes. In Proceedings of the International Reliability Physics Symposium. 624--633.\n", "Huard, V. 2010. Two independent components modeling for negative bias temperature instability. In Proceedings of the International Reliability Physics Symposium. 33--42.\n", "Jha, N. 2005. NBTI degradation and its impact for analog circuit reliability. IEEE Trans. Electron. Devices 52, 2609--2615.\n", "Kaczer, B. 2005. Disorder-controlled-kinetics model for negative bias temperature instability and its experimental verification. In Proceedings of the International Reliability Physics Symposium. 381--387.\n", "Krishnan, A. 2003. NBTI impact on transistor and circuit: models, mechanisms and scaling effects. In Proceedings of the International Electron Devices Meeting. 349--352.\n", "Krishnan, A. T. 2005. Material dependence of hydrogen diffusion: implications for nbti degradation. In Proceedings of the International Electron Devices Meeting. 691--694.\n", "Krishnan, A. T. 2010. Product drift from NBTI: Guardbanding, circuit and statistical effects. In Proceedings of the International Electron Devices Meeting. 78--81.\n", "Kufluoglu, H. 2007a. A generalized reaction-diffusion model with explicith-h<sub>2</sub> dynamics for negative bias temperature instability degradation. IEEE Trans. Electron. Devices 54, 1101--1107.\n", "Kufluoglu, H. 2007b. History dependent recovery of nbti under alternating dc and ac stress. In Proceedings of the International Reliability Physics Symposium. 690--691.\n", "Kufluoglu, H. 2007c. MOSFET Degradation due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and Its Implications for Reliability-Aware VLSI Design. Purdue University.\n", "Kufluoglu, H. 2010. An extensive and improved circuit simulation methodology for NBTI recovery. In Proceedings of the IEEE International Reliability Physics Symposium. 670--675.\n", "Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]\n", "Mahapatra, S. 2007. On the physical mechanism of nbti in silicon oxynitride p-mosfets: Can differences in insulator processing conditions resolve the interface trap generation versus hole trapping controversy&quest; In Proceedings of the International Reliability Physics Symposium. 1--9.\n", "Mahapatra, S. 2009. Isolation of NBTI stress generated interface trap and hole trapping components in PNO p-mosfets. Trans. Electron. Devices. 236--242.\n", "Marshall, A. 2005. ITC Tutorial.\n", "Andrew Marshall, Mismatch and Noise in Modern IC Processes, Morgan and Claypool Publishers, 2009\n", "MOSRA. Synopsys MOSRA Manual.\n", "Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Relxpert. Cadence Relxpert Manual.\n", "Tudor, B. 2010. Mosra: An efficient and versatile MOS aging modeling and reliability analysis solution for 45nm and below. In Proceedings of the International Conference on Solid State and Integrated Circuit Technology. 1645--1647.\n", "Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]\n", "Wang, W. 2007. Compact modeling and simulation of circuit reliability for 65nm cmos technology. Trans. Dev. Materi. Reliab. 509--517.\n", "Yelten, M. 2012. Analog negative-bias-temperature-instability monitoring circuit. Trans. Dev. Mater. Reliab. 177--179.\n", "Zafar, S. 2004. A model for negative bias temperature instability (NBTI) in oxide and high-kappa PFETS. In Proceedings of the VLSI Technology Symposium. 208--209.\n"], "doi": "doi>10.1145/2517648", "ref_links": {}, "abstract": "A feasible computational framework that enables improved predictability of NBTI degradation within commercially available tools is discussed. The NBTI model is used for real-time circuit operation where recovery is present. The complementary nature of implementation is readily incorporated into existing model extraction and verification tools. The method provides significantly enhanced accuracy in simulations when compared to circuit data, yet retains practicality and flexibility.", "authors": [{"name": "haldun kufluoglu", "link": "http://dl.acm.org/author_page.cfm?id=81313482290"}, {"name": "cathy chancellor", "link": "http://dl.acm.org/author_page.cfm?id=87058727457"}, {"name": "min chen", "link": "http://dl.acm.org/author_page.cfm?id=87059048757"}, {"name": "claude cirba", "link": "http://dl.acm.org/author_page.cfm?id=81100337875"}, {"name": "vijay reddy", "link": "http://dl.acm.org/author_page.cfm?id=81547888256"}], "title": "Recovery modeling of negative bias temperature instability (NBTI) for SPICE-compatible circuit aging simulators", "citations": [], "Metrics": {"Downloads (12 months)": "84\n", "Downloads (6 weeks) ": "9\n", "Downloads (cumulative)": "336\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "texas instruments tdi dallas tx", "city": "dallas", "Name": "haldun kufluoglu"}, {"country": "United States", "university": null, "affiliation_string": "texas instruments tdi dallas tx", "city": "dallas", "Name": "cathy chancellor"}, {"country": "United States", "university": null, "affiliation_string": "texas instruments tdi dallas tx", "city": "dallas", "Name": "min chen"}, {"country": "United States", "university": null, "affiliation_string": "texas instruments tdi dallas tx", "city": "dallas", "Name": "claude cirba"}, {"country": "United States", "university": null, "affiliation_string": "texas instruments tdi dallas tx", "city": "dallas", "Name": "vijay reddy"}]}, "Article No.: 1": {"references": ["Keane, J. and Kim, C. 2011. Transistor aging. IEEE Spectrum, May 2011.\n"], "doi": "doi>10.1145/2543749.2543750", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "rahul rao", "link": "http://dl.acm.org/author_page.cfm?id=87058625057"}, {"name": "fadi gebara", "link": "http://dl.acm.org/author_page.cfm?id=87058625957"}], "title": "Introduction to special issue on reliability and device degradation in emerging technologies", "citations": [], "Metrics": {"Downloads (12 months)": "14\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "259\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "india", "university": null, "affiliation_string": "technology and hardware lab ibm india", "city": null, "Name": "rahul rao"}, {"country": null, "university": null, "affiliation_string": "austin research lab ibm usa", "city": null, "Name": "fadi gebara"}]}, "Article No.: 5": {"references": ["Agnus G. et al. 2010. 2-terminal carbon nanotube programmable devices for adaptive architectures. Advanced Material 22, 6, 702--706.\n", "Borghetti, J. et al. 2009. A hybrid nanomemristor/transistor logic circuit capable of self-programming. PNAS, 106, 6, 1699--1703.\n", "Borghetti, J. et al. 2010. Memristive switches enable stateful logic operations via material implication. Nature 464, 873--876.\n", "Djaafar Chabi , Weisheng Zhao , Damien Querlioz , Jacques-Olivier Klein, Robust neural logic block (NLB) based on memristor crossbar array, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.137-143, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941495]\n", "Chabi D., and Klein J. O. 2010. Hight fault tolerance in neural crossbar. In Proceedings of the 5th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS). 23--25.\n", "Chen, Y. et al. 2003. Nanoscale molecular-switch crossbar circuits. Nanotechnology 14, 4, 462--468.\n", "Choi, Y., Lee, M., and Kim, Y. 2004. A two-level redundancy scheme for enhancing scalability of molecular-based crossbar memories. In Proceedings of the 4<sup>th</sup> IEEE Conference on Nanotechnology. pp. 505--508.\n", "Chou, S. Y. et al. 1995. Imprint of sub-25 nm vias and trenches in polymers. Appl. Phys. Lett. 67, 3114--3116.\n", "Chua, L. O. and Kang, S. M. 1976. Memristive devices and systems. Proc. IEEE 64, 209--23.\n", "Han, S. 2006. Mixed-signal neuron-synapse implementation for large-scale neural network. Neurocomputing 16, 1860--1867.\n", "He, M., Klein, J.-O., and Belhaire, E. 2008. Design and electrical simulation of on-chip neural learning based on nanocomponents. Electron. Lett. 44, 9, 575--576.\n", "Heath, J. R. et al. 1998. A defect-tolerant computer architecture: Opportunities in nanotechnology. Science 280, 5370, 1716--1721.\n", "Huang, Y. et al. 2001. Logic gates and computation from assembled nanowire buiding blocks. Science 294, 1313--1317.\n", "Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu, W. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 4, 1297--1301.\n", "Jo, S. H., Kim, K.-H., and Lu, W. 2009. High-density crossbar arrays based on a si memristive system RID C-8780-2011 RID E-8388-2011. Nano Letters 9, 2, 870--874.\n", "P. Kerlirzin , F. Vallet, Robustness in multilayer perceptrons, Neural Computation, v.5 n.3, p.473-482, May 1993[doi>10.1162/neco.1993.5.3.473]\n", "Kockabas, C. et al. 2005 Guided growth of large-scale, horizontally aligned arrays of single-walled carbon nanotubes and their use in thin-film transistors. Small 1, 1110--1116.\n", "Kuekes, P et al. 2005. Defect-tolerant interconnect to nanoelectronic circuits: Internally redundant demultiplexers based on error-correcting codes. Nanotechnology 16, 869--882.\n", "Jung Hoon Lee , Konstantin K. Likharev, Defect-tolerant nanoelectronic pattern classifiers: Research Articles, International Journal of Circuit Theory and Applications, v.35 n.3, p.239-264, May 2007[doi>10.1002/cta.v35:3]\n", "Liao S. Y. et al. 2011. Design of neuro-inspired learning circuit using OG-CNTFET modelling and technology, IEEE Trans. CAS I, 58, 2172--2181.\n", "Liang, J. and Wong, H.-S. 2010. Cross-Point Memory Array Without Cell Selectors\u2014Device Characteristics and Data Storage Pattern Dependencies. IEEE Trans. Electron Devices, 57, 2531--2538.\n", "Linn, E., Rosezin, R., Kugeler, C., and Waser, R. 2010. Complementary resistive switches for passive nanocrossbar memories. Nat. Mater. 9, 5, 403--406.\n", "Minsky, L. M. and Papert, A. S. 1988. Perceptrons: An Introduction to Computation Geometry. MIT Press, pp. 292.\n", "Nikoli\u0107, K., Sadek, A., and Forshaw, M. 2002. Fault-tolerance technique for nanocomputer. Nanotechnology 13, 280--346.\n", "Damien Querlioz , Philippe Dollfus , Olivier Bichler , Christian Gamrat, Learning with memristive devices: How should we model their behavior?, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.150-156, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941497]\n", "Pickett, M. D. Medeiros-Ribeiro, G., and Williams, R. S. 2013. A scalable neuristor built with Mott memristors. Nat. Mater. 12, 2, 114--117.\n", "Seo K. et al. 2011. Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device. Nanotechnology. 22, 25, 254023.\n", "Snider, G. S. 2007. Self-organized computation with unreliable, memristive nanodevices. Nanotechnology, 18, 36, 365202.\n", "Strukov, D. and Likharev, K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices RID B-2689-2009. Nanotechnology 16, 6, 888--900.\n", "Strukov, D. B., Snider, G. S., Stewart, D. R., and Williams, R. S. 2008. The missing memristor found. Nature, 453, 80--83.\n", "Tahoori, M. B. 2008. Defect tolerance in crossbar array nano-architectures. In Emerging Nanotechnologies: Test, Defect Tolerance, and Reliability. M. Tehranipoor, ed., Springer. 121--151.\n", "Tank, D. and Hopfield, J. 1986. Simple \u2018neural\u2019 optimization networks: An A/D converter, signal decision circuit, and a linear programming circuit. IEEE Trans. Circ. Syst. 33, 5, 533.\n", "Rainer Waser, Resistive non-volatile memory devices (Invited Paper), Microelectronic Engineering, v.86 n.7-9, p.1925-1928, July, 2009[doi>10.1016/j.mee.2009.03.132]\n", "Widrow, B. 1960. Adaptive Switching Circuits. In IRE WESCON Convention Record, 96--104.\n", "Yang, J. J., Borghetti, J., Murphy, D., Stewart, D. R., and Williams, R. S. 2009. A family of electronically reconfiguiable nanodevices. Adv Mater 21, 3754--3758.\n", "Yang, J. et al. 2012. Engineering nonlinearity into memristors for passive crossbar applications. Appl. Phys. Lett. 100, 11, 113501-113501-4.\n", "Yu, S., Wu, Y., and Wong, H.-S. P. 2011. Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. Appl. Phys. Lett. 98, 10, 103514.\n", "Xia, Q. et al. 2009. Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9, 3640--5.\n", "Zhao, W. S. et al. 2010. Nanotube devices based crossbar architecture: Toward neuromorphic computing, Nanotechnology 21, 175202.\n", "Zhao, W. S. et al. 2012. Cross-point architecture for spin transfer torque magnetic random access memory, IEEE Trans. Nanotech. 11, 907--917.\n", "Zhong, Z. et al. 2003. Nanowire crossbar arrays as address decoders for integrated nanosystems. Science 302, 1377.\n"], "doi": "doi>10.1145/2539123", "ref_links": {}, "abstract": "Scaling beyond CMOS require a new combination of computing paradigm and new devices. In this context, memristor are often considered as best candidate to implement efficiently synapses in hardware neural networks. In this article, we analyze the impact of memristor parameter variability. We build an analytical model of the global reliability at the crossbar level. It is based on a supervised learning method with multilayer and redundancy extensions. Comparisons with Monte Carlo simulations of small neural network validate our analytical model. It can be used to extrapolate directly the reliability of large-scale neural system. Our extrapolations show that high defect rate and important parameter variability can be handle efficiency with a moderate amount of redundancy.", "authors": [{"name": "djaafar chabi", "link": "http://dl.acm.org/author_page.cfm?id=81490693593"}, {"name": "damien querlioz", "link": "http://dl.acm.org/author_page.cfm?id=81474695624"}, {"name": "weisheng zhao", "link": "http://dl.acm.org/author_page.cfm?id=81435606824"}, {"name": "jacques-olivier klein", "link": "http://dl.acm.org/author_page.cfm?id=81344493148"}], "title": "Robust learning approach for neuro-inspired nanoscale crossbar architecture", "citations": [{"Name": "Wang Kang ", "Country": null, "Affiliation": null}, {"Name": "Yue Zhang ", "Country": null, "Affiliation": null}, {"Name": "Zhaohao Wang ", "Country": null, "Affiliation": null}, {"Name": "Jacques-Olivier Klein ", "Country": null, "Affiliation": null}, {"Name": "Claude Chappert ", "Country": null, "Affiliation": null}, {"Name": "Dafin\u00e9 Ravelosona ", "Country": null, "Affiliation": null}, {"Name": "Gefei Wang ", "Country": null, "Affiliation": null}, {"Name": "Youguang Zhang ", "Country": null, "Affiliation": null}, {"Name": "Weisheng Zhao", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "50\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "283\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "france", "university": null, "affiliation_string": "ief univ paris-sud orsay france", "city": null, "Name": "djaafar chabi"}, {"country": "france", "university": null, "affiliation_string": "ief univ paris-sud orsay france", "city": null, "Name": "damien querlioz"}, {"country": "france", "university": null, "affiliation_string": "ief univ paris-sud orsay france", "city": null, "Name": "weisheng zhao"}, {"country": "france", "university": null, "affiliation_string": "ief univ paris-sud orsay france", "city": null, "Name": "jacques-olivier klein"}]}, "Article No.: 11": {"references": ["Akaike, H. 1969. Fitting autoregressive models for prediction. Ann. Institute Stat. Math. 21, 1, 243--247.\n", "Amazon. 2011a. Amazon Elastic Block Store (EBS). Amazon.com, Inc. Available in: http://aws.amazon.com/ebs.\n", "Amazon. 2011b. Amazon elastic compute cloud - ec2. Amazon.com, Inc.\n", "Araujo, J., Matos Junior, R., Maciel, P., and Matias, R. 2011a. Software aging issues on the eucalyptus cloud computing infrastructure. In Proceedings of the IEEE International Conference on Systems, Man, and Cybernetics (SMC'11). Anchorage.\n", "Jean Araujo , Rubens Matos , Paulo Maciel , Rivalino Matias , Ibrahim Beicker, Experimental evaluation of software aging effects on the eucalyptus cloud computing infrastructure, Proceedings of the Middleware 2011 Industry Track Workshop, p.1-7, December 12-12, 2011, Lisbon, Portugal[doi>10.1145/2090181.2090185]\n", "Jean Araujo , Rubens Matos , Paulo Maciel , Francisco Vieira , Rivalino Matias , Kishor S. Trivedi, Software Rejuvenation in Eucalyptus Cloud Computing Infrastructure: A Method Based on Time Series Forecasting and Multiple Thresholds, Proceedings of the 2011 IEEE Third International Workshop on Software Aging and Rejuvenation, p.38-43, November 29-December 02, 2011[doi>10.1109/WoSAR.2011.18]\n", "Armbrust, M., Fox, A., Griffith, R., Joseph, A. D., Katz, R., Konwinski, A., Lee, G., Patterson, D., Rabkin, A., Stoica, I., and Zaharia, M. 2009. Above the clouds: A Berkeley view of cloud computing. Tech. Rep. UCB/EECS-2009-28, UC Berkeley Reliable Adaptive Distributed Systems Laboratory. Feb.\n", "Algirdas Avizienis , Jean-Claude Laprie , Brian Randell , Carl Landwehr, Basic Concepts and Taxonomy of Dependable and Secure Computing, IEEE Transactions on Dependable and Secure Computing, v.1 n.1, p.11-33, January 2004[doi>10.1109/TDSC.2004.2]\n", "Bao, Y., Sun, X., and Trivedi, K. S. 2005. A workload-based analysis of software aging and rejuvenation. IEEE Trans. Reliab. 54, 541--548.\n", "Bloomfield, P. 2000. Fourier Analysis of Time Series: An Introduction. Wiley Series in Probability and Statistics.\n", "Richard Blum, Linux Command Line and Shell Scripting Bible, Wiley Publishing, 2008\n", "Box, G. and Jenkins, G. 1970. Time Series Analysis. Holden-Day series in time series analysis. Holden-Day, San Francisco, CA.\n", "Canonical. 2011. Manual pages about using a GNU/Linux system. Canonical Ltd. Available in: http://manpages.ubuntu.com/manpages/hardy/man5/proc.5.html.\n", "G. Carrozza , D. Cotroneo , R. Natella , A. Pecchia , S. Russo, Memory leak analysis of mission-critical middleware, Journal of Systems and Software, v.83 n.9, p.1556-1567, September, 2010[doi>10.1016/j.jss.2010.05.027]\n", "Chatfield, C. 1996. The Analysis of Time Series: An Introduction 5th Ed. Chapman & Hall/CRC, New York.\n", "Thiago Damasceno Cordeiro , Douglas Brito Damalio , Nadilma Cintra Valenca Nunes Pereira , Patricia Takako Endo , Andre Vitor de Almeida Palhares , Glauco Estacio Goncalves , Djamel Fawzi Hadj Sadok , Judith Kelner , Bob Melander , Victor Souza , Jan-Erik Mangs, Open Source Cloud Computing Platforms, Proceedings of the 2010 Ninth International Conference on Grid and Cloud Computing, p.366-371, November 01-05, 2010[doi>10.1109/GCC.2010.77]\n", "Brendan Cully , Geoffrey Lefebvre , Dutch Meyer , Mike Feeley , Norm Hutchinson , Andrew Warfield, Remus: high availability via asynchronous virtual machine replication, Proceedings of the 5th USENIX Symposium on Networked Systems Design and Implementation, p.161-174, April 16-18, 2008, San Francisco, California\n", "Eucalyptus. 2009. Eucalyptus Open-Source Cloud Computing Infrastructure - An Overview. Eucalyptus Systems, Inc., 130 Castilian Drive, Goleta, CA 93117 USA.\n", "Eucalyptus. 2010. Cloud Computing and Open Source: IT Climatology is Born. Eucalyptus Systems, Inc., 130 Castilian Drive, Goleta, CA 93117 USA.\n", "Eucalyptus. 2011. Eucalyptus - the open source cloud platform. Eucalyptus Systems, Inc. Available in: http://open.eucalyptus.com/.\n", "Grottke, M., Matias, R., and Trivedi, K. 2008. The fundamentals of software aging. In Proceedings of the 1st International Workshop on Software Aging and Rejuvenation (WoSAR), in conjunction with the 19th IEEE International Symposium on Software Reliability Engineering (Seattle).\n", "Nick Kolettis , N. Dudley Fulton, Software Rejuvenation: Analysis, Module and Applications, Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p.381, June 27-30, 1995\n", "Alexandru Iosup , Simon Ostermann , Nezih Yigitbasi , Radu Prodan , Thomas Fahringer , Dick Epema, Performance Analysis of Cloud Computing Services for Many-Tasks Scientific Computing, IEEE Transactions on Parallel and Distributed Systems, v.22 n.6, p.931-945, June 2011[doi>10.1109/TPDS.2011.66]\n", "Johnson, D., Murari, K., Raju, M., RB, S., and Girikumar, Y. 2010. Eucalyptus Beginner's Guide UEC Ed. For Ubuntu Server 10.04 - Lucid Lynx, v1.0.\n", "Jones, M. T. 2008. Cloud computing with Linux - cloud computing platforms and applications. IBM Corporation, 12.\n", "Kedem, B. and Fokianos, K. 2002. Regression Models for Time Series Analysis. Wiley.\n", "Kenichi Kourai , Shigeru Chiba, A Fast Rejuvenation Technique for Server Consolidation with Virtual Machines, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.245-255, June 25-28, 2007[doi>10.1109/DSN.2007.6]\n", "KVM. 2012. Kernel based virtual machine. Project Home Page. Available in: http://www.linux-kvm.org.\n", "Machida, F., Kim, D. S., and Trivedi, K. 2010. Modeling and analysis of software rejuvenation in a server virtualized system. In Proceedings of the 2010 IEEE 2nd International Workshop on Software Aging and Rejuvenation (WoSAR). 1--6.\n", "Matias, R. and Filho, P. J. F. 2010. Measuring software aging effects through OS kernel instrumentation. In Proceedings of the 2nd International Workshop on Software Aging and Rejuvenation (WoSAR), in conjunction with 21th IEEE International Symposium on Software Reliability Engineering (ISSRE'10) (San Jose).\n", "Rivalino Matias , Paulo J.  F. Filho, An Experimental Study on Software Aging and Rejuvenation in Web Servers, Proceedings of the 30th Annual International Computer Software and Applications Conference, p.189-196, September 17-21, 2006[doi>10.1109/COMPSAC.2006.25]\n", "Matias Jr., R., Barbetta, P. A., Trivedi, K. S., and Filho, P. J. F. 2010. Accelerated degradation tests applied to software aging experiments. IEEE Trans. Reliab. 59, 1, 102--114.\n", "Matos Jr., R., Araujo, J., Maciel, P., Vieira, F., Matias, R., and Trivedi, K. S. 2011. Software rejuvenation in Eucalyptus cloud computing infrastructure: A hybrid method based on multiple thresholds and time series prediction. Int. Trans. Syst. Sci. Appl. 7, 295--303.\n", "Philip K. McKinley , Farshad A. Samimi , Jonathan K. Shapiro , Chiping Tang, Service Clouds: A Distributed Infrastructure for Constructing Autonomic Communication Services, Proceedings of the 2nd IEEE International Symposium on Dependable, Autonomic and Secure Computing, p.341-348, September 29-October 01, 2006[doi>10.1109/DASC.2006.44]\n", "Madalin Mihailescu , Andres Rodriguez , Cristiana Amza, Enhancing application robustness in Infrastructure-as-a-Service clouds, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops, p.146-151, June 27-30, 2011[doi>10.1109/DSNW.2011.5958801]\n", "Montgomery, D. C., Jennings, C. L., and Kulahci, M. 2008. Introduction to Time Series Analysis and Forecasting. Wiley series in probability and statistics.\n", "John Musa, Software Reliability Engineered Testing, McGraw-Hill, Inc., New York, NY, 1998\n", "NIST. 2011. NIST. National Institute of Standards and Technology, Information Technology Laboratory, U.S. Department of Commerce. Available in: http://csrc.nist.gov.\n", "Paing, A. M. M. and Thein, N. L. 2012. Stochastic reward nets model for time based software rejuvenation in virtualized environment. Int. J. Comput. Sci. Telecommuni. 3, 1, 1--10.\n", "Junjie Peng , Xuejun Zhang , Zhou Lei , Bofeng Zhang , Wu Zhang , Qing Li, Comparison of Several Cloud Computing Platforms, Proceedings of the 2009 Second International Symposium on Information Science and Engineering, p.23-27, December 26-28, 2009[doi>10.1109/ISISE.2009.94]\n", "Rezaei, A. and Sharifi, M. 2010. Rejuvenating high available virtualized systems. In Proceedings of the International Conference on Availability, Reliability, and Security, 2010 (ARES'10). 289--294.\n", "Schwarz, G. 1978. Estimating the dimension of a model. Ann. Stati.\n", "Sousa, E., Maciel, P. R. M., Arajo, C., Alves, G., and Chicout, F. 2009. Performance modeling for evaluation and planning of electronic funds transfer systems. In Proceedings of ISCC'09. 73--76.\n", "Dawei Sun , Guiran Chang , Qiang Guo , Chuan Wang , Xingwei Wang, A Dependability Model to Enhance Security of Cloud Environment Using System-Level Virtualization Techniques, Proceedings of the 2010 First International Conference on Pervasive Computing, Signal Processing and Applications, p.305-310, September 17-19, 2010[doi>10.1109/PCSPA.2010.81]\n", "Sun Microsystems. 2009. Introduction to Cloud Computing Architecture 1 Ed. Sun Microsystems, Inc.\n", "Trivedi, K. S., Kim, D. S., Roy, A., and Medhi, D. 2009. Dependability and security models. In Proceedings of the 7th International Workshop on the Design of Reliable Communication Networks (DRCN'09).\n", "Kalyanaraman Vaidyanathan , Kishor S. Trivedi, A Comprehensive Model for Software Rejuvenation, IEEE Transactions on Dependable and Secure Computing, v.2 n.2, p.124-137, April 2005[doi>10.1109/TDSC.2005.15]\n", "Witkon, E. 2007. Using Load Testing to meet Your SLA. RadView Software. RadView Executive White Paper.\n", "Min Xie , Yuan-Shun Dai , Kim-Leng Poh, Computing System Reliability: Models And Analysis, Kluwer Academic/Plenum Publishers, 2004\n"], "doi": "doi>10.1145/2539122", "ref_links": {"19": "http://open.eucalyptus.com/.", "1": "http://aws.amazon.com/ebs.", "37": "http://csrc.nist.gov.", "12": "http://manpages.ubuntu.com/manpages/hardy/man5/proc.5.html.", "27": "http://www.linux-kvm.org."}, "abstract": "The need for high reliability, availability and performance has significantly increased in modern applications, that handle rapidly growing demands while providing uninterruptible services. Cloud computing systems fundamentally provide access to large pools of data and computational resources. Eucalyptus is a software framework largely used to implement private clouds and hybrid-style Infrastructure as a Service. It implements the Amazon Web Service (AWS) API, allowing interoperability with other AWS-based services. This article investigates the software aging effects in the Eucalyptus framework, considering workloads composed of intensive requests for remote storage attachment and virtual machine instantiations. We found problems that may be harmful to system dependability and performance, specifically regarding to RAM memory and swap space exhaustion, besides highly excessive CPU utilization by the virtual machines. We also present an approach that applies time series analysis to schedule rejuvenation, so as to reduce the downtime by predicting the proper moment to perform the rejuvenation. We experimentally evaluate our approach using an Eucalyptus test bed. The results show that our approach achieves higher availability, when compared to a threshold-triggered rejuvenation method based on continuous monitoring of resources utilization.", "authors": [{"name": "jean araujo", "link": "http://dl.acm.org/author_page.cfm?id=81493650952"}, {"name": "rubens matos", "link": "http://dl.acm.org/author_page.cfm?id=81493644645"}, {"name": "vandi alves", "link": "http://dl.acm.org/author_page.cfm?id=81556441856"}, {"name": "paulo maciel", "link": "http://dl.acm.org/author_page.cfm?id=81371593128"}, {"name": "f vieira de souza", "link": "http://dl.acm.org/author_page.cfm?id=87059717257"}, {"name": "rivalino matias jr", "link": "http://dl.acm.org/author_page.cfm?id=81322501183"}, {"name": "kishor s trivedi", "link": "http://dl.acm.org/author_page.cfm?id=81448593935"}], "title": "Software aging in the eucalyptus cloud computing infrastructure: Characterization and rejuvenation", "citations": [], "Metrics": {"Downloads (12 months)": "137\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "518\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "federal university of pernambuco", "city": null, "Name": "jean araujo"}, {"country": null, "university": null, "affiliation_string": "federal university of pernambuco", "city": null, "Name": "rubens matos"}, {"country": null, "university": null, "affiliation_string": "federal university of pernambuco", "city": null, "Name": "vandi alves"}, {"country": null, "university": null, "affiliation_string": "federal university of pernambuco", "city": null, "Name": "paulo maciel"}, {"country": null, "university": null, "affiliation_string": "federal university of piaui", "city": null, "Name": "f vieira de souza"}, {"country": null, "university": null, "affiliation_string": "federal university of uberlandia", "city": null, "Name": "rivalino matias jr"}, {"country": null, "university": null, "affiliation_string": "duke university", "city": null, "Name": "kishor s trivedi"}]}, "Article No.: 6": {"references": ["Ahn, S., Patitz, Z., Park, N., Kim, H. J., and Park, N. 2009. A floorprint-based defect tolerance for nano-scale application-specific IC. IEEE Trans. Instrum. Measure. 58, 5, 1283--1290.\n", "Federico Angiolini , M. Haykel Ben Jamaa , David Atienza , Luca Benini , Giovanni De Micheli, Interactive presentation: Improving the fault tolerance of nanometric PLA designs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Awais, M., Vacca, M., Graziano, M., and Masera, G. 2012. Fft implementation using QCA. In Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Seville, Spain. IEEE, 741--744.\n", "Awais, M., Vacca, M., Graziano, M., Ruo Roch, M., and Masera, G. 2013. Quantum dot Cellular automata check node implementation for ldpc decoders. IEEE Trans. Nanotech. 99, 10.\n", "Debayan Bhaduri , Sandeep K. Shukla, NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.988980]\n", "Chiolerio, A., Allia, P., and Graziano, M. 2012. Magnetic dipolar coupling and collective effects for binary information codification in cost-effective logic devices. J. Magnet. Magnetic Mat. 324, 7.\n", "Compa\u00f1o, R., Molenkamp, L., and Paul, D. J. 2000. Technology roadmap for nanoelectronics. European Commission, Microelectronics Advanced Research Initiative MEL-ARI NANO, http://www.cordis.ln/esprit/src/melari/.htm.\n", "Crepaldi, M., Rattalino, I., Motto, P., Demarchi, D., and Civera, P. 2013. A 0.13 murmm CMOS operational schmitt trigger r-to-f converter for nanogap-based nanosensors read-out. IEEE Trans. Circ. Syst. I: Regular Papers, 60, 4, 975--988.\n", "Dehon, A. 2002. Array based architectures for molecular electronics. In Proceedings of the 1st Workshop on Non-Silicon Computations (NSC-1).\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Catherine Dezan , Ciprian Teodorov , Lo\u00efc Lagadec , Michael Leuchtenburg , Teng Wang , Pritish Narayanan , Andras Moritz, Towards a framework for designing applications onto hybrid nano/CMOS fabrics, Microelectronics Journal, v.40 n.4-5, p.656-664, April, 2009[doi>10.1016/j.mejo.2008.07.072]\n", "Frache, S., Chiabrando, D., Graziano, M., Riente, F., Turvani, G., and Zamboni, M. 2012. Topolinano: Nanoarchitectures design made real. In Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) (Amsterdam, The Netherlands). IEEE, 160--167.\n", "Frache, S., Graziano, M., and Zamboni, M. 2010. A flexible simulation methodology and tool for nanoarray-based architectures. In Proceedings of the 28<sup>th</sup> IEEE International Conference on Computer Design (ICCD 2010) (Amsterdam, The Netherlands). IEEE, 60--67.\n", "Graziano, M., Chiolerio, A., and Zamboni, M. 2009. A technology aware magnetic QCA NCL-HDL architecture. In Proceedings of the International Conference on Nanotechnology (Genova, Italy). 763--766.\n", "Mariagrazia Graziano , Stefano Frache , Maurizio Zamboni, A Hardware Viewpoint on Biosequence Analysis: What\u2019s Next?, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.4, p.1-21, November 2013[doi>10.1145/2504774]\n", "Mariagrazia Graziano , Marco Vacca , Davide Blua , Maurizio Zamboni, Asynchrony in Quantum-Dot Cellular Automata Nanocomputation: Elixir or Poison?, IEEE Design & Test, v.28 n.5, p.72-83, September 2011[doi>10.1109/MDT.2011.98]\n", "Mariagrazia Graziano , Marco Vacca , Alessandro Chiolerio , Maurizio Zamboni, An NCL-HDL Snake-Clock-Based Magnetic QCA Architecture, IEEE Transactions on Nanotechnology, v.10 n.5, p.1141-1149, September 2011[doi>10.1109/TNANO.2011.2118229]\n", "Chen He , Margarida F. Jacome, RAS-NANO: a reliability-aware synthesis framework for reconfigurable nanofabrics, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K.-H., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 5545, 1313--1317.\n", "James A. Hutchby , Ralph Cavin , Victor Zhirnov , Joe E. Brewer , George Bourianoff, Emerging Nanoscale Memory and Logic Devices: A Critical Assessment, Computer, v.41 n.5, p.28-32, May 2008[doi>10.1109/MC.2008.154]\n", "Lent, C. S., Tougaw, P., Porod, W., and Bernstein, G. 1993. Quantum cellular automata. Nanotechnology 4, 49--57.\n", "Likharev, K. K. 2004. CMOL: A New Concept for Nanoelectronics. S. Pietroburgo, Russia.\n", "Likharev, K. K., Mayr, A., Muckra, I., and T\u00fcrel, O. 2003. Crossnets: High-performance neuromorphic architectures for CMOL circuits. Ann. New York Acad. Sci. 1006, 146--156.\n", "Lu, W. and Lieber, C. M. 2006. Semiconductor nanowires. J. Phys. D: Applied Physics, 39, 387--406.\n", "Luo, Y., Collier, C. P., Jeppesen, J. O., Nielsen, K. A., Deionno, E., Ho, G., Perkins, J., Tseng, H.-R., Yamamoto, T., Stoddart, J. F., and Heath, J. R. 2002. Two-dimensional molecular electronics circuits. ChemPhysChem 3, 6, 519--525.\n", "Maurizio Martina , Guido Masera, Turbo NOC: a framework for the design of network-on-chip-based turbo decoder architectures, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.10, p.2776-2789, October 2010[doi>10.1109/TCSI.2010.2046257]\n", "Moritz, C., Wang, T., Narayanan, P., Leuchtenburg, M., Guo, Y., Dezan, C., and Bennaser, M. 2007. Fault-tolerant nanoscale processors on semiconductor nanowire grids. IEEE Trans. Circuits and Systems I: Regular Papers, 54, 11, 2422--2437.\n", "Moritz, C. A., and Wang, T. 2004. Latching on the wire and pipelining in nanoscale designs. In NSC-3. 1--7.\n", "Moritz, C. A. and Wang, T. 2006. Towards defect-tolerant nanoscale architectures. In Proceedings of the 6th IEEE Conference on Nanotechnology (IEEE-NANO 2006). 331--334.\n", "Motto, P., Dimonte, A., Rattalino, I., Demarchi, D., Piccinini, G., and Civera, P. 2012. Nanogap structures for molecular nanoelectronics. Nanoscale Res. Lett. 7, 113, 7.\n", "Pritish Narayanan , Csaba Andras Moritz , Kyoung Won Park , Chi On Chui, Validating cascading of crossbar circuits with an integrated device-circuit exploration, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.37-42, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226357]\n", "Narayanan, P., Park, K. W., Chui, C. O., and Moritz, C. 2009. Manufacturing pathway and associated challenges for nanoscale computational systems. In Proceedings of 9th IEEE Conference on Nanotechnology (IEEE-NANO 2009). 119--122.\n", "Pritish Narayanan , Michael Leuchtenburg , Teng Wang , Csaba Andras Moritz, CMOS Control Enabled Single-Type FET NASIC, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.191-196, April 07-09, 2008[doi>10.1109/ISVLSI.2008.92]\n", "Narayanan, P., Wang, T., Leuchtenburg, M., and Moritz, C. 2008b. Comparison of analog and digital nanosystems: Issues for the nano-architect. In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC 2008). 1003--1008.\n", "Narayanan, P., Wang, T., Leuchtenburg, M., and Moritz, C. A. 2008c. Image processing architecture for semiconductor nanowire based fabrics. In Proceedings of the 8th IEEE Conference on Nanotechnology (NANO'08). 677--680.\n", "Pulimeno, A., Graziano, M., Abrardi, C., Demarchi, D., and Piccinini, G. 2011. Molecular QCA: A write-in system based on electric fields. In Proceeding of the 2011 IEEE 4th International Nanoelectronics Conference (INEC). 1--2.\n", "Pulimeno, A., Graziano, M., Demarchi, D., and Piccinini, G. 2012a. Towards a molecular QCA wire: Simulation of write-in and read-out systems. In Solid-State Electronics. Elsevier 1, 7.\n", "Azzurra Pulimeno , Mariagrazia Graziano , Gianluca Piccinini, UDSM trends comparison: from technology roadmap to UltraSparc Niagara2, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.7, p.1341-1346, July 2012[doi>10.1109/TVLSI.2011.2148183]\n", "Pulimeno, A., Graziano, M., Sanginario, A., Cauda, V., Demarchi, D., and Piccinini, G. 2013. Bis-ferrocene molecular QCA wire: ab-initio simulations of fabrication driven fault tolerance. IEEE Trans. Nanoelectron. 10.\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C. L., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289, 5476, 94--97.\n", "Semiconductor Industry Association 2010. International Technology Roadmap of Semiconductors, 2010 Update. http://public.itrs.net.\n", "Vacca, M., Graziano, M., and Zamboni, M. 2012. Nanomagnetic logic microprocessor: Hierarchical power model. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 8, 8.\n", "Wang, K., Khitun, A., and Galatsis, K. 2007. More than moore's law: Nanofabrics and architectures. In Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM'07). IEEE. 139--143.\n", "Teng Wang , P. Narayanan , C. Andras Moritz, Heterogeneous Two-Level Logic and Its Density and Fault Tolerance Implications in Nanoscale Fabrics, IEEE Transactions on Nanotechnology, v.8 n.1, p.22-30, January 2009[doi>10.1109/TNANO.2008.2007645]\n", "Wang, T., Narayanan, P., Leuchtenburg, M., and Moritz, C. 2008. (NASICs): A nanoscale fabric for nanoscale microprocessors. In Proceedings of the 2nd IEEE International Nanoelectronics Conference (INEC 2008). 989--994.\n", "Zhanglei Wang , Krishnendu Chakrabarty, Built-in Self-test and Defect Tolerance in Molecular Electronics-based Nanofabrics, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.145-161, June      2007[doi>10.1007/s10836-006-0550-z]\n", "Shanrui Zhang , Minsu Choi , Nohpill Park, Modeling Yield of Carbon-Nanotube/Silicon-Nanowire FET-Based Nanoarray Architecture with h-hot Addressing Scheme, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.356-364, October 10-13, 2004\n"], "doi": "doi>10.1145/2541882", "ref_links": {"6": "http://www.cordis.ln/esprit/src/melari/.htm.", "40": "http://public.itrs.net."}, "abstract": "Density and regularity are deemed as the major advantages of nanoarray architectures based on nanowires. Literature demonstrated that proper reliability analyzes must be performed and solutions have to be devised to improve nanoarrays yield. Their complexity and high-fault probability claim for specific design automation tools able to explore circuit solutions, performance and fault-tolerant approaches.We envision a simulator conceived to carry on characterizations in terms of logic behavior, defect-induced output error rate assessment, switching activity, power and timing performance. Though already existing for traditional technology, a simulator based on specific technological and topological tiled nanoarray descriptions, and conceived to join both device and architecture levels, has never been attempted at the degree of accuracy we present.Our contribution is twofold. First, marking a difference with respect to the state of the art, we developed an algorithm based on an event-driven engine which works at switch level and is not simply built on top of cost functions evaluations. The straightforward advantage is the possibility to follow the evolution of dynamic control sequences throughout all the inner components of the nanoarray, and, as a consequence, to obtain circuit level characterization as a projection of the real internal parameters.Second, we added to our simulator the capability to inject faults with specific statistical distributions associated to the nanoarray topology. Here we extract output error rates and yield for one of the possible nanoarray structures proposed in literature, the NASIC. Results specificity and accuracy demonstrate the simulator trustworthiness, its effectiveness for extensive nanoarrays characterization and its suitability as a foundation for both higher architectural and lower device simulation levels.The aim of this work, then, is to provide insights into the intertwined relation between actual technology and circuit design for these emerging fabrics, and, as a consequence, to clarify how defects and variability affect circuits and systems performance.", "authors": [{"name": "stefano frache", "link": "http://dl.acm.org/author_page.cfm?id=81490688262"}, {"name": "mariagrazia graziano", "link": "http://dl.acm.org/author_page.cfm?id=81100476319"}, {"name": "maurizio zamboni", "link": "http://dl.acm.org/author_page.cfm?id=81100609158"}], "title": "Nanoarray architectures multilevel simulation", "citations": [], "Metrics": {"Downloads (12 months)": "19\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "138\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "italy", "university": null, "affiliation_string": "politecnico di torino torino to italy", "city": null, "Name": "stefano frache"}, {"country": "italy", "university": null, "affiliation_string": "politecnico di torino torino to italy", "city": null, "Name": "mariagrazia graziano"}, {"country": "italy", "university": null, "affiliation_string": "politecnico di torino torino to italy", "city": null, "Name": "maurizio zamboni"}]}, "Article No.: 4": {"references": ["Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007[doi>10.1109/MICRO.2007.32]\n", "Alam, M. and Mahapatra, S. 2008. A comprehensive model of PMOS NBTI degradation. Microelectron. Reliab. 45, 1, 71--81.\n", "Mehmet Basoglu , Michael Orshansky , Mattan Erez, NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840898]\n", "Bhardwaj, S., Wang, W., Vttikonda, R., Cao, Y., and Vrudhula, S. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of CICC. 189--192.\n", "David R. Bild , Gregory E. Bok , Robert P. Dick, Minimization of NBTI performance degradation using internal node control, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Chen, G., Chuah, K. Y., Li, M. F., Chan, D. S., Ang, C. H., Zheng, J. Z., Jin, Y., and Kwong, D. L. 2003. Dynamic NBTI of pmos transistors and its impact on device lifetime. In Proceedings of IRPS. 196--202.\n", "Kypros Constantinides , Stephen Plaza , Jason Blome , Valeria Bertacco , Scott Mahlke , Todd Austin , Bin Zhang , Michael Orshansky, Architecting a reliable CMP switch architecture, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.2-es, March 2007[doi>10.1145/1216544.1216545]\n", "Ayse Kivilcim Coskun , Tajana Simunic Rosing , Keith Whisnant, Temperature aware task scheduling in MPSoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Hesham El-Rewini , Theodore G. Lewis , Hesham H. Ali, Task scheduling in parallel and distributed systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994\n", "Fischetti, M. and Lodi, A. 2003. Local branching. Math. Prog. 98, 1--3, 23--47.\n", "Greskamp, B., Sarangi, S. R., and Torrellas, J. 2007. Threshold voltage variation effects on aging-related hard failure rates. In Proceedings of ISCAS. 1261--1264.\n", "M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]\n", "W-L. Hung , Y. Xie , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Thermal-Aware Task Allocation and Scheduling for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.898-899, March 07-11, 2005[doi>10.1109/DATE.2005.310]\n", "Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA\n", "Lee, E.-A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245.\n", "Chin-Hung Lin , Ing-Chao Lin , Kuan-Hui Li, TG-based technique for NBTI degradation and leakage optimization, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "Gokhan Memik , William H. Mangione-Smith , Wendong Hu, NetBench: a benchmarking suite for network processors, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California\n", "Papoulis, A. 2002. Probability, Random Variables and Stochastic Processes. McGraw-Hill, New York.\n", "Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2005. Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron Dev. Lett. 26, 8, 560--562.\n", "Reddy, V., Krishnan, A. T., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T., and Krishnan, S. 2002. Impact of negative bias temperature instability on digital circuit reliability. In Proceedings of IRPS. 248--254.\n", "Peng Rong , Massoud Pedram, Power-aware scheduling and dynamic voltage setting for tasks running on a hard real-time system, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118416]\n", "Martino Ruggiero , Alessio Guerri , Davide Bertozzi , Francesco Poletti , Michela Milano, Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Smruti Sarangi , Brian Greskamp , Abhishek Tiwari , Josep Torrellas, EVAL: Utilizing processors with variation-induced timing errors, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.423-434, November 08-12, 2008[doi>10.1109/MICRO.2008.4771810]\n", "Sarangi, S. R., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., and Torrellas, J. 2008b. VARIUS: A model of process variation and resulting timing errors for microarchitects. IEEE Trans. Semi. Manu. 21, 1, 3--13.\n", "Schrijver, A. 1998. Theory of Linear and Integer Programming. Wiley.\n", "Schrijver, A. 2003. Combinatorial Optimization: Polyhedra and Efficiency. Springer.\n", "Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]\n", "Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004\n", "Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Exploiting Structural Duplication for Lifetime Reliability Enhancement, Proceedings of the 32nd annual international symposium on Computer Architecture, p.520-531, June 04-08, 2005[doi>10.1109/ISCA.2005.28]\n", "Jin Sun , Jun Li , Dongsheng Ma , J. M. Wang, Chebyshev Affine-Arithmetic-Based Parametric Yield Prediction Under Limited Descriptions of Uncertainty, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1852-1865, October 2008[doi>10.1109/TCAD.2008.2003300]\n", "Waldshmidt, K., Haase, J., Hofmann, A., Damm, M., and Hauser, D. 2006. Reliability-aware power management of multi-core systems (MPSOCS). In Proceedings of Dynamically Reconfigurable Architectures. 520--531.\n", "Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]\n", "Yu Wang , Hong Luo , Ku He , Rong Luo , Huazhong Yang , Yuan Xie, Temperature-aware NBTI modeling and the impact of input vector control on performance degradation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "George L. Nemhauser , Laurence A. Wolsey, Integer and combinatorial optimization, Wiley-Interscience, New York, NY, 1988\n", "Songqing Zhang , Vineet Wason , Kaustav Banerjee, A probabilistic framework to estimate full-chips subthreshold leakage power distribution considering within-die and die-to-die P-T-V variations, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013278]\n"], "doi": "doi>10.1145/2539124", "ref_links": {}, "abstract": "With continuously shrinking technology, reliability issues such as Negative Bias Temperature Instability (NBTI) has resulted in considerable degradation of device performance, and eventually the short mean-time-to-failure (MTTF) of the whole multicore system. This article proposes a new workload balancing scheme based on device-level fractional NBTI model to balance the workload among active cores while relaxing stressed ones. Starting with NBTI-induced threshold voltage degradation, we define a concept of Capacity Rate (CR) as an indication of one core's ability to accept workload. Capacity rate captures core's performance variability in terms of delay and power metrics under the impact of NBTI aging. The proposed workload balancing framework employs the capacity rates as workload constraints, applies a Dynamic Zoning (DZ) algorithm to group cores into zones to process task flows, and then uses Dynamic Task Scheduling (DTS) to allocate tasks in each zone with balanced workload and minimum communication cost. Experimental results on a 64-core system show that by allowing a small part of the cores to relax over a short time period, the proposed methodology improves multicore system yield (percentage of core failures) by 20&percnt;, while extending MTTF by 30&percnt; with insignificant degradation in performance (less than 3&percnt;).", "authors": [{"name": "jin sun", "link": "http://dl.acm.org/author_page.cfm?id=81336493258"}, {"name": "roman lysecky", "link": "http://dl.acm.org/author_page.cfm?id=81100424898"}, {"name": "karthik shankar", "link": "http://dl.acm.org/author_page.cfm?id=81444597977"}, {"name": "avinash kodi", "link": "http://dl.acm.org/author_page.cfm?id=81100460202"}, {"name": "ahmed louri", "link": "http://dl.acm.org/author_page.cfm?id=81100548385"}, {"name": "janet roveda", "link": "http://dl.acm.org/author_page.cfm?id=81100346789"}], "title": "Workload assignment considering NBTI degradation in multicore systems", "citations": [{"Name": "Atieh Lotfi ", "Country": "benin", "Affiliation": null}, {"Name": "Abbas Rahimi ", "Country": "benin", "Affiliation": null}, {"Name": "Luca Benini ", "Country": "benin", "Affiliation": null}, {"Name": "Rajesh K. Gupta", "Country": "benin", "Affiliation": null}], "Metrics": {"Downloads (12 months)": "22\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "274\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "the university of arizona tucson az", "city": "arizona", "Name": "jin sun"}, {"country": "United States", "university": null, "affiliation_string": "the university of arizona tucson az", "city": "arizona", "Name": "roman lysecky"}, {"country": "United States", "university": null, "affiliation_string": "university of texas at austin austin tx", "city": "austin", "Name": "karthik shankar"}, {"country": "Greece", "university": null, "affiliation_string": "ohio university athens oh", "city": "athens", "Name": "avinash kodi"}, {"country": "United States", "university": null, "affiliation_string": "the university of arizona tucson az", "city": "arizona", "Name": "ahmed louri"}, {"country": "United States", "university": null, "affiliation_string": "the university of arizona tucson az", "city": "arizona", "Name": "janet roveda"}]}, "Article No.: 9": {"references": ["Javier Alonso , Luis Silva , Artur Andrzejak , Paulo Silva , Jordi Torres, High-available grid services through the use of virtualized clustering, Proceedings of the 8th IEEE/ACM International Conference on Grid Computing, p.34-41, September 19-21, 2007[doi>10.1109/GRID.2007.4354113]\n", "Alonso, J., Torres, J., Berral, J. Ll., and Gavald&grave;a, R. 2010. Adaptive on-line software aging prediction based on machine learning. In Proceedings of the 2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN). IEEE, 507--516.\n", "Apache. 2011a. The Apache HTTP Server Project. (2011). http://httpd.apache.org.\n", "Apache. 2011b. Apache tomcat. (2011). http://tomcat.apache.org/.\n", "Apache. 2011c. Apache tomcat configuration reference - the HTTP connector. (2011). http://tomcat.apache.org/tomcat-6.0-doc/config/http.html.\n", "Bao, Y., Sun, X., and Trivedi, K. S. 2005. A workload-based analysis of software aging, and rejuvenation. IEEE Trans. Reliab. 54, 3, 541--548.\n", "Bezenek, T., Cain, T., Dickson, R., Heil, T., Martin, M., McCurdy, C., Rajwar, R., Weglarz, E., Zilles, C., and Lipasti, M. 2011. TPC-W benchmark Java version. http://pharm.ece.wisc.edu/tpcw.shtml.\n", "Andrea Bobbio , Matteo Sereno , Cosimo Anglano, Fine grained software degradation models for optimal rejuvenation policies, Performance Evaluation, v.46 n.1, p.45-62, September 2001[doi>10.1016/S0166-5316(01)00037-2]\n", "Cai, K.-Y. 2006. Software reliability experimentation and control. J. Comput. Sci. Tech. 21, 5, 697--707.\n", "Karen J. Cassidy , Kenny C. Gross , Amir Malekpour, Advanced Pattern Recognition for Detection of Complex Software Aging Phenomena in Online Transaction Processing Servers, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.478-482, June 23-26, 2002\n", "V. Castelli , R. E. Harper , P. Heidelberger , S. W. Hunter , K. S. Trivedi , K. Vaidyanathan , W. P. Zeggert, Proactive management of software aging, IBM Journal of Research and Development, v.45 n.2, p.311-332, March 2001[doi>10.1147/rd.452.0311]\n", "Dongyan Chen , Kishor S. Trivedi, Analysis of Periodic Preventive Maintenance with General System Failure Distribution, Proceedings of the 2001 Pacific Rim International Symposium on Dependable Computing, p.103, December 17-19, 2001\n", "T. Dohi , K. Goseva-Popstojanova , K. S. Trivedi, Statistical non-parametric algorithms to estimate the optimal software rejuvenation schedule, Proceedings of the 2000 Pacific Rim International Symposium on Dependable Computing, p.77, December 18-20, 2000\n", "Sachin Garg , Antonio Puliafito , Mikl\u00f3s Telek , Kishor Trivedi, Analysis of Preventive Maintenance in Transactions Based Software Systems, IEEE Transactions on Computers, v.47 n.1, p.96-107, January 1998[doi>10.1109/12.656092]\n", "S. Garg , A. Van Moorsel , K. Vaidyanathan , K. S. Trivedi, A Methodology for Detection and Estimation of Software Aging, Proceedings of the The Ninth International Symposium on Software Reliability Engineering, p.283, November 04-07, 1998\n", "Grottke, M., Li, L., Vaidyanathan, K., and Trivedi, K. S. 2006. Analysis of software aging in a web server. IEEE Trans. Reliab. 55, 3, 411--420.\n", "Grottke, M., Matias, R., and Trivedi, K. S. 2008. The fundamentals of software aging. In Proceedings of the 2008 IEEE First International Workshop on Software Aging and Rejuvenation (WoSAR). IEEE, 1--6.\n", "Grottke, M., Nikora, A. P., and Trivedi, K. S. 2010. An empirical investigation of fault types in space mission system software. In Proceedings of the 2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN). IEEE, 447--456.\n", "Nick Kolettis , N. Dudley Fulton, Software Rejuvenation: Analysis, Module and Applications, Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing, p.381, June 27-30, 1995\n", "Yun-Fei Jia , Lei Zhao , Kai-Yuan Cai, A Nonlinear Approach to Modeling of Software Aging in a Web Server, Proceedings of the 2008 15th Asia-Pacific Software Engineering Conference, p.77-84, December 03-05, 2008[doi>10.1109/APSEC.2008.38]\n", "Mac\u00eado, A., Ferreira, T., and Matias, R. 2010. The mechanics of memory-related software aging. In Proceedings of the 2010 IEEE Second International Workshop on Software Aging and Rejuvenation (WoSAR). IEEE, 1--5.\n", "Marshall, E. 1992. Fatal error: How patriot overlooked a scud. Science (New York, NY) 255, 5050, 1347.\n", "Matias, R., Barbetta, P. A., Trivedi, K. S., and Filho, P. J. F. 2010a. Accelerated degradation tests applied to software aging experiments. IEEE Trans. Reliab. 59, 1, 102--114.\n", "Matias, R., Beicker, I., Leit\u00e3o, B., and Maciel, P. R. M. 2010b. Measuring software aging effects through OS kernel instrumentation. In Proceedings of the 2010 IEEE Second International Workshop on Software Aging and Rejuvenation (WoSAR). IEEE, 1--6.\n", "Rivalino Matias Jr. , Kishor S. Trivedi , Paulo R. M. Maciel, Using Accelerated Life Tests to Estimate Time to Software Aging Failure, Proceedings of the 2010 IEEE 21st International Symposium on Software Reliability Engineering, p.211-219, November 01-04, 2010[doi>10.1109/ISSRE.2010.42]\n", "Meeker, W. Q. and Escobar, L. A. 1998. Statistical Methods for Reliability Data. Vol. 78. Wiley, New York.\n", "Nelson, W. B. 2004. Accelerated Testing: Statistical Models, Test Plans and Data Analyses. Wiley-Interscience.\n", "Oracle. 2010. JSTAT - Java virtual machine statistics monitoring tool. (2010). http://download.oracle.com/javase/1.5.0/docs/tooldocs/share/jstat.html.\n", "Sen, P. K. 1968. Estimates of the regression coefficient based on Kendall's tau. J. Amer. Statist. Assoc. 63, 324, 1379--1389.\n", "Luis Silva , Henrique Madeira , Joao Gabriel Silva, Software Aging and Rejuvenation in a SOAP-based Server, Proceedings of the Fifth IEEE International Symposium on Network Computing and Applications, p.56-65, July 24-26, 2006[doi>10.1109/NCA.2006.51]\n", "TPC. 2002. TPC Benchmark#8482; W specification version 1.8. (2002). http://www.tpc.org/tpcw/spec/tpcw_V1.8.pdf.\n", "Kishor S. Trivedi, Probability and statistics with reliability, queuing and computer science applications, John Wiley and Sons Ltd., Chichester, 2001\n", "Kalyanaraman Vaidyanathan , Kishor S. Trivedi, A Comprehensive Model for Software Rejuvenation, IEEE Transactions on Dependable and Secure Computing, v.2 n.2, p.124-137, April 2005[doi>10.1109/TDSC.2005.15]\n", "Zhang, X. and Pham, H. 2002. Predicting operational software availability and its applications to telecommunication systems. Int. J. Syst. Sci. 33, 11, 923--930.\n", "Jing Zhao , Yuliang Jin , Kishor S. Trivedi , Rivalino Matias Jr., Injecting Memory Leaks to Accelerate Software Failures, Proceedings of the 2011 IEEE 22nd International Symposium on Software Reliability Engineering, p.260-269, November 29-December 02, 2011[doi>10.1109/ISSRE.2011.24]\n"], "doi": "doi>10.1145/2539118", "ref_links": {"4": "http://tomcat.apache.org/tomcat-6.0-doc/config/http.html.", "6": "http://pharm.ece.wisc.edu/tpcw.shtml.", "3": "http://tomcat.apache.org/.", "30": "http://www.tpc.org/tpcw/spec/tpcw_V1.8.pdf.", "2": "http://httpd.apache.org.", "27": "http://download.oracle.com/javase/1.5.0/docs/tooldocs/share/jstat.html."}, "abstract": "A number of studies have reported the phenomenon of \u201cSoftware aging\u201d, caused by resource exhaustion and characterized by progressive software performance degradation. In this article, we carry out an experimental study of software aging and rejuvenation for an on-line bookstore application, following the standard configuration of TPC-W benchmark. While real website is used for the bookstore, the clients are emulated. In order to reduce the time to application failures caused by memory leaks, we use the accelerated life testing (ALT) approach. We then select the Weibull time to failure distribution at normal level, to be used in a semi-Markov process, to compute the optimal software rejuvenation trigger interval. Since the validation of optimal rejuvenation trigger interval with emulated browsers will take an inordinate long time, we develop a simulation model to validate the ALT experimental results, and also estimate the steady-state availability to cross-validate the results of the semi-Markov availability model.", "authors": [{"name": "jing zhao", "link": "http://dl.acm.org/author_page.cfm?id=81496676044"}, {"name": "yuliang jin", "link": "http://dl.acm.org/author_page.cfm?id=81496672442"}, {"name": "kishor s trivedi", "link": "http://dl.acm.org/author_page.cfm?id=81448593935"}, {"name": "rivalino matias jr", "link": "http://dl.acm.org/author_page.cfm?id=81322501183"}, {"name": "yanbin wang", "link": "http://dl.acm.org/author_page.cfm?id=84459949057"}], "title": "Software rejuvenation scheduling using accelerated life testing", "citations": [], "Metrics": {"Downloads (12 months)": "49\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "262\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "china", "university": "harbin engineering university", "affiliation_string": "harbin engineering university", "city": "harbin", "Name": "jing zhao"}, {"country": "china", "university": "harbin engineering university", "affiliation_string": "harbin engineering university", "city": "harbin", "Name": "yuliang jin"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "kishor s trivedi"}, {"country": "Brazil", "university": null, "affiliation_string": "federal university of uberlandia uberlandia brazil", "city": "uberlandia", "Name": "rivalino matias jr"}, {"country": "china", "university": "harbin institute of technology", "affiliation_string": "harbin institute of technology", "city": "harbin", "Name": "yanbin wang"}]}}, "date": {"month": "January", "year": "2014"}}, "Issue3": {"articles": {"Article No.: 22": {"references": ["S. M. Alam, S. P. R. E. Jones, and A. Jain. 2009. Wafer level 3-d ics process technology. In Proceedings of the Quality of Electronic Design Conference (ISQED'09). IEEE, 569--575.\n", "Jason Cong , Andrew B. Kahng , Cheng-Kok Koh , C.-W. Albert Tsao, Bounded-skew clock and Steiner routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.3, p.341-388, July 1998[doi>10.1145/293625.293628]\n", "Masato Edahiro, A clustering-based optimization algorithm in zero-skew routings, Proceedings of the 30th international Design Automation Conference, p.612-616, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165066]\n", "Huang, D.-K. 2010. A TSV-number-constrained bus system synthesizer for platform-based 3D IC design. M.S. Thesis, National Tsing Hua University, Hsinchu, Taiwan.\n", "C.-M. Hung and Y.-L. Lin. 2010. Three-dimensional integrated circuits implementation of multiple applications emphasising manufacture reuse. IET Comput. Digital Tech. 5, 3, 179--185.\n", "IBM. 2000. GSRC IBM benchmark. http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/BST/.\n", "ISPD. 2009. ISPD 2009 clock network synthesis contest benchmark. http://ispd.cc/contests/09/ispd09cts.html.\n", "Tak-Yung Kim , Taewhan Kim, Clock tree embedding for 3D ICs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan\n", "Tak-Yung Kim , Taewhan Kim, Clock tree synthesis with pre-bond testability for 3D stacked IC designs, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837456]\n", "Y.-L. Lin. 2009. Chipsburger: From IP/design reuse for SOCS to manufacture reuse for 3D ICS. In Proceedings of the System Design for 3D Silicon Integration Workshop (D43D). LETI.\n", "Jacob Minz , Xin Zhao , Sung Kyu Lim, Buffered clock tree synthesis for 3D ICs under thermal variations, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "NGSPICE. 2011. NGSPICE. http://ngspice.sourceforge.net/.\n", "PTM. 2011. Predictive technology model. http://ptm.asu.edu/.\n", "RMST. 2003. RMST-pack. http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/RSMT/.\n", "C. S. Tan, R. J. Gutmann, and L. R. Reif. 2008. Wafer Level 3D-ICs Process Technology. Springer.\n", "Ashok Vittal , Malgorzata Marek-Sadowska, Power optimal buffered clock tree design, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.497-502, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217577]\n", "Xin Zhao , D. L. Lewis , H. -H.S. Lee , Sung Kyu Lim, Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.732-745, May 2011[doi>10.1109/TCAD.2010.2098130]\n", "X. Zhao, J. Minz, and S. K. Lim. 2011b. Low-power and reliable clock network design for through silicon via based 3D IC. IEEE Trans. Components, Packag. Manufact. Technol. 1, 2, 732--745.\n"], "doi": "doi>10.1145/2567668", "ref_links": {"13": "http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/RSMT/.", "6": "http://ispd.cc/contests/09/ispd09cts.html.", "12": "http://ptm.asu.edu/.", "11": "http://ngspice.sourceforge.net/.", "5": "http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/BST/."}, "abstract": "IP reuse methodology has been used extensively in SoC (system-on-chip) design. In this reuse methodology, while design and implementation costs are saved, manufacturing cost is not. To further reduce the cost, this reuse concept has been proposed at mask and die level in three-dimensional integrated circuits (3D-IC). In order to achieve manufacturing reuse, in this article, we propose a new methodology for designing a global clock tree in 3D-IC. The objective is to extend an existing clock tree in 2D IC to 3D IC, taking into consideration the wirelength, clock skew, and the number of TSVs. Compared with NNG- and 3D-MMM-based methods, our proposed method reduces the wirelength of the new die and the skew of the global 3D clock tree on average, 5.85&percnt; and 2.3&percnt;, and 76.92&percnt; and 48.7&percnt;, respectively. In more than two die design, the average improvements of the wirelength and clock skew of our method as compared with the 3D-MMM-based method are 4.23&percnt; and 46.84&percnt;, respectively.", "authors": [{"name": "fu-wei chen", "link": "http://dl.acm.org/author_page.cfm?id=81430620859"}, {"name": "tingting hwang", "link": "http://dl.acm.org/author_page.cfm?id=88159537857"}], "title": "Clock-Tree Synthesis with Methodology of Reuse in 3D-IC", "citations": [], "Metrics": {"Downloads (12 months)": "53\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "119\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "national tsing hua university hsinchu taiwan", "city": null, "Name": "fu-wei chen"}, {"country": null, "university": null, "affiliation_string": "national tsing hua university hsinchu taiwan", "city": null, "Name": "tingting hwang"}]}, "Article No.: 25": {"references": ["A. Al-Yamani, S. Ramsundar, and D. K. Pradham. 2007. A defect tolerance scheme for nanotechnology circuits. IEEE Trans. Circ. Syst. I. Regular Papers. 54, 11, 2402--2409.\n", "George Bourianoff , Joe E. Brewer , Ralph Cavin , James A. Hutchby , Victor Zhirnov, Boolean Logic and Alternative Information-Processing Devices, Computer, v.41 n.5, p.38-46, May 2008[doi>10.1109/MC.2008.145]\n", "Ralph Cavin , James A. Hutchby , Victor Zhirnov , Joe E. Brewer , George Bourianoff, Emerging Research Architectures, Computer, v.41 n.5, p.33-37, May 2008[doi>10.1109/MC.2008.155]\n", "Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. M. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams. 2003a. Nanoscale molecular-switch crossbar circuits. Nanotechnology 14, 4, 462--468.\n", "Y. Chen, D. A. A. Ohlberg, X. M. Li, D. R. Stewart, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, D. L. Olynick, and E. Erson. 2003b. Nanoscale molecular-switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 1610--1612.\n", "Yizong Cheng , George M. Church, Biclustering of Expression Data, Proceedings of the Eighth International Conference on Intelligent Systems for Molecular Biology, p.93-103, August 19-23, 2000\n", "Scott Chilstedt , Chen Dong , Deming Chen, Design and evaluation of a carbon nanotube-based programmable architecture, International Journal of Parallel Programming, v.37 n.4, p.389-416, August 2009[doi>10.1007/s10766-009-0105-x]\n", "Michael Crocker , X. Sharon Hu , Michael Niemier, Defects and faults in QCA-based PLAs, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-27, July 2009[doi>10.1145/1543438.1543441]\n", "Jianwei Dai , Lei Wang , Faquir Jain, Analysis of defect tolerance in molecular crossbar electronics, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.529-540, April 2009[doi>10.1109/TVLSI.2008.2008392]\n", "Milind Dawande , Pinar Keskinocak , Jayashankar M. Swaminathan , Sridhar Tayur, On bipartite and multipartite clique problems, Journal of Algorithms, v.41 n.2, p.388-403, November 2001[doi>10.1006/jagm.2001.1199]\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]\n", "Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979\n", "G. F. Gerofolini. 2007a. Realistic limits to computation I. Physical limits. Appl. Phys. A 86, 1, 23--29.\n", "G. F. Gerofolini. 2007b. Realistic limits to computation II. The technological side. Appl. Phys. A. Sci. Process. 86, 1, 31--42.\n", "Behnam Ghavami , Alireza Tajary , Mohsen Raji , Hossein Pedram, Defect and Variation Issues on Design Mapping of Reconfigurable Nanoscale Crossbars, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.173-178, July 05-07, 2010[doi>10.1109/ISVLSI.2010.43]\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Sezer G\u00f6ren , H. Fatih Ugurdag , Okan Palaz, Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization Using Two-Dimensional Radix Sort, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.3, p.1-16, August 2011[doi>10.1145/2000502.2000505]\n", "M. Haselman and S. Hauck. 2010. The future of integrated circuits: A survey of nanoelectronics. Proc. IEEE 98, 1, 11--38.\n", "T. Hogg , G. S. Snider, Defect-tolerant adder circuits with nanoscale crossbars, IEEE Transactions on Nanotechnology, v.5 n.2, p.97-100, March 2006[doi>10.1109/TNANO.2006.869684]\n", "Tad Hogg , Greg Snider, Defect-tolerant Logic with Nanoscale Crossbar Circuits, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.117-129, June      2007[doi>10.1007/s10836-006-0547-7]\n", "W. Lu and C. M. Lieber. 2007. Nanoelectronics from the bottom up. Nat. Mater. 6, 841--850.\n", "Wenjing Rao , Alex Orailoglu , Ramesh Karri, Logic Mapping in Crossbar-Based Nanoarchitectures, IEEE Design & Test, v.26 n.1, p.68-77, January 2009[doi>10.1109/MDT.2009.14]\n", "S. S. Ravi , Errol L. Lloyd, The complexity of near-optimal programmable logic array folding, SIAM Journal on Computing, v.17 n.4, p.696-710, August 1988[doi>10.1137/0217045]\n", "T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C.-L. Cheung, and C. M. Lieber. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289, 5476, 94--97.\n", "G. Snider, P. Kuekes, T. Hogg, and R. S. Williams. 2005. Nanoelectronic architectures. Appl. Phys. A Mater. Sci. Process. 80, 6, 1183--1195.\n", "D. B. Strukov and K. K. Likharev. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology 16, 6, 888--900.\n", "Mehdi B. Tahoori, Application-independent defect tolerance of reconfigurable nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.197-218, July 2006[doi>10.1145/1167943.1167945]\n", "Mehdi B. Tahoori, Low-overhead defect tolerance in crossbar nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-24, July 2009[doi>10.1145/1543438.1543444]\n", "Cihan Tunc , Mehdi B. Tahoori, Variation tolerant logic mapping for crossbar array nano architectures, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan\n", "H. Yan, H. S. Choe, S. W. Nam, Y. Hu, S. Das, J. F. Klemic, J. C. Ellenbogen, and C. M. Lieber. 2011. Programmable nanowire circuits for nanoprocessor. Nature 470, 7333, 240--244.\n", "M. Yannakakis. 1981. Node-deletion problems on bipartite graphs. SIAM J. Comput. 10, 2, 310--327.\n", "Yadunandana Yellambalase , Minsu Choi, Cost-driven repair optimization of reconfigurable nanowire crossbar systems with clustered defects, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.8, p.729-741, August, 2008[doi>10.1016/j.sysarc.2008.01.001]\n", "B. Yuan and B. Li. 2011. A low time complexity defect-tolerance algorithm for nanoelectronic crossbar. In Proceedings of the International Conference on Information Science and Technology. 143--148.\n"], "doi": "doi>10.1145/2517137", "ref_links": {}, "abstract": "Due to the super scale, high defect density, and per-chip designing paradigm of emerging nanoelectronics, the runtime of the algorithms for defect-tolerant design is of vital importance from the perspective of practicability. In this article, an efficient and effective heuristic defect-free subcrossbar extraction algorithm is proposed which improves performance by mixing the heuristics from two state-of-the-art algorithms and then is speeded up significantly by considerably reducing the number of major loops. Compared with the current most effective algorithm that improves the solution quality (i.e., size of the defect-free subcrossbar obtained) at the cost of high time complexityO(n3), the time complexity of the proposed heuristic algorithm is proved to beO(n2). Using a large set of instances of various scales and defect densities, the simulation results show that the proposed algorithm can offer similar high-quality solutions as the current most effective algorithm while consuming much shorter runtimes (reduced to about 1/3 to 1/5) than the current most effective algorithm.", "authors": [{"name": "bo yuan", "link": "http://dl.acm.org/author_page.cfm?id=81100116498"}, {"name": "bin li", "link": "http://dl.acm.org/author_page.cfm?id=81350587709"}], "title": "A Fast Extraction Algorithm for Defect-Free Subcrossbar in Nanoelectronic Crossbar", "citations": [], "Metrics": {"Downloads (12 months)": "26\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "161\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "sudan", "university": "university of science and technology", "affiliation_string": "university of science and technology of china", "city": "umm durman", "Name": "bo yuan"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "university of science and technology of china", "city": "umm durman", "Name": "bin li"}]}, "Article No.: 23": {"references": ["G. L. Arsov. 2008. Improved parametric PSpice model of a PEM fuel cell. In Proceedings of the 11th International Conference on Optimization of Electrical Equipment (OPTIM'08). 203--208.\n", "Stephan Benecke , Nils F. Nissen , Herbert Reichl, Environmental comparison of energy scavenging technologies for self-sufficient micro system applications, Proceedings of the 2009 IEEE International Symposium on Sustainable Systems and Technology, p.1-6, May 18-20, 2009[doi>10.1109/ISSST.2009.5156739]\n", "V. Boscaino, G. Capponi, P. Livreri, and F. Marino. 2008. A fuel cell-supercapacitor power supply for portable applications. In Proceedings of the 11th Workshop on Control and Modeling for Power Electronics (COMPEL'08). 1--4.\n", "L. Boulon, M. C. Pera, D. Hissel, A. Bouscayrol, and P. Delarue. 2007. Energetic macroscopic representation of a fuel cell-supercapacitor system. In Proceedings of the IEEE Vehicle Power and Propulsion Conference (VPPC'07). 290--297.\n", "F. Ciancetta, E. Fiorucci, A. Ometto, and N. Rotondale. 2009a. The modeling of a PEM fuel cell\u2014supercapacitor\u2014battery system in dynamic conditions. In Proceedings of the IEEE PowerTech Conference (PTC'09). IEEE, 1--5.\n", "F. Ciancetta, G. Bucci, A. Ometto, and N. Rotondale. 2009b. System PEM fuel cell-supercapacitor: Analysis in transitory conditions. In Proceedings of the International Conference on Clean Electrical Power (ICCEP'09). 154--158.\n", "G. Erdler, M. Frank, M. Lehmann, H. Reinecke, and C. M\u00fcller. 2006. Chip integrated fuel cell. Sensors Actuators A: Physical 132, 1, 331--336.\n", "M. Frank, M. Kuhl, G. Erdler, I. Freund, Y. Manoli, C. M\u00fcller, and H. Reinecke. 2009. An integrated power supply system for low-power 3.3V electronics using on-chip polymer electrolyte membrane (PEM) fuel cells. In Proceedings of the IEEE International Solid-State Circuits Conference (Digest of Technical Papers) (ISSCC'09). 292--293.\n", "M. Frank, M. Kuhl, G. Erdler, I. Freund, Y. Manoli, C. M\u00fcller, and H. Reinecke. 2010. An integrated power supply system for low-power 3.3V electronics using on-chip polymer electrolyte membrane (PEM) fuel cells. IEEE J. Solid-State Circuits 45, 1, 205--213.\n", "W. Gao. 2005. Performance comparison of a fuel cell-battery hybrid powertrain and a fuel cell-ultracapacitor hybrid powertrain. IEEE Trans. Vehicular Technol. 54, 3, 846--855.\n", "R. Hahn, S. Wagner, A. Schmitz, and H. Reichl. 2004. Development of a planar micro fuel cell with thin film and micro patterning technologies. J. Power Sources 131, 1--2, 73--78.\n", "N. Kim, D. Wu, D. Kim, A. Rahman, and P. Wu. 2011. Interposer design optimization for high frequency signal transmission in passive and active interposer using through silicon via (TSV). In Proceedings of the IEEE 61st Electronic Components and Technology Conference (ECTC'11). 1160--1167.\n", "M. Kr\u00e4mer and A. Geraldy. 2006. Energy measurements for MicaZ node. Tech. rep. University of Kaiserslautern.\n", "Kyungsoo Lee , Naehyuck Chang , Jianli Zhuo , Chaitali Chakrabarti , Sudheendra Kadri , Sarma Vrudhula, A fuel-cell-battery hybrid for portable embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-34, January 2008[doi>10.1145/1297666.1297685]\n", "W. Li and G. Joos. 2008. A power electronic interface for a battery supercapacitor hybrid energy storage system for wind applications. In Proceedings of the IEEE Power Electronics Specialists Conference (PESC'08). 1762--1768.\n", "W. Liu, X. Fei, T. Tang, P. Wang, H. Luo, B. Deng, and H. Yang. 2012. Application specific sensor node architecture optimization\u2014Experiences from field deployments. In Proceedings of the 17th South Asia and South Pacific Design Automation Conference (ASP-DAC'12). IEEE, 389--394.\n", "Wulong Liu , Yu Wang , Wei Liu , Yuchun Ma , Yuan Xie , Huazhong Yang, On-chip hybrid power supply system for wireless sensor nodes, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.43-48, January 25-28, 2011, Yokohama, Japan\n", "S. Motokawa, M. Mohamedi, T. Momma, S. Shoji, and T. Osaka. 2004. MEMS-based design and fabrication of a new concept micro direct methanol fuel cell (\u03bc-DMFC). Electrochem. Commun. 6, 6, 562--565.\n", "P. H. L. Notten, F. Roozeboom, R. A. H. Niessen, and L. Baggetto. 2007. 3-D integrated all-solid-state rechargeable batteries. Adv. Mater. 19, 24, 4564--4567.\n", "Y. Ou, C. Wang, and F. Hong. 2010. A variable step maximum power point tracking method using Taylor mean value theorem. In Proceedings of the Asia-Pacific Power and Energy Engineering Conference (APPEEC'10). 1--4.\n", "Y. Pal, L. K. Awasthi, and A. J. Singh. 2009. Maximize the lifetime of object tracking sensor network with node-to-node activation scheme. In Proceedings of the IEEE International Advance Computing Conference (IACC'09). 1200--1205.\n", "S. Pay and Y. Baghzouz. 2003. Effectiveness of battery-supercapacitor combination in electric vehicles. In Proceedings of the PowerTech Conference (PTC'03). IEEE, 3.\n", "A. Payman, S. Pierfederici, F. Meibody-Tabar, and B. Davat. 2009. Flatness based control of a fuel cell-supercapacitor multi source/multi load hybrid system. In Proceedings of the 13th European Conference on Power Electronics and Applications (EPE'09). 1--10.\n", "D. Shin, Y. Kim, Y. Wang, N. Chang, and M. Pedram. 2012. Constant-current regulator-based battery-supercapacitor hybrid architecture for high-rate pulsed load applications. J. Power Sources 205, 1, 516--524.\n", "J. Song, X. Yang, S.-S. Zeng, M.-Z. Cai, L.-T. Zhang, Q.-F. Dong, M.-S. Zheng, S.-T. Wu, and Q.-H. Wu. 2009. Solid-state microscale lithium batteries prepared with microfabrication processes. J. Micromech. Microeng. 19, 4.\n", "Phatiphat Thounthong , Panarit Sethakul , Stephane Rael , Bernard Davat, Control of fuel cell/battery/supercapacitor hybrid source for vehicle applications, Proceedings of the 2009 IEEE International Conference on Industrial Technology, p.1-6, February 10-13, 2009[doi>10.1109/ICIT.2009.4939566]\n", "Phatiphat Thounthong , Panarit Sethakul , Stephane Rael , Bernard Davat, Control of fuel cell/battery/supercapacitor hybrid source for vehicle applications, Proceedings of the 2009 IEEE International Conference on Industrial Technology, p.1-6, February 10-13, 2009[doi>10.1109/ICIT.2009.4939566]\n", "S. Tominaka, H. Nishizeko, J. Mizuno, and T. Osaka. 2009. Bendable fuel cells: On-chip fuel cell on a flexible polymer substrate. Energy Environ. Sci. 10, 2, 1074--1077.\n", "S. Tominaka, S. Ohta, H. Obata, T. Momma, and T. Osaka. 2008. On-chip fuel cell: Micro direct methanol fuel cell of an air-breathing, membraneless, and monolithic design. J. Amer. Chem. Soc. 130, 32, 10456--10457.\n", "Y. Wang, X. Lin, Y. Kim, N. Chang, and M. Pedram. 2012. Enhancing efficiency and robustness of a photovoltaic power system under partial shading. In Proceedings of the International Symposium on Quality Electronic Design (ISQED'12). 592--600.\n", "W. Xiao, N. Ozog, and W. G. Dunford. 2007. Topology study of photovoltaic interface for maximum power point tracking. IEEE Trans. Indust. Electron. 54, 3, 1696--1704.\n", "J. Yeom, G. Z. Mozsgai, B. R. Flachsbart, E. R. Choban, A. Asthana, M. A. Shannon, and P. J. A. Kenis. 2005. Microfabrication and characterization of a silicon-based millimeter scale, PEM fuel cell operating with hydrogen, methanol, or formic acid. Sensors Actuators B: Chemical 107, 2, 882--891.\n", "Lin Yuan , Gang Qu, Analysis of energy reduction on dynamic voltage scaling-enabled systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.12, p.1827-1837, November 2006[doi>10.1109/TCAD.2005.852658]\n", "Z. Zhang, O. C. Thomsen, and M. A. E. Andersen. 2009a. A two-stage DC-DC converter for the fuel cell-supercapacitor hybrid system. In Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE'09). 1425--1431.\n", "Zhang Yuhua , Qian Longhua , Lv Qiang , Qian Peide , Zhao Lei, A dynamic frequency scaling solution to DPM in embedded linux systems, Proceedings of the 10th IEEE international conference on Information Reuse & Integration, p.256-261, August 10-12, 2009, Las Vegas, Nevada, USA\n", "Y. Zhang, Z. Jiang, and X. Yu. 2009c. Small-signal modeling and analysis of battery-supercapacitor hybrid energy storage systems. In Proceedings of the Power & Energy Society General Meeting (PES'09). IEEE, 1--8.\n", "Jianli Zhuo , Chaitali Chakrabarti , Kyungsoo Lee , Naehyuck Chang , Sarma Vrudhula, Maximizing the lifetime of embedded systems powered by fuel cell-battery hybrids, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.22-32, January 2009[doi>10.1109/TVLSI.2008.2008432]\n", "Jianli Zhuo , Chaitali Chakrabarti , Naehyuck Chang , Sarma Vrudhula, Extending the lifetime of fuel cell based hybrid systems, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147056]\n"], "doi": "doi>10.1145/2492683", "ref_links": {}, "abstract": "With the miniaturization of electronic devices, small-size but high-capacity power supply systems appear to be more and more important. A hybrid power source, which consists of a fuel cell (FC) and a rechargeable battery, has the advantages of long lifetime and good load-following capabilities. In this article, we propose the schematic of a hybrid power supply system that can be integrated on a chip compatible with present CMOS processes. For the on-chip, fuel-cell-based hybrid power system in wireless sensor node design, we propose a two steps optimization: (1) dynamic power management (DPM), and (2) adaptive fuel cell optimal power point tracking (AOPPT). Simulation results demonstrate that the on-chip FC-Bat hybrid power system can be used for wireless sensor nodes under different usage scenarios. Our proposed DPM method can achieve 12.9&percnt; more energy savings than the method without DPM. Meanwhile, implementing our AOPPT approach can save about 17&percnt; energy compared with the fixed architecture for the fuel cell system. For an on-chip power system with 1cm2area consumption, the wafer-level battery can power a typical sensor node for only about five months, while our on-chip hybrid power system will supply the same sensor node for two years steadily.", "authors": [{"name": "wulong liu", "link": "http://dl.acm.org/author_page.cfm?id=81482644394"}, {"name": "yu wang", "link": "http://dl.acm.org/author_page.cfm?id=81502656219"}, {"name": "yuchun ma", "link": "http://dl.acm.org/author_page.cfm?id=81548902256"}, {"name": "yuan xie", "link": "http://dl.acm.org/author_page.cfm?id=81100418590"}, {"name": "huazhong yang", "link": "http://dl.acm.org/author_page.cfm?id=81367592512"}], "title": "On-Chip Hybrid Power Supply System for Wireless Sensor Nodes", "citations": [], "Metrics": {"Downloads (12 months)": "42\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "154\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "china", "university": "tsinghua university", "affiliation_string": "tsinghua university", "city": "peking", "Name": "wulong liu"}, {"country": "china", "university": "tsinghua university", "affiliation_string": "tsinghua university", "city": "peking", "Name": "yu wang"}, {"country": "china", "university": "tsinghua university", "affiliation_string": "tsinghua university", "city": "peking", "Name": "yuchun ma"}, {"country": null, "university": null, "affiliation_string": "pennsylvania state university", "city": null, "Name": "yuan xie"}, {"country": "china", "university": "tsinghua university", "affiliation_string": "tsinghua university", "city": "peking", "Name": "huazhong yang"}]}, "Article No.: 26": {"references": ["Massimo Alioto, Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.5, p.751-762, May 2011[doi>10.1109/TVLSI.2010.2040094]\n", "Hari Ananthan , Kaushik Roy, A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147020]\n", "A. N. Bhoj and N. K. Jha. 2011. Design of ultra-low-leakage logic gates and flip-flops in high-performance FinFET technology. In Proceedings of the IEEE International Symposium on Quality Electronic Design. 1--8.\n", "Sourindra Chaudhuri , Niraj K. Jha, 3D vs. 2D analysis of FinFET logic gates under process variations, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.435-436, October 09-12, 2011[doi>10.1109/ICCD.2011.6081437]\n", "M. H. Chiang, K. Kim, C. Tretz, and C. T. Chuang. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electron. Device Lett. 52, 10 (2005), 2339--2342.\n", "Jung Hwan Choi , Jayathi Murthy , Kaushik Roy, The effect of process variation on device temperature in FinFET circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "J.-P. Colinge, FinFETs and Other Multi-Gate Transistors, Springer Publishing Company, Incorporated, 2007\n", "Jie Gu , John Keane , Sachin Sapatnekar , Chris H. Kim, Statistical leakage estimation of double gate FinFET devices considering the width quantization property, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.206-209, February 2008[doi>10.1109/TVLSI.2007.909809]\n", "H. R. Khan, D. Mamaluy, and D. Vasileska. 2008. 3D NEGF quantum transport simulator for modeling ballistic transport in nano FinFETs. Physics: Conf. Series 107, 1 (2008).\n", "A. Kumar, B. A. Minch, and S. Tiwari. 2004. Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs. In Proceedings of the IEEE International SOI Conference.\n", "P. Mishra, A. N. Bhoj, and N. K. Jha. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the IEEE International Symposium on Quality Electronic Design.\n", "Prateek Mishra , Anish Muttreja , Niraj K. Jha, Low-power FinFET circuit synthesis using multiple supply and threshold voltages, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-23, July 2009[doi>10.1145/1543438.1543440]\n", "A. Muttreja, N. Agarwal, and N. K. Jha. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the IEEE International Conference on Computer Design. 560--567.\n", "E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C. T. Chuang, K. Bernstein, and R. Puri. 2004. Turning silicon on its edge. IEEE Circuits Devices Mag. 20, 1 (2004), 20--31.\n", "J. Ouyang and Y. Xie. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211--214.\n", "M. Rostami , K. Mohanram, Dual-Independent-Gate FinFETs for Low Power Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.3, p.337-349, March 2011[doi>10.1109/TCAD.2010.2097310]\n", "X. Shao and Z. Yu. 2005. Nanoscale FinFET simulation: A quasi-3D quantum mechanical model using NEGF. Solid-State Electron. 49, 8 (2005), 1435--1445.\n", "Amith Singhee , Rob A. Rutenbar, From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis, Proceedings of the 8th International Symposium on Quality Electronic Design, p.685-692, March 26-28, 2007[doi>10.1109/ISQED.2007.79]\n", "Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]\n", "Synopsys. 2011. Sentaurus TCAD Manual. (2011). http://www.synopsys.com.\n", "S. A. Tawfik and V. Kursun. 2007. High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175--178.\n", "S. Xiong and J. Bokor. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Trans. Electron. Devices 50 (2003), 2255--2261.\n"], "doi": "doi>10.1145/2567670", "ref_links": {"19": "http://www.synopsys.com."}, "abstract": "Recently, multigate transistors have been gaining attention as an alternative to conventional MOSFETs. Superior gate control over the channel, smaller subthreshold leakage, and reduced susceptibility to process variations are some of the key features that give multigate structures a competitive edge over MOSFETs. Among various multigate structures, silicon-on-insulator (SOI) FinFETs are promising, owing to their ease of fabrication. However, characterization of SOI FinFET devices/gates needs immediate attention in order for them to gain greater popularity in this decade. Ideally, 3D device simulation should be done for accurate circuit analysis. However, this is impractical due to the huge CPU time required. As a possible alternative, simulating a 2D crosssection of the device yields 10\u00d7 to 100\u00d7 reduction in CPU time. However, this introduces significant error in the range of 7&percnt; to 20&percnt; when evaluating the on/off current (ION/IOFF) for a single device and leakage current or propagation delay (ILEAK/tD) for logic gates.In this work, we first present a methodology to obtain optimized 3D device simulation models for SOI FinFETs. Based on these 3D models, we develop adjusted 2D models to capture 3D simulation accuracy with 2D simulation efficiency. We report results for the 22nm SOI FinFET technology node. We adjust gate underlap (LUN) in the 2D cross section of the n/pFinFET devices in order to mimic 3D device behavior. When the adjusted 2D models are employed in mixed-mode simulation of FinFET logic gates, the error in the evaluation ofILEAK/tDis very small. To the best of our knowledge, this is the first such attempt. We show that 2D device models remain valid even under process, voltage, and temperature (PVT) variations. We target process variations in gate length (LG), fin thickness (TSI), gate oxide thickness (TOX), and gate workfunction (\u03a6G), which are the parameters that have been shown to have the most impact on leakage and delay.", "authors": [{"name": "sourindra m chaudhuri", "link": "http://dl.acm.org/author_page.cfm?id=81496667530"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations", "citations": [{"Name": "Sourindra M. Chaudhuri ", "Country": null, "Affiliation": null}, {"Name": "Prateek Mishra ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "100\n", "Downloads (6 weeks) ": "11\n", "Downloads (cumulative)": "268\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "sourindra m chaudhuri"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 20": {"references": ["Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]\n", "Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]\n", "M. Bri\u00e8re , B. Girodias , Y. Bouchebaba , G. Nicolescu , F. Mieyeville , F. Gaffiot , I. O'Connor, System level assessment of an optical NoC in an MPSoC platform, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "S. Cahon , N. Melab , E.-G. Talbi, ParadisEO: A Framework for the Reusable Design of Parallel and Distributed Metaheuristics, Journal of Heuristics, v.10 n.3, p.357-380, May 2004[doi>10.1023/B:HEUR.0000026900.92269.ec]\n", "M. Chang, J. Cong, A. Kaplan, M. Naik, G. Reinman, E. Socher, and S. Tam. 2008a. CMP network-on-chip overlaid with multi-band RF-interconnect. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA). 191--202.\n", "M.-C. Frank Chang , Eran Socher , Sai-Wang Tam , Jason Cong , Glenn Reinman, RF interconnects for communications on-chip, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA[doi>10.1145/1353629.1353649]\n", "A. Clauset, M. Newman, and C. Moore. 2004. Finding community structure in very large networks. Phys. Rev. E 70, 066111.\n", "H. Dai. 2002. Carbon nanotubes: Synthesis, integration, and properties. Accounts Chem. Res. 35, 12, 1035--1044.\n", "S. Deb, K. Chang, A. Ganguly, and P. Pande. 2010a. Comparative performance evaluation of wireless and optical NoC architectures. In Proceedings of the IEEE International SOC Conference (SOCC). 487--492.\n", "S. Deb, A. Ganguly, K. Chang, P. Pande, B. Beizer, and D. Heo. 2010b. Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. In Proceedings of the 21st IEEE International Conference on Application-Specific Systems Architectures and Processors (ASAP). 73--80.\n", "Kenneth A. DeJong , Kenneth A. De Jong, Evolutionary Computation, The MIT Press, 2002\n", "Emad Elbeltagi , Tarek Hegazy , Donald Grierson, Comparison among five evolutionary-based optimization algorithms, Advanced Engineering Informatics, v.19 n.1, p.43-53, January, 2005[doi>10.1016/j.aei.2005.01.004]\n", "P. Erdos and A. R\u00e9nyi. 1960. On the evolution of random graphs. In Publications of the Mathematical Institute of the Hungarian Academy of Sciences, Vol. 5A, 17--61.\n", "B. Floyd, C. Hung, and K. O. 2002. Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters. IEEE J. Solid-State Circuits 37, 5, 543--552.\n", "M. Fulgham and L. Snyder. 1993. Performance of chaos and oblivious routers under non-uniform traffic. Tech. rep. Univ. of Washington. July.\n", "Amlan Ganguly , Kevin Chang , Sujay Deb , Partha Pratim Pande , Benjamin Belzer , Christof Teuscher, Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems, IEEE Transactions on Computers, v.60 n.10, p.1485-1502, October 2011[doi>10.1109/TC.2010.176]\n", "Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]\n", "K. Kempa, J. Rybczynski, Z. Huang, K. Gregorczyk, A. Vidan, B. Kimball, J. Carlson, G. Benham, Y. Wang, A. Herczynski, and Z. Ren. 2007. Carbon nanotubes as optical antennae. Adv. Mater. 19, 3, 421--426.\n", "Tushar Krishna , Amit Kumar , Patrick Chiang , Mattan Erez , Li-Shiuan Peh, NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.11-20, August 26-28, 2008[doi>10.1109/HOTI.2008.22]\n", "Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Toward Ideal On-Chip Communication Using Express Virtual Channels, IEEE Micro, v.28 n.1, p.80-90, January 2008[doi>10.1109/MM.2008.18]\n", "A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002\n", "Zheng Li , Dan Fay , Alan Mickelson , Li Shang , Manish Vachharajani , Dejan Filipovic , Wounjhang Park , Yihe Sun, Spectrum: a hybrid nanophotonic-electric on-chip network, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630060]\n", "Jens Lienig , K. Thulasiraman, A genetic algorithm for channel routing in vlsi circuits, Evolutionary Computation, v.1 n.4, p.293-311, Winter 1993[doi>10.1162/evco.1993.1.4.293]\n", "Ruibing Lu , Aiqun Cao , Cheng-Kok Koh, SAMBA-bus: A high performance bus architecture for system-on-chips, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.1, p.69-79, January 2007[doi>10.1109/TVLSI.2007.891091]\n", "E. Mensink, D. Schinkel, E. Klumperink, E. van Tuijl, and B. Nauta. 2007. A 0.28pj/b 2gb/s/ch transceiver in 90nm CMOS for 10mm on-chip interconnects. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 414--612.\n", "Zbigniew Michalewicz, Genetic algorithms + data structures = evolution programs (3rd ed.), Springer-Verlag, London, UK, 1996\n", "M. Newman. 2003. The structure and function of complex networks. SIAM Rev. 45, 2, 167--256.\n", "Ian O'Connor , Faress Tissafi-Drissi , Fr\u00e9d\u00e9ric Gaffiot , Joni Dambre , Michiel De Wilde , Joris Van Campenhout , Dries Van Thourhout , Jan Van Campenhout , Dirk Stroobandt, Systematic simulation-based predictive synthesis of integrated optical interconnect, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.8, p.927-940, August 2007[doi>10.1109/TVLSI.2007.900730]\n", "Umit Y. Ogras , Jingcao Hu , Radu Marculescu, Key research problems in NoC design: a holistic perspective, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084856]\n", "Umit Y. Ogras , Radu Marculescu, \"It's a small world after all\": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]\n", "Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]\n", "K. Preston, N. Sherwood-Droz, J. Levy, and M. Lipson. 2011. Performance guidelines for WDM interconnects based on silicon microring resonators. In Proceedings of the Conference on Lasers and Electro-Optics (CLEO). 1--2.\n", "M. Rubinov and O. Sporns. 2009. Complex network measures of brain connectivity: Uses and interpretations. NeuroImage 52, 3, 1059--1069.\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]\n", "C. Teuscher. 2007. Nature-inspired interconnects for self-assembled large-scale network-on-chip designs. Chaos Interdisciplinary J. Nonlinear Sci. 17, 2.\n", "M. van Steen. 2010. Graph Theory and Complex Networks: An Introduction. Maarten van Steen, Amsterdam, The Netherlands.\n", "D. Watts and S. Strogatz. 1998. Collective dynamics of \u2018small-world\u2019 networks. Nature 393, 6684, 440--442.\n", "Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, ACM SIGARCH Computer Architecture News, v.23 n.2, p.24-36, May 1995[doi>10.1145/225830.223990]\n", "Dan Zhao , Yi Wang, SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1230-1245, September 2008[doi>10.1109/TC.2008.86]\n", "A. Zhou, Bo-Yang Qu, H. Li, Shi-Zheng Zhao, P. Suganthan, and Q. Zhang. 2011. Multiobjective evolutionary algorithms: A survey of the state of the art. Swarm Evol. Comput. 1, 1, 32--49.\n"], "doi": "doi>10.1145/2567666", "ref_links": {}, "abstract": "Traditional metal-wire-based networks-on-chip (NoC) suffer from high latency and power dissipation as the system size scales up in the number of cores. This limitation stems from the inherent multihop communication nature of larger NoCs. It has previously been shown that the performance of NoCs can be significantly improved by introducing long-range, low power, and high-bandwidth single-hop links between distant cores. While previous work has focused on specific NoC architectures and configurations, it remains an open question whether heterogeneous link types are beneficial in a broad range of NoC architectures. In this article, we show that a generic NoC architecture with heterogeneous link types allows for NoCs with higher bandwidth at a lower cost compared to homogeneous networks. We further show that such NoCs scale up significantly better in terms of performance and cost. We demonstrate these broadly-applicable results by using a technology-agnostic complex network approach that targets NoC architectures with various emerging link types.", "authors": [{"name": "haera chung", "link": "http://dl.acm.org/author_page.cfm?id=88159070957"}, {"name": "christof teuscher", "link": "http://dl.acm.org/author_page.cfm?id=81100020585"}, {"name": "partha pande", "link": "http://dl.acm.org/author_page.cfm?id=81319499120"}], "title": "Design and Evaluation of Technology-Agnostic Heterogeneous Networks-on-Chip", "citations": [], "Metrics": {"Downloads (12 months)": "41\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "338\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "portland state university", "city": null, "Name": "haera chung"}, {"country": null, "university": null, "affiliation_string": "portland state university", "city": null, "Name": "christof teuscher"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "partha pande"}]}, "Article No.: 24": {"references": ["M. Alistar, E. Maftei, P. Pop, and J. Madsen. 2010. Synthesis of biochemical applications on digital microfluidic biochips with operation variability. In Proceedings of the Symposium on Design, Test, Integration, and Packaging of MEMS/MOEMS.\n", "M. Alistar, P. Pop, and J. Madsen. 2012. Online synthesis for error recovery in digital microfluidic biochips with operation variability. In Proceedings of the Symposium on Design, Test, Integration, and Packaging of MEMS/MOEMS.\n", "Ahmed M. Amin , Mithuna Thottethodi , T. N. Vijaykumar , Steven Wereley , Stephen C. Jacobson, Aquacore: a programmable architecture for microfluidics, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250694]\n", "V. Ananthanarayanan and W. Thies. 2010. BioCoder: A programming language for standardizing and automating biology protocols. J. Biol. Eng. 4.\n", "K. F. Bohringer, Modeling and Controlling Parallel Tasks in Droplet-Based Microfluidic Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.334-344, February 2006[doi>10.1109/TCAD.2005.855958]\n", "Krishnendu Chakrabarty, Design automation and test solutions for digital microfluidic biochips, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.1, p.4-17, January 2010[doi>10.1109/TCSI.2009.2038976]\n", "Ge-Ming Chiu, The Odd-Even Turn Model for Adaptive Routing, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.729-738, July 2000[doi>10.1109/71.877831]\n", "Minsik Cho , D. Z. Pan, A High-Performance Droplet Routing Algorithm for Digital Microfluidic Biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1714-1724, October 2008[doi>10.1109/TCAD.2008.2003282]\n", "W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]\n", "William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003\n", "Jie Ding , K. Chakrabarty , R. B. Fair, Scheduling of microfluidic operations for reconfigurable two-dimensional electrowetting arrays, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.12, p.1463-1468, November 2006[doi>10.1109/43.969439]\n", "Richard B. Fair , Andrey Khlystov , Tina D. Tailor , Vladislav Ivanov , Randall D. Evans , Vijay Srinivasan , Vamsee K. Pamula , Michael G. Pollack , Peter B. Griffin , Jack Zhou, Chemical and Biological Applications of Digital-Microfluidic Devices, IEEE Design & Test, v.24 n.1, p.10-24, January 2007[doi>10.1109/MDT.2007.8]\n", "S. K. Fan, C. Hashi, and C. J. Kim. 2003. Manipulation of multiple droplets on an N\u00d7M grid by cross-reference EWOD driving scheme and pressure-contact packaging. In Proceedings of the IEEE MEMS Conference. 694--697.\n", "Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Journal of the ACM (JACM), v.41 n.5, p.874-902, Sept. 1994[doi>10.1145/185675.185682]\n", "E. J. Griffith , S. Akella , M. K. Goldberg, Performance Characterization of a Reconfigurable Planar-Array Digital Microfluidic System, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.345-357, February 2006[doi>10.1109/TCAD.2005.859515]\n", "Daniel Grissom , Philip Brisk, Fast online synthesis of generally programmable digital microfluidic biochips, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380445.2380510]\n", "Daniel Grissom , Philip Brisk, Path scheduling on digital microfluidic biochips, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228367]\n", "Daniel Grissom , Philip Brisk, A high-performance online assay interpreter for digital microfluidic biochips, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206808]\n", "B. Hadwen, G. R. Broder, D. Morganti, A. Jacobs, C. Brown, J. R. Hector, Y. Kubota, and H. Morgan. 2012. Programmable large area digital microfluidic array with integrated droplet sensing for bioassays. Lab Chip 12, 18, 3305--3318.\n", "Akihiro Hashimoto , James Stevens, Wire routing by optimizing channel assignment within large apertures, Proceedings of the 8th Design Automation Workshop, p.155-169, June 28-30, 1971, Atlantic City, New Jersey, USA[doi>10.1145/800158.805069]\n", "Tsung-Wei Huang , Tsung-Yi Ho, A fast routability- and performance-driven droplet routing algorithm for digital microfluidic biochips, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA\n", "Tsung-Wei Huang , Chun-Hsien Lin , Tsung-Yi Ho, A contamination aware droplet routing algorithm for the synthesis of digital microfluidic biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.11, p.1682-1695, November 2010[doi>10.1109/TCAD.2010.2062770]\n", "F. J. Kurdahi , A. C. Parker, REAL: a program for REgister ALlocation, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.210-215, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37920]\n", "C. Liao and S. Hu. 2011. Multiscale variation-aware techniques for high-performance digital microfluidic lab-on-a-chip component placement. IEEE Nano Biosci. 10, 1, 51--58.\n", "R. L'Orsa, B. Bhattacharjee, M. Hoorfar, J. F. Holzman, and N. Homayoun. 2009. Detailed droplet routing and complexity characterization on a digital microfluidic biochip. Proc. SPIE 7318, 1--8.\n", "Yan Luo , Krishnendu Chakrabarty , Tsung-Yi Ho, A cyberphysical synthesis approach for error recovery in digital microfluidic biochips, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany\n", "E. Maftei, P. Pop, and J. Madsen. 2010. Tabu search-based synthesis of digital microfluidic biochips with dynamically reconfigurable non-rectangular devices. ACM Trans. Des. Auton. Embed. Syst. 14, 3, 287--307.\n", "Debasis Mitra , Sarmishtha Ghoshal , Hafizur Rahaman , Krishnendu Chakrabarty , Bhargab B. Bhattacharya, On residue removal in digital microfluidic biochips, Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI, May 02-04, 2011, Lausanne, Switzerland[doi>10.1145/1973009.1973091]\n", "J. H. Noh, J. Noh, E. Kreit, J. Heikenfeld, and P. D. Rack. 2011. Toward active-matrix lab-on-a-chip: Programmable electrofluidic control enabled by arrayed oxide thin film transistors. Lab Chip 12, 2, 353--360.\n", "K. O'neal, D. Grissom, and P. Brisk. 2012. Force-directed scheduling for digital microfluidic biochips. In Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration.\n", "M. G. Pollack, A. D. Shenderov, and R. B. Fair. 2002. Electrowetting-based actuation of droplets for integrated microfluidics. Lab Chip 2, 2, 96--101.\n", "H. Ren, R. B. Fair, and M. G. Pollack. 2004. Automated on-chip droplet dispensing with volume control by electro-wetting actuation and capacitance metering. Sens. Actuators B: Chemical 98, 2--3, 319--327.\n", "Andrew J. Ricketts , Kevin Irick , N. Vijaykrishnan , Mary Jane Irwin, Priority scheduling in digital microfluidics-based biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Pranab Roy , Hafizur Rahaman , Parthasarathi Dasgupta, A novel droplet routing algorithm for digital microfluidic biochips, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785583]\n", "Pranab Roy , Hafizur Rahaman , Parthasarathi Dasgupta, Two-level clustering-based techniques for intelligent droplet routing in digital microfluidic biochips, Integration, the VLSI Journal, v.45 n.3, p.316-330, June, 2012[doi>10.1016/j.vlsi.2011.11.006]\n", "K. Singha, T. Samanta, H. Rahaman, and P. Dasgupta. 2010. Method of droplet routing in digital microfluidic biochip. In Proceedings of the IEEE/ASME International Conference on Mechatronics and Embedded Systems and Applications, 251--256.\n", "Fei Su , Krishnendu Chakrabarty, Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065797]\n", "F. Su and K. Chakrabarty. 2006a. Benchmarks for digital microfluidic biochip design and synthesis. Duke University, Dept. of Electrical and Computer Engineering. http://www.ee.duke.edu/\u223cfs/Benchmark.pdf.\n", "Fei Su , Krishnendu Chakrabarty, Module placement for fault-tolerant microfluidics-based biochips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.682-710, July 2006[doi>10.1145/1142980.1142987]\n", "Fei Su , Krishnendu Chakrabarty, High-level synthesis of digital microfluidic biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-32, January 2008[doi>10.1145/1324177.1324178]\n", "Fei Su , William Hwang , Krishnendu Chakrabarty, Droplet routing in the synthesis of digital microfluidic biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Tao Xu , Krishnendu Chakrabarty, Integrated droplet routing in the synthesis of microfluidic biochips, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278714]\n", "Tao Xu , Krishnendu Chakrabarty , Vamsee K. Pamula, Defect-tolerant design and optimization of a digital microfluidic biochip for protein crystallization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.4, p.552-565, April 2010[doi>10.1109/TCAD.2010.2042888]\n", "Tao Xu , William L. Hwang , Fei Su , Krishnendu Chakrabarty, Automated design of pin-constrained digital microfluidic biochips under droplet-interference constraints, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.3, p.14-es, November 2007[doi>10.1145/1295231.1295235]\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Placement of defect-tolerant digital microfluidic biochips using the T-tree formulation, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.3, p.13-es, November 2007[doi>10.1145/1295231.1295234]\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, BioRoute: A Network-Flow-Based Routing Algorithm for the Synthesis of Digital Microfluidic Biochips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.11, p.1928-1941, November 2008[doi>10.1109/TCAD.2008.2006140]\n", "Yang Zhao , Krishnendu Chakrabarty, Cross-contamination avoidance for droplet routing in digital microfluidic biochips, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Yang Zhao , Krishnendu Chakrabarty, Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837437]\n", "Yang Zhao , Tao Xu , Krishnendu Chakrabarty, Integrated control-path design and error recovery in the synthesis of digital microfluidic lab-on-chip, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.3, p.1-28, August 2010[doi>10.1145/1777401.1777404]\n"], "doi": "doi>10.1145/2567669", "ref_links": {"37": "http://www.ee.duke.edu/\u223cfs/Benchmark.pdf."}, "abstract": "BioCoder is a C&plus;&plus; library developed at Microsoft Research, India, for the unambiguous specification of biochemical assays. This article describes language extensions to BioCoder along with a compiler and runtime system that translate and execute assays specified using BioCoder on a software simulator. The simulator mimics the behavior of laboratories-on-a-chip (LoCs) based on a droplet actuation technology called electrowetting on dielectric (EWoD). To date, prior compilers targeting similar EWoD devices are limited to assays specified as directed acyclic graphs (DAGs) and cannot handle arbitrary control flow or feedback from the LoC. The framework presented herein addresses these challenges through dynamic interpretation, thereby enlarging the space of assays that can be compiled onto EWoD devices.", "authors": [{"name": "daniel grissom", "link": "http://dl.acm.org/author_page.cfm?id=81502804623"}, {"name": "christopher curtis", "link": "http://dl.acm.org/author_page.cfm?id=88158678057"}, {"name": "philip brisk", "link": "http://dl.acm.org/author_page.cfm?id=81367594399"}], "title": "Interpreting Assays with Control Flow on Digital Microfluidic Biochips", "citations": [{"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "53\n", "Downloads (6 weeks) ": "15\n", "Downloads (cumulative)": "169\n", "Citation Count": "4\n"}, "affiliation_data": [{"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california riverside ca", "city": "california", "Name": "daniel grissom"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california riverside ca", "city": "california", "Name": "christopher curtis"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california riverside ca", "city": "california", "Name": "philip brisk"}]}, "Article No.: 19": {"references": ["Aseem Agarwal , David Blaauw , Vladimir Zolotov , Sarma Vrudhula, Statistical timing analysis using bounds and selective enumeration, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA[doi>10.1145/589411.589415]\n", "Kubilay Atasu , Oskar Mencer , Wayne Luk , Can Ozturan , Gunhan Dundar, Fast custom instruction identification by convex subgraph enumeration, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.1-6, July 02-04, 2008[doi>10.1109/ASAP.2008.4580145]\n", "Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775897]\n", "Paolo Bonzini , Laura Pozzi, Recurrence-aware instruction set selection for extensible embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1259-1267, October 2008[doi>10.1109/TVLSI.2008.2001863]\n", "K. A. Bowman, S. G. Duvall, and J. D. Meindl. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circuits 37, 2, 183--190.\n", "Eric Chun , Zeshan Chishti , T. N. Vijaykumar, Shapeshifter: Dynamically changing pipeline width and speed to address process variations, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.411-422, November 08-12, 2008[doi>10.1109/MICRO.2008.4771809]\n", "Nathan Clark , Amir Hormati , Scott Mahlke , Sami Yehia, Scalable subgraph mapping for acyclic computation accelerators, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176779]\n", "Nathan T. Clark , Hongtao Zhong , Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005[doi>10.1109/TC.2005.156]\n", "FreePDK. 2010. AFree OpenAccess 45nm PDK and Cell Library for university. http://www.eda.ncsu.edu.\n", "Siddharth Garg , Diana Marculescu, System-level throughput analysis for process variation aware multiple voltage-frequency island designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.4, p.1-25, September 2008[doi>10.1145/1391962.1391967]\n", "M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]\n", "Sebastian Herbert , Siddharth Garg , Diana Marculescu, Exploiting process variability in voltage/frequency control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.8, p.1392-1404, August 2012[doi>10.1109/TVLSI.2011.2160001]\n", "Sebastian Herbert , Diana Marculescu, Mitigating the impact of variability on chip-multiprocessor power and performance, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.10, p.1520-1533, October 2009[doi>10.1109/TVLSI.2009.2020394]\n", "ITRS. 2007. International Technology Roadmap for Semiconductors. http://public.itrs.net.\n", "M. Kamal, A. Afazli-Kusha, and M. Pedram. 2011. Timing variation-aware custom instruction extension technique. In Proceedings of the Design, Automation and Test in Europe (DATE). 1517--1520.\n", "M. Kamal, N. Kazemian-Amiri, A. Kamran, S. A. Hoseini, M. Dehyadegari, and H. Noori. 2010. Dual-purpose custom instruction identification algorithm based on particle swarm optimization. In Proceeding of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors. 159--166.\n", "K. Kuhn, C. Kenyon, A. Kornfeld, M. Liu, A. Maheshwari, W.-K. Shih, S. Sivakumar, G. Taylor, P. VanDerVoorn, and K. Zawadzki. 2008. Managing process variation in Intel's 45nm CMOS technology. Intel Technol. 12, 2, 93--110.\n", "S. K. Lam, T. Srikanthan, and C. T. Clarke. 2009. Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures. IEEE Trans. Indust. Electron. 56, 10, 3998--4005.\n", "Tao Li , Zhigang Sun , Wu Jigang , Xicheng Lu, Fast enumeration of maximal valid subgraphs for custom-instruction identification, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629402]\n", "Xiaoyao Liang , Gu-Yeon Wei , David Brooks, ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.191-202, June 21-25, 2008[doi>10.1109/ISCA.2008.27]\n", "Xiaoyao Liang , David Brooks, Mitigating the Impact of Process Variations on Processor Register Files and Execution Units, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.504-514, December 09-13, 2006[doi>10.1109/MICRO.2006.37]\n", "Y. S. Lu, L. Shen, L. B. Huang, Z. Y. Wang, and N. Xiao. 2009. Optimal subgraph covering for customisable VLIW processors. IET Comput. Digital Tech. 3, 14--23.\n", "D. Marculescu , S. Garg, Process-Driven Variability Analysis of Single and Multiple Voltage\u2013Frequency Island Latency-Constrained Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.5, p.893-905, May 2008[doi>10.1109/TCAD.2008.917969]\n", "Diana Marculescu , Emil Talpes, Variability and energy awareness: a microarchitecture-level perspective, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065588]\n", "Nayan V. Mujadiya, Instruction scheduling for VLIW processors under variation scenario, Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, July 20-23, 2009, Samos, Greece\n", "Patrick Ndai , Nauman Rafique , Mithuna Thottethodi , Swaroop Ghosh , Swarup Bhunia , Kaushik Roy, Trifecta: a nonspeculative scheme to exploit common, data-dependent subcritical paths, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.1, p.53-65, January 2010[doi>10.1109/TVLSI.2008.2007491]\n", "Kubilay Atasu , G\u00fcnhan D\u00fcndar , Can \u00d6zturan, An integer linear programming approach for identifying instruction-set extensions, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084880]\n", "L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]\n", "R. Ramaswamy and T. Wolf. 2003. PacketBench: A tool for workload characterization of network processing. In Proceedings of the IEEE International Workshop on Workload Characterization. 42--50.\n", "Toshinori Sato , Shingo Watanabe, Uncriticality-directed scheduling for tackling variation and power challenges, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.820-825, March 16-18, 2009[doi>10.1109/ISQED.2009.4810398]\n", "S.-K. Lam, T. Srikanthan, and C. T. Clarke. 2009. Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures. IEEE Trans. Indust. Electron. 56, 10, 3998--4005.\n", "SNU. 2011. Real-Time Benchmarks. http://www.cprover.org/goto-cc/examples/snu.html.\n", "Radu Teodorescu , Jun Nakano , Abhishek Tiwari , Josep Torrellas, Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.27-42, December 01-05, 2007[doi>10.1109/MICRO.2007.27]\n", "Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250703]\n", "Ajay K. Verma , Philip Brisk , Paolo Ienne, Rethinking custom ISE identification: a new processor-agnostic method, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289905]\n", "Feng Wang , Guangyu Sun , Yuan Xie, A variation aware high level synthesis framework, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403630]\n", "Yuan Xie , Yibo Chen, Statistical High-Level Synthesis under Process Variability, IEEE Design & Test, v.26 n.4, p.78-87, July 2009[doi>10.1109/MDT.2009.85]\n"], "doi": "doi>10.1145/2567665", "ref_links": {"13": "http://public.itrs.net.", "8": "http://www.eda.ncsu.edu.", "31": "http://www.cprover.org/goto-cc/examples/snu.html."}, "abstract": "In this article, we investigate the impact of process variations on the speedup and maximum frequency of the extended ISA processor. First, without considering process variations, a custom functional unit (CFU) is designed based on nominal timing parameters, then the timing variations of critical paths of the extensible processor, including the baseline processor and the CFU, are investigated by considering both systematic and random variations. Next, the maximum frequency of the extensible processor and the speed enhancement factor of the extended ISA for different benchmarks are investigated. Results show that timing variation could reduce the speedup of the extensible processor. However, this reduction is highly dependent on the baseline processor and the CFU structures. Additionally, the impact of process variations in the worst-case design approach is studied. Results show that the speedup of the extensible processor is reduced more than in the case when custom instructions (CIs) are selected without considering process variations. To study the impact of each variation type, speedup variations due to random and systematic variations are investigated separately. The study reveals that random variation has a similar effect on the CFU and the baseline processor, while the impact of systematic variation on the baseline processor is greater than the CFU.", "authors": [{"name": "mehdi kamal", "link": "http://dl.acm.org/author_page.cfm?id=81319494622"}, {"name": "ali afzali-kusha", "link": "http://dl.acm.org/author_page.cfm?id=81100378953"}, {"name": "saeed safari", "link": "http://dl.acm.org/author_page.cfm?id=81325490289"}, {"name": "massoud pedram", "link": "http://dl.acm.org/author_page.cfm?id=81100303987"}], "title": "Impact of Process Variations on Speedup and Maximum Achievable Frequency of Extensible Processors", "citations": [], "Metrics": {"Downloads (12 months)": "12\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "327\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "iran", "university": "university of tehran", "affiliation_string": "university of tehran", "city": "tehran", "Name": "mehdi kamal"}, {"country": "iran", "university": "university of tehran", "affiliation_string": "university of tehran", "city": "tehran", "Name": "ali afzali-kusha"}, {"country": "iran", "university": "university of tehran", "affiliation_string": "university of tehran", "city": "tehran", "Name": "saeed safari"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of southern california", "city": "southern", "Name": "massoud pedram"}]}, "Article No.: 21": {"references": ["Maria J. Avedillo , Jose M. Quintana, A Threshold Logic Synthesis Tool for RTD Circuits, Proceedings of the Digital System Design, EUROMICRO Systems, p.624-627, August 31-September 03, 2004[doi>10.1109/DSD.2004.16]\n", "V. Beiu, J. M. Quintana, M. J. Avedilo, and R. Andonie. 2003. Differential implementations of threshold logic gates. In Proceedings of the International Symposium on Signals, Circuits and Systems. 2, 489--492.\n", "Current-Mode Threshold Logic Gates, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.235, September 17-20, 2000\n", "Karl S. Brace , Richard L. Rudell , Randal E. Bryant, Efficient implementation of a BDD package, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.40-45, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123222]\n", "Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]\n", "P. Celinski, S. AlSarawi, and D. Abbott. 2000. Delay analysis of neuron MOS and capacitive threshold logic. In Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems. 932--935.\n", "O. Coudert and J. C. Madre. 1992. A new implicit DAG based prime and essential prime computation technique. In Proceedings of the International Symposium on Information Sciences.\n", "O. Coudert, J. C. Madre, H. Fraisse, and H. Touati. 1993. Implicit prime cover computation: An overview. In Proceedings of the Synthesis And SImulation Meeting and International Interchange.\n", "Chandra Babu Dara , Themistoklis Haniotakis , Spyros Tragoudas, Delay Analysis for an N-Input Current Mode Threshold Logic Gate, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.344-349, August 19-21, 2012[doi>10.1109/ISVLSI.2012.34]\n", "M. L. Dertouzos. 1965. Threshold Logic: A Synthesis Approach. MIT Press, Cambridge, MA.\n", "Don Edenfeld , Andrew B. Kahng , Mike Rodgers , Yervant Zorian, 2003 Technology Roadmap for Semiconductors, Computer, v.37 n.1, p.47-56, January 2004[doi>10.1109/MC.2004.1260725]\n", "L. Franco, J. L. Subirats, M. Anthony, and J. M. Jerez. 2006. A new constructive approach for creating all linearly separable (threshold) functions. In Proceedings of the International Joint Conference on Neural Networks. 4791--4796.\n", "Manoj Kumar Goparaju , Ashok Kumar Palaniswamy , Spyros Tragoudas, A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate Networks, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.176-183, October 01-03, 2008[doi>10.1109/DFT.2008.44]\n", "Manoj Kumar Goparaju , Spyros Tragoudas, A Novel ATPG Framework to Detect Weight Related Defects in Threshold Logic Gates, Proceedings of the 26th IEEE VLSI Test Symposium, p.323-328, April 27-May 01, 2008[doi>10.1109/VTS.2008.43]\n", "T. Gowda, S. Leshner, S. Vrudhula, and S. Kim. 2007. Threshold logic gene regulatory networks. In Proceedings of the IEEE International Workshop on Genomic Signal Processing and Statistics (GENSIPS'07). 1--4.\n", "Tejaswi Gowda , Sarma Vrudhula, Decomposition based approach for synthesis of multi-level threshold logic circuits, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "T. Gowda , S. Vrudhula , N. Kulkarni , K. Berezowski, Identification of Threshold Functions and Synthesis of Threshold Networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.665-677, May 2011[doi>10.1109/TCAD.2010.2100232]\n", "Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Springer-Verlag New York, Inc., Secaucus, NJ, 2006\n", "Z. Kohavi. 1990. Switching and Finite Automata Theory. McGraw-Hill Education.\n", "Casper Lageweg , Sorin Cotofana , Stamatis Vassiliadis, A Linear Threshold Gate Implementation in Single Electron Technology, Proceedings of the IEEE Computer Society Workshop on VLSI 2001, p.93, April 19-20, 2001\n", "K. Likharev. 1999. Single-electron devices and their applications. Proc. IEEE 87, 4, 606--632.\n", "Shin-ichi Minato, Binary decision diagrams and applications for VLSI CAD, Kluwer Academic Publishers, Norwell, MA, 1996\n", "S. Minato. 1993. Fast generation of prime irredundant covers from binary decision diagrams. IEICE Trans. Fund. Electron. Commun. Comput. Sci. 76, 967--973.\n", "S. Muroga. 1971. Threshold Logic and Its Applications. John Wiley and Sons, NY.\n", "A. L. Oliveira and A. Sangiovanni-Vincentelli. 1991. LSAT-an algorithm for the synthesis of two level threshold gate networks. In Proceedings of the IEEE International Conference on Computer Aided Design. 130--133.\n", "Ashok Kumar Palaniswamy , Manoj Kumar Goparaju , Spyros Tragoudas, A fault tolerant threshold logic gate design, Proceedings of the 13th WSEAS international conference on Circuits, p.162-167, July 22-24, 2009, Rodos, Greece\n", "Ashok kumar Palaniswamy , Manoj kumar Goparaju , Spyros Tragoudas, Scalable identification of threshold logic functions, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785545]\n", "Ashok Kumar Palaniswamy , Spyros Tragoudas, An efficient heuristic to identify threshold logic functions, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-17, August 2012[doi>10.1145/2287696.2287702]\n", "Ashok kumar Palaniswamy , Spyros Tragoudas, A scalable threshold logic synthesis method using ZBDDs, Proceedings of the great lakes symposium on VLSI, May 03-04, 2012, Salt Lake City, Utah, USA[doi>10.1145/2206781.2206856]\n", "F.-J. Tegude, Tunnelling Diode Technology, Proceedings of the 31st IEEE International Symposium on Multiple-Valued Logic, p.49, May 22-24, 2001\n", "J. M. Quintana and M. J. Avedillo. 2008. Analysis of the critical rise time in mobile-based circuits. In Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS'08). 938--941.\n", "F. Somenzi. 2012. Cudd: Cu decision diagram package, v 2.4.2. http://vlsi.colorado.edu/\u223cfabio/CUDD.\n", "J. L. Subirats, J. M. Jerez, and L. Franco. 2008. A new decomposition algorithm for threshold synthesis and generalization of boolean functions. IEEE Trans. Circuits Syst. I 55, 10, 3188--3196.\n", "R. O. Winder. 1962. Threshold logic. Ph.D. Dissertation, Princeton University, Princeton, NJ.\n", "Rui Zhang , P. Gupta , Lin Zhong , N. K. Jha, Threshold network synthesis and optimization and its application to nanotechnologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.107-118, November 2006[doi>10.1109/TCAD.2004.839468(410) 24]\n"], "doi": "doi>10.1145/2597175", "ref_links": {"31": "http://vlsi.colorado.edu/\u223cfabio/CUDD."}, "abstract": "Existing threshold logic synthesis methods decompose larger input functions into smaller input functions and perform synthesis for them. It is shown that significantly larger input functions can be synthesized by implementing the existing methods in an implicant-implicit manner. Experimental results on the ISCAS 85 benchmarks show that this impacts the synthesis cost, which drops significantly. More specifically, as the size of the functions that can be handled by the synthesis algorithm increases, the number of threshold logic gates required to implement very large input functions decreases. In addition, the total weight decreases and the performance is improved.", "authors": [{"name": "ashok kumar palaniswamy", "link": "http://dl.acm.org/author_page.cfm?id=81375603870"}, {"name": "spyros tragoudas", "link": "http://dl.acm.org/author_page.cfm?id=81100427660"}], "title": "Improved Threshold Logic Synthesis Using Implicant-Implicit Algorithms", "citations": [{"Name": "Augusto Neutzling ", "Country": null, "Affiliation": null}, {"Name": "Jody Maick Matos ", "Country": null, "Affiliation": null}, {"Name": "Andre I. Reis ", "Country": null, "Affiliation": null}, {"Name": "Renato P. Ribas ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "44\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "321\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "southern illinois university carbondale carbondale il", "city": null, "Name": "ashok kumar palaniswamy"}, {"country": null, "university": null, "affiliation_string": "southern illinois university carbondale carbondale il", "city": null, "Name": "spyros tragoudas"}]}}, "date": {"month": "April", "year": "2014"}}, "Issue2": {"articles": {"Article No.: 15": {"references": ["http://www.systemc.org.\n", "http://www.synopsys.com.\n", "http://www.cadence.com.\n", "C. Bender , P. N. Sanda , P. Kudva , R. Mata , V. Pokala , R. Haraden , M. Schallhorn, Soft-error resilience of the IBM POWER6 processor input/output subsystem, IBM Journal of Research and Development, v.52 n.3, p.285-292, May 2008[doi>10.1147/rd.523.0285]\n", "Cristian Constantinescu, Neutron SER Characterization of Microprocessors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.754-759, June 28-July 01, 2005[doi>10.1109/DSN.2005.69]\n", "Avijit Dutta , Nur A. Touba, Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.3-11, September 26-28, 2007\n", "Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003\n", "Arthur Pereira Frantz , Maico Cassel , Fernanda Lima Kastensmidt , \u00c9rika Cota , Luigi Carro, Crosstalk- and SEU-Aware Networks on Chips, IEEE Design & Test, v.24 n.4, p.340-350, July 2007[doi>10.1109/MDT.2007.128]\n", "Sunondo Ghosh , Rami Melhem , Daniel Moss\u00e9, Fault-Tolerance Through Scheduling of Aperiodic Tasks in Hard Real-Time Multiprocessor Systems, IEEE Transactions on Parallel and Distributed Systems, v.8 n.3, p.272-284, March 1997[doi>10.1109/71.584093]\n", "Viacheslav Izosimov , Ilia Polian , Paul Pop , Petru Eles , Zebo Peng, Analysis and optimization of fault-tolerant embedded systems with hardened processors, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "JEDEC Standard, JESD89. 2001. http://www.jedec.org.\n", "Weichen Liu , Zonghua Gu , Jiang Xu , Xiaowen Wu , Yaoyao Ye, Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems, IEEE Transactions on Parallel and Distributed Systems, v.22 n.8, p.1382-1389, August 2011[doi>10.1109/TPDS.2010.204]\n", "Weichen Liu , Jiang Xu , Xiaowen Wu , Yaoyao Ye , Xuan Wang , Wei Zhang , Mahdi Nikdast , Zhehui Wang, A NoC Traffic Suite Based on Real Applications, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.66-71, July 04-06, 2011[doi>10.1109/ISVLSI.2011.49]\n", "G. Manimaran , C. Siva Ram Murthy, A Fault-Tolerant Dynamic Scheduling Algorithm for Multiprocessor Real-Time Systems and Its Analysis, IEEE Transactions on Parallel and Distributed Systems, v.9 n.11, p.1137-1152, November 1998[doi>10.1109/71.735960]\n", "Sorin Manolache , Petru Eles , Zebo Peng, Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065648]\n", "Subhasish Mitra, Globally optimized robust systems to overcome scaled CMOS reliability challenges, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403603]\n", "S. Mitra, M. Zhang, S. Waqas, N. Seifert, B. Gill, and K. S. Kim. 2006. Combinational logic soft error correction. In Proceedings of the IEEE International Test Conference (ITC'06), IEEE Computer Society, Washington, D.C., 1--9.\n", "R. Naseer, R. Z. Bhatti, and J. Draper. 2006. Analysis of soft error mitigation techniques for register files in IBM CU-08 90nm technology. In Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'06), vol. 1, IEEE Computer Society, Washington, D.C., 515--519.\n", "Michael Nicolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.86, April 26-30, 1999\n", "M. Nicolaidis. 2005. Design for soft error mitigation. IEEE Trans. Device Materials Reliability 5, 3, 405--418.\n", "B. Nicolescu , R. Velazco , M. Sonza-Reorda , M. Rebaudengo , M. Violante, A Software Fault Tolerance Method for Safety-Critical Systems: Effectiveness and Drawbacks, Proceedings of the 15th symposium on Integrated circuits and systems design, p.101, September 09-14, 2002\n", "Dongkook Park , Chrysostomos Nicopoulos , Jongman Kim , N. Vijaykrishnan , Chita R. Das, Exploring Fault-Tolerant Network-on-Chip Architectures, Proceedings of the International Conference on Dependable Systems and Networks, p.93-104, June 25-28, 2006[doi>10.1109/DSN.2006.35]\n", "A. Patooghy , M. Fazeli , S. G. Miremadi, A Low-Power and SEU-Tolerant Switch Architecture for Network on Chips, Proceedings of the 13th Pacific Rim International Symposium on Dependable Computing, p.264-267, December 17-19, 2007[doi>10.1109/PRDC.2007.9]\n", "Dhiraj K. Pradhan, Fault-tolerant computer system design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996\n", "Maurizio Rebaudengo , Matteo Sonza Reorda , Marco Torchiano , Massimo Violante, Soft-Error Detection through Software Fault-Tolerance Techniques, Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.210-218, November 01-03, 1999\n", "George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]\n", "J. A. Rivers , M. S. Gupta , Jeonghee Shin , P. N. Kudva , P. Bose, Error Tolerance in Server Class Processors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.7, p.945-959, July 2011[doi>10.1109/TCAD.2011.2158100]\n", "Teruaki Sakata , Teppei Hirotsu , Hiromichi Yamada , Takeshi Kataoka, A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.256-265, June 25-28, 2007[doi>10.1109/DSN.2007.5]\n", "Sanjit A. Seshia , Wenchao Li , Subhasish Mitra, Verification-guided soft error resilience, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Jared C. Smolens , Brian T. Gold , Babak Falsafi , James C. Hoe, Reunion: Complexity-Effective Multicore Redundancy, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.223-234, December 09-13, 2006[doi>10.1109/MICRO.2006.42]\n", "T. Tobita and H. Kasahara. 2002. A standard task graph set for fair evaluation of multiprocessor scheduling algorithms. J. Scheduling 5, 5, 379--394.\n", "Yu Wang , Jiang Xu , Shengxi Huang , Weichen Liu , Huazhong Yang, A case study of on-chip sensor network in multiprocessor system-on-chip, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629430]\n", "Xinping Zhu , Wei Qin, Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146926]\n"], "doi": "doi>10.1145/2564928", "ref_links": {"1": "http://www.synopsys.com.", "10": "http://www.jedec.org.", "0": "http://www.systemc.org.", "2": "http://www.cadence.com."}, "abstract": "As transistor density continues to increase with the advent of nanotechnology, reliability issues raised by the more frequent appearance of soft errors are becoming critical for future embedded multiprocessor systems design. State-of-the-art techniques for soft error protections targeting multiprocessor systems result either high chip cost and area overhead or high performance degradation and energy consumption, and do not fulfill the increasing requirements for high performance and dependability. In this article we present a systematic approach, that is, the Sensor Networks-on-Chip (SENoC), to collaboratively and efficiently manage on-chip applications and overcome reliability threats to Multiprocessor Systems-on-Chip (MPSoC). A hardware-software collaborative approach is proposed to solve soft error problems: a hardware-based on-chip sensor network is built for soft error detection, and a software-based recovery mechanism is applied for soft error correction. A two-step scheduling scheme is presented for reliable application and chip management, combining an off-line static optimization stage for application performance maximization and an online lightweight dynamic adjustment stage to handle runtime variations and exceptions. This strategy introduces only trivial overhead on hardware design and much lower overhead on software control and execution, and hence performance degradation and energy consumption is greatly reduced. We build a cycle-accurate simulator using SystemC, and verify the effectiveness of our technique by comparing performance with related techniques on several real-world applications.", "authors": [{"name": "weichen liu", "link": "http://dl.acm.org/author_page.cfm?id=81557541556"}, {"name": "xuan wang", "link": "http://dl.acm.org/author_page.cfm?id=81490668920"}, {"name": "jiang xu", "link": "http://dl.acm.org/author_page.cfm?id=81502748336"}, {"name": "wei zhang", "link": "http://dl.acm.org/author_page.cfm?id=81466641834"}, {"name": "yaoyao ye", "link": "http://dl.acm.org/author_page.cfm?id=81490673088"}, {"name": "xiaowen wu", "link": "http://dl.acm.org/author_page.cfm?id=81466646319"}, {"name": "mahdi nikdast", "link": "http://dl.acm.org/author_page.cfm?id=81466647225"}, {"name": "zhehui wang", "link": "http://dl.acm.org/author_page.cfm?id=81381594648"}], "title": "On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip", "citations": [], "Metrics": {"Downloads (12 months)": "66\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "242\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong", "city": "umm durman", "Name": "weichen liu"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong", "city": "umm durman", "Name": "xuan wang"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong", "city": "umm durman", "Name": "jiang xu"}, {"country": "singapore", "university": "nanyang technological university", "affiliation_string": "nanyang technological university singapore", "city": "singapore", "Name": "wei zhang"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong", "city": "umm durman", "Name": "yaoyao ye"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong", "city": "umm durman", "Name": "xiaowen wu"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong", "city": "umm durman", "Name": "mahdi nikdast"}, {"country": "sudan", "university": "university of science and technology", "affiliation_string": "the hong kong university of science and technology hong kong", "city": "umm durman", "Name": "zhehui wang"}]}, "Article No.: 14": {"references": ["William C. Athas , Lars J. Svensson , Jeffrey G. Koller , Nestoras Tzartzanis , Eric Ying-Chin Chou, Low-power digital systems based on adiabatic-switching principles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.398-407, Dec. 1994[doi>10.1109/92.335009]\n", "A. Barenco, C. H. Bennett, R. Cleve, D. P. Divincenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter. 1995. Elementary gates for quantum computation. Phys. Rev. A 52, 5, 3457--3467.\n", "Bernd Becker , Rolf Drechsler , Michael Theobald, OKFDDs versus OBDDs and OFDDs, Proceedings of the 22nd International Colloquium on Automata, Languages and Programming, p.475-486, July 10-14, 1995\n", "C. H. Bennett, Logical reversibility of computation, IBM Journal of Research and Development, v.17 n.6, p.525-532, November 1973[doi>10.1147/rd.176.0525]\n", "A. Berut, A. Arakelyan, A. Petrosyan, S. Ciliberto, R. Dillenschneider, and E. Lutz. 2012. Experimental verification of Landauer's principle linking information and thermodynamics. Nature 483, 187--189.\n", "Amlan Chakrabarti , Susmita Sur-Kolay, Rules for Synthesizing Quantum Boolean Circuits Using Minimized Nearest-Neighbour Templates, Proceedings of the 15th International Conference on Advanced Computing and Communications, p.183-189, December 18-21, 2007[doi>10.1109/ADCOM.2007.111]\n", "Erik P. DeBenedictis, Reversible logic for supercomputing, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062325]\n", "James Donald , Niraj K. Jha, Reversible logic synthesis with Fredkin and Peres gates, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.1, p.1-19, March 2008[doi>10.1145/1330521.1330523]\n", "Rolf Drechsler , Bernd Becker, Dynamic minimization of OKFDDs, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.602, October 02-04, 1995\n", "Rolf Drechsler , Michael Theobald , Bernd Becker, Fast OFDD-Based Minimization of Fixed Polarity Reed-Muller Expressions, IEEE Transactions on Computers, v.45 n.11, p.1294-1299, November 1996[doi>10.1109/12.544485]\n", "Rolf Drechsler , Robert Wille, From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits, Proceedings of the 2011 41st IEEE International Symposium on Multiple-Valued Logic, p.78-85, May 23-25, 2011[doi>10.1109/ISMVL.2011.40]\n", "E. Fredkin and T. Toffoli. 1982. Conservative logic. Int. J. Theor. Phys. 21, 3--4, 219--253.\n", "Daniel Gro\u00dfe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "Yuichi Hirata , Masaki Nakanishi , Shigeru Yamashita , Yasuhiko Nakashima, An Efficient Method to Convert Arbitrary Quantum Circuits to Ones on a Linear Nearest Neighbor Architecture, Proceedings of the 2009 Third International Conference on Quantum, Nano and Micro Technologies, p.26-33, February 01-07, 2009[doi>10.1109/ICQNM.2009.25]\n", "R. Landauer, Irreversibility and heat generation in the computing process, IBM Journal of Research and Development, v.5 n.3, p.183-191, July 1961[doi>10.1147/rd.53.0183]\n", "D. Maslov. 2011. Reversible logic synthesis benchmarks page. http://webhome.cs.uvic.ca/\u223cdmaslov/.\n", "D. Maslov , G. W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.11, p.1497-1509, November 2006[doi>10.1109/TCAD.2004.836735]\n", "D. Maslov , G. W. Dueck , D. M. Miller, Toffoli network synthesis with templates, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.807-817, November 2006[doi>10.1109/TCAD.2005.847911]\n", "D. Maslov , G. W. Dueck , D. M. Miller , C. Negrevergne, Quantum Circuit Simplification and Level Compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.436-444, March 2008[doi>10.1109/TCAD.2007.911334]\n", "D. Maslov , G. W. Dueck , D. M. Miller, Techniques for the synthesis of reversible Toffoli networks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.42-es, September 2007[doi>10.1145/1278349.1278355]\n", "D. Maslov , C. Young , D. M. Miller , G. W. Dueck, Quantum Circuit Simplification Using Templates, Proceedings of the conference on Design, Automation and Test in Europe, p.1208-1213, March 07-11, 2005[doi>10.1109/DATE.2005.249]\n", "D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]\n", "A. Mishchenko, and M. Perkowski. 2001. Fast heuristic minimization of exclusive-sums-of-products. In Proceedings of the International Workshop on Appl. Reed-Muller Expansion Circuit Design, 242--250.\n", "M. Morrison, M. Lewandowski, R. Meana, and N. Ranganathan. 2011. Design of static and dynamic RAM arrays using a novel reversible logic gate and decoder. In Proceedings of the IEEE Conference on Nanotechnology, 417--420.\n", "M. Morrison, and N. Ranganathan. 2011. Design of a Moore finite state machine using a novel reversible logic gate, decoder and synchronous up-counter. In Proceedings of the IEEE Conference on Nanotechnology, 1445--1449.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Y. Pang, J. Lin, S. Sultana, and K Radecka. 2011a. A novel method of synthesizing reversible logic. In Proceedings of the IEEE International Symposium on Circuits Systems, 2857--2860.\n", "Yu Pang , Shaoquan Wang , Zhilong He , Jinzhao Lin , Sayeeda Sultana , Katarzyna Radecka, Positive Davio-based synthesis algorithm for reversible logic, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.212-218, October 09-12, 2011[doi>10.1109/ICCD.2011.6081399]\n", "A. Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 3266--3276.\n", "R. L. Rivest , A. Shamir , L. Adleman, A method for obtaining digital signatures and public-key cryptosystems, Communications of the ACM, v.21 n.2, p.120-126, Feb. 1978[doi>10.1145/359340.359342]\n", "Mehdi Saeedi , Mona Arabzadeh , Morteza Saheb Zamani , Mehdi Sedighi, Block-based quantum-logic synthesis, Quantum Information & Computation, v.11 n.3, p.262-277, March 2011\n", "Mehdi Saeedi , Igor L. Markov, Synthesis and optimization of reversible circuits\u2014a survey, ACM Computing Surveys (CSUR), v.45 n.2, p.1-34, February 2013[doi>10.1145/2431211.2431220]\n", "Mehdi Saeedi , Robert Wille , Rolf Drechsler, Synthesis of quantum circuits for linear nearest neighbor architectures, Quantum Information Processing, v.10 n.3, p.355-377, June      2011[doi>10.1007/s11128-010-0201-2]\n", "Mehdi Saeedi , Morteza Saheb Zamani , Mehdi Sedighi , Zahra Sasanian, Reversible circuit synthesis using a cycle-based approach, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-26, December 2010[doi>10.1145/1877745.1877747]\n", "Zahra Sasanian , Robert Wille , D. Michael Miller, Realizing reversible circuits using a new class of quantum gates, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228368]\n", "V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]\n", "Zhijie Shi , Ruby B. Lee, Bit Permutation Instructions for Accelerating Software Cryptography, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p.138, July 10-12, 2000\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "M. Soeken, S. Frehse, R. Wille, and R. Drechsler. 2010a. RevKit: A toolkit for reversible circuit design. In Proceedings of the Workshop on Reversible Computing. http://www.informatik.uni-bremen.de/revkit/.\n", "M. Soeken, R. Wille, and R. Drechsler. 2010b. Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition. In Proceedings of the International Design & Test Workshop, 143--148.\n", "F. Somenzi. 2009. CUDD: CU decision diagram package release 2.4.2. University of Colorado at Boulder.\n", "Himanshu Thapliyal , Nagarajan Ranganathan, Design of efficient reversible logic-based binary and BCD adder circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.3, p.1-31, September 2013[doi>10.1145/2491682]\n", "Tommaso Toffoli, Reversible Computing, Proceedings of the 7th Colloquium on Automata, Languages and Programming, p.632-644, July 14-18, 1980\n", "D. Vasudevan, M. Schellekens, N. Zeinolabedini, and E. Popovici. 2011. Prototyping a bidirectional processor design based on reversible principles. In Proceedings of the International Symposium on Integr. Circ. 325--328.\n", "Robert Wille , Rolf Drechsler, BDD-based synthesis of reversible logic for large functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629984]\n", "Robert Wille , Daniel Gro\u03b2e , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]\n", "R. Wille, S. Offermann, and R. Drechsler. 2010. SyReC: A programming language for synthesis of reversible circuits. In Proceedings of the Forum Specification Design Languages. 1--6.\n", "Robert Wille , Mathias Soeken , Daniel Gro\u03b2e , Eleonora Sch\u00f6nborn , Rolf Drechsler, Designing a RISC CPU in Reversible Logic, Proceedings of the 2011 41st IEEE International Symposium on Multiple-Valued Logic, p.170-175, May 23-25, 2011[doi>10.1109/ISMVL.2011.39]\n"], "doi": "doi>10.1145/2564923", "ref_links": {"16": "http://webhome.cs.uvic.ca/\u223cdmaslov/.", "39": "http://www.informatik.uni-bremen.de/revkit/."}, "abstract": "In this article, we propose a flexible and efficient reversible logic synthesizer. It exploits the complementary advantages of two methods: Reed-Muller Reversible Logic Synthesis (RMRLS) and Decision Diagram Synthesis (DDS), and is thus called Reed-Muller Decision Diagram Synthesis (RMDDS). RMRLS does not scale to a large number of qubits (i.e., quantum bits). DDS tools, even though efficient, add a large number of ancillary qubits and typically incur much higher quantum cost than necessary. RMDDS overcomes these obstacles. It is flexible in the sense that users can either optimize the number of qubits or the quantum cost in the circuit implementation. It is also efficient because the circuits can be synthesized within user-defined CPU times. This combination of flexibility and efficiency has been missing from synthesizers presented earlier. When used to synthesize reversible functions, RMDDS reduces the number of qubits by up to 79.2&percnt; (average of 54.6&percnt;) when the synthesis objective is to minimize the number of qubits and the quantum cost by up to 71.5&percnt; (average of 35.7&percnt;) when the synthesis objective is to minimize quantum cost, relative to DDS methods. For irreversible functions (which are automatically embedded in reversible functions), the corresponding best (average) reductions in the number of qubits is 42.1&percnt; (22.5&percnt;) when minimizing the number of qubits, and in quantum cost, it is 63.0&percnt; (25.9&percnt;) when minimizing quantum cost.", "authors": [{"name": "chia-chun lin", "link": "http://dl.acm.org/author_page.cfm?id=87358832357"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "RMDDS: Reed-muller decision diagram synthesis of reversible logic circuits", "citations": [{"Name": "Mathias Soeken ", "Country": null, "Affiliation": null}, {"Name": "Robert Wille ", "Country": null, "Affiliation": null}, {"Name": "Oliver Keszocze ", "Country": null, "Affiliation": null}, {"Name": "D. Michael Miller ", "Country": null, "Affiliation": null}, {"Name": "Chia-Chun Lin ", "Country": null, "Affiliation": null}, {"Name": "Amlan Chakrabarti ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "55\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "184\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "chia-chun lin"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 12": {"references": ["M. Alam. 2003. A critical examination of the mechanics of dynamic NBTI for PMOSFETS. In Proceedings of the IEEE International Electron Devices Meeting (IEDM). 14.4.1--14.4.4.\n", "Todd Austin , Valeria Bertacco , Scott Mahlke , Yu Cao, Reliable Systems on Unreliable Fabrics, IEEE Design & Test, v.25 n.4, p.322-332, July 2008[doi>10.1109/MDT.2008.107]\n", "Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]\n", "Shekhar Borkar, Electronics beyond nano-scale CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147115]\n", "G. Chen, M. Li, C. Ang, J. Zheng, and D. Kwong. 2002. Dynamic NBTI of P-MOS transistors and its impact on MOSFET scaling. IEEE Electron Device Lett. 23, 12, 734--736.\n", "J. Chen, S. Wang, N. Bidokhti, and M. Tehranipoor. 2011. A framework for fast and accurate critical-reliability paths identification. In Proceedings of the IEEE North Atlantic Test Workshop (NATW).\n", "M. Dai, C. Gao, K. Yap, Y. Shan, Z. Cao, K. Liao, L. Wang, B. Cheng, and S. Liu. 2008. A model with temperature-dependent exponent for hot-carrier injection in high-voltage NMOSFETS involving hot-hole injection and dispersion. IEEE Trans. Electron Devices 55, 5, 1255--1258.\n", "Michael DeBole , Ramakrishnan Krishnan , Varsha Balakrishnan , Wenping Wang , Hong Luo , Yu Wang , Yuan Xie , Yu Cao , N. Vijaykrishnan, New-age: a negative bias temperature instability-estimation framework for microarchitectural components, International Journal of Parallel Programming, v.37 n.4, p.417-431, August 2009[doi>10.1007/s10766-009-0104-y]\n", "T. Grasser, W. Gos, V. Sverdlov, and B. Kaczer. 2007. The universality of NBTI relaxation and its implications for modeling and characterization. In Proceedings of the 45th Annual IEEE International Reliability Physics Symposium. 268--280.\n", "Kunhyuk Kang , Saakshi Gangwal , Sang Phill Park , Kaushik Roy, NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "K. Kang, H. Kufluoglu, M. Alain, and K. Roy. 2006. Efficient transistor-level sizing technique under temporal performance degradation due to NBTI. In Proceedings of International Conference on Computer Design (ICCD). 216--221.\n", "N. Kimizuka, T. Yamamoto, T.Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi. 1999. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. In Proceedings of the Symposium on VLSI Technology. 73--74.\n", "Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]\n", "Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]\n", "Ping-Chung Li , I. N. Hajj, Computer-aided redesign of VLSI circuits for hot-carrier reliability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.5, p.453-464, November 2006[doi>10.1109/43.506133]\n", "D. Lorenz, G. Georgakos, and U. Schlichtmann. 2009. Aging analysis of circuit timing considering NBTI and HCI. In Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS). 3--8.\n", "Yinghai Lu , Li Shang , Hai Zhou , Hengliang Zhu , Fan Yang , Xuan Zeng, Statistical reliability analysis under process variation and aging effects, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630044]\n", "T. Nigam. 2009. Impact of transistor level degradation on product reliability. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 431--438.\n", "S. Ogawa and N. Shiono. 1995. Generalized diffusion-reaction model for the low-field charge build up instability at the Si-Sio<sub>2</sub> interface. J. Phys. Rev. B. 51, 7, 4218C--4230.\n", "B. Paul, K. Kang, H. Kufluoglu, M. Alam, and K. Roy. 2005. Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron Device Lett. 26, 8, 560--562.\n", "Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "T. Sakurai and A. R. Newton. 1990. Alpha-power law MOSFET model and its application to CMOS logic. In Proceedings of JSSC. 548--594.\n", "D. Schroder and J. Babcock. 2003. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Physics 94, 1.\n", "Alexander Stempkovsky , Alexey Glebov , Sergey Gavrilov, Calculation of stress probability for NBTI-aware timing analysis, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.714-718, March 16-18, 2009[doi>10.1109/ISQED.2009.4810381]\n", "E. Takeda, C. Yang, and A. Miura-Hamada. 1995. Hot-Carrier Effects In MOS Devices. Academic Press, San Diego, CA.\n", "Hiran Tennakoon , Carl Sechen, Efficient and accurate gate sizing with piecewise convex delay models, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065793]\n", "Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]\n", "W. Wang, V. Reddy, B. Yang, V. Balakrishnan, S. Krishnan, and Y. Cao. 2008a. Statistical prediction of circuit aging under process variations. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 13--16.\n", "Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]\n", "Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.173-183, February 2010[doi>10.1109/TVLSI.2008.2008810]\n", "Wenping Wang , Shengqi Yang , Yu Cao, Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect, Proceedings of the 9th international symposium on Quality Electronic Design, p.763-768, March 17-19, 2008\n", "Lifeng Wu , Jingkun Fang , Heting Yan , Ping Chen , Alvin I-Hsien Chen , Yoshifumi Okamoto , Chune-Sin Yeh , Zhihong Liu , Nobufusa Iwanishi , Norio Koike Hirokazu Yonezawa , Yoshiyuki Kawakami, GLACIER: A Hot Carrier Gate Level Circuit Characterization and Simulation System for VLSI Design, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.73, March 20-22, 2000\n", "W.-K. Yeh, W.-H. Wang, Y.-K. Fang, and F.-L. Yang. 2002. Temperature dependence of hot-carrier-induced degradation in 0.1\u03bcm SOI NMOSFETS with thin oxide. IEEE Electron Device Lett. 23, 7, 425--427.\n"], "doi": "doi>10.1145/2564926", "ref_links": {}, "abstract": "Circuit reliability analysis at the presilicon stage has become vital for sub-45nm technology designs in particular, due to aging effects, such as Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI). To avoid potential reliability hazards in the postsilicon stage, current large-scale designs for commercial implementation overpessimistically analyze circuit aging under assumed worst-case workload in order not to violate the corner cases even for low possibilities, thus introducing unnecessary margin in the design timing analysis. The major issue is lack of an effective aging analysis method applicable to large designs with low CPU runtime, which is mainly due to: (1) conventional reliability tools are extremely time-consuming for circuit-level timing analysis and thus are not practical for large designs; (2) mathematical models developed to expedite the process are not accurate due to the high complexity of aging effects. In this article, a comprehensive analysis is presented to highlight the importance of each aging parameter. Then, a novel methodology is developed based on current commercial reliability tools to guarantee its high accuracy on circuit-level aging analysis. Existing proven low-level mathematical models are further enhanced to extensively speed up a higher level analysis by taking advantage of the explicit intermediate conditions stored in a pregenerated lookup table. Our results indicate \u2265244Ximproved computational efficiency, \u22645&percnt; relative error, and \u22640.7&percnt; absolute error compared with commercial reliability analysis tools (e.g., HSPICE MOSRA).", "authors": [{"name": "jifeng chen", "link": "http://dl.acm.org/author_page.cfm?id=81502706546"}, {"name": "shuo wang", "link": "http://dl.acm.org/author_page.cfm?id=81326493351"}, {"name": "mohammad tehranipoor", "link": "http://dl.acm.org/author_page.cfm?id=81319502631"}], "title": "Critical-reliability path identification and delay analysis", "citations": [], "Metrics": {"Downloads (12 months)": "67\n", "Downloads (6 weeks) ": "10\n", "Downloads (cumulative)": "328\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "jifeng chen"}, {"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "shuo wang"}, {"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "mohammad tehranipoor"}]}, "Article No.: 18": {"references": ["S. Banerjee , D. R. Chowdhury , B. B. Bhattacharya, An Efficient Scan Tree Design for Compact Test Pattern Set, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.7, p.1331-1339, July 2007[doi>10.1109/TCAD.2007.895840]\n", "Po-Yuan Chen , Cheng-Wen Wu , Ding-Ming Kwai, On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification, Proceedings of the 2009 Asian Test Symposium, p.450-455, November 23-26, 2009[doi>10.1109/ATS.2009.42]\n", "Zhen Chen , Dong Xiang, A novel test application scheme for high transition fault coverage and low test cost, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.966-976, June 2010[doi>10.1109/TCAD.2010.2048359]\n", "Zhen Chen , Krishnendu Chakrabarty , Dong Xiang, MVP: capture-power reduction with minimum-violations partitioning for delay testing, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California\n", "Zhen Chen , Dong Xiang , Boxue Yin, The ATPG Conflict-Driven Scheme for High Transition Fault Coverage and Low Test Cost, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.146-151, May 03-07, 2009[doi>10.1109/VTS.2009.15]\n", "Philip Emma , Eren Kursun, Opportunities and Challenges for 3D Systems and Their Design, IEEE Design & Test, v.26 n.5, p.6-14, September 2009[doi>10.1109/MDT.2009.119]\n", "B. Goplen , S. S. Sapatnekar, Placement of thermal vias in 3-D ICs using various thermal objectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.4, p.692-709, November 2006[doi>10.1109/TCAD.2006.870069]\n", "Zhiyuan He , Zebo Peng , Petru Eles , Paul Rosinger , Bashir M. Al-Hashimi, Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving, Journal of Electronic Testing: Theory and Applications, v.24 n.1-3, p.247-257, June      2008[doi>10.1007/s10836-007-5030-6]\n", "Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]\n", "Li Jiang , Lin Huang , Qiang Xu, Test architecture design and optimization for three-dimensional SoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Li Jiang , Qiang Xu , Krishnendu Chakrabarty , T. M. Mak, Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687434]\n", "George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: applications in VLSI domain, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.69-79, March 1999[doi>10.1109/92.748202]\n", "Hsien-Hsin S. Lee , Krishnendu Chakrabarty, Test Challenges for 3D Integrated Circuits, IEEE Design & Test, v.26 n.5, p.26-35, September 2009[doi>10.1109/MDT.2009.125]\n", "D. L. Lewis and H. H. S. Lee. 2009. High-frequency, at-speed scan testing. In Proceedings of the Annual Symposium on VLSI. 139--144.\n", "Katherine Shu-Min Li, Multiple scan trees synthesis for test time/data and routing length reduction under output constraint, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.4, p.618-626, April 2010[doi>10.1109/TCAD.2010.2042896]\n", "K. S. M. Li and Y.-Y. Liao. 2012. Layout-aware multiple scan tree synthesis for 3-D SoCs. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 31, 12, 1930--1934.\n", "J. Li and D. Xiang. 2010. DFT optimization for pre-bond testing of 3D-SICs containing TSVs. In Proceedings of the International Conference on Computer Design. 474--479.\n", "Chunsheng Liu , Kugesh Veeraraghavant , Vikram Iyengar, Thermal-Aware Test Scheduling and Hot Spot Temperature Minimization for Core-Based Systems, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.552-562, October 03-05, 2005[doi>10.1109/DFTVS.2005.66]\n", "E. J. Marinissen and Y. Zorian. 2009. Testing 3-D chips containing through-silicon vias. In Proceedings of the International Test Conference. 1--11.\n", "E. J. Marinissen, C. C. Chi, J. Verbree, and M. Konijnenburg. 2010. 3-D DfT architecture for pre-bond and post-bond testing. In Proceedings of the 3-D Systems Integration Conference.\n", "B. Noia, K. Chakrabarty, and E. J. Marinissen. 2010. Optimization methods for post-bond die-internal/external testing in 3-D stacked ICs. In Proceedings of the International Test Conference.\n", "Brandon Noia , Krishnendu Chakrabarty , Sandeep Kumar Goel , Erik Jan Marinissen , Jouke Verbree, Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.11, p.1705-1718, November 2011[doi>10.1109/TCAD.2011.2160177]\n", "Kiran Puttaswamy , Gabriel H. Loh, Thermal analysis of a 3D die-stacked high-performance microprocessor, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127915]\n", "O. Sinanoglu, Scan Architecture With Align-Encode, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.12, p.2303-2316, December 2008[doi>10.1109/TCAD.2008.2008926]\n", "Ozgur Sinanoglu , Alex Orailoglu, A novel scan architecture for power-efficient, rapid test, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.299-303, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774617]\n", "Chao-Wen Tzeng , Shi-Yu Huang, QC-fill: quick-and-cool X-filling for multicasting-based scan test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.11, p.1756-1766, November 2009[doi>10.1109/TCAD.2009.2030353]\n", "Sying-Jyan Wang , Katherine Shu-Min Li , Shih-Cheng Chen , Huai-Yan Shiu , Yun-Lung Chu, Scan-chain partition for high test-data compressibility and low shift power under routing constraint, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.716-727, May 2009[doi>10.1109/TCAD.2009.2015741]\n", "C.-W. Wu, P.-Y. Chen, and D.-M. Kwai. 2010. On-chip testing of blind-via and open sleeve TSVs for 3D ICs before bonding. In Proceedings of the IEEE Asian Test Symposium. 263--268.\n", "Xiaoxia Wu , Paul Falkenstern , Krishnendu Chakrabarty , Yuan Xie, Scan-chain design and optimization for three-dimensional integrated circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-26, July 2009[doi>10.1145/1543438.1543442]\n", "Dong Xiang , Kaiwei Li , Jiaguang Sun , Hideo Fujiwara, Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction, IEEE Transactions on Computers, v.56 n.4, p.557-562, April 2007[doi>10.1109/TC.2007.1002]\n", "Dong Xiang , Zhen Chen, Selective Test Response Collection for Low-Power Scan Testing with Well-Compressed Test Data, Proceedings of the 2011 Asian Test Symposium, p.40-45, November 20-23, 2011[doi>10.1109/ATS.2011.74]\n", "Dong Xiang , Ye Zhang, Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.135-147, January 2011[doi>10.1109/TCAD.2010.2066070]\n", "Yuan Xie , Jason Cong , Sachin Sapatnekar, Three-Dimensional Integrated Circuit Design: EDA, Design and Microarchitectures, Springer Publishing Company, Incorporated, 2009\n", "Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]\n", "Y. Yang , Z. Gu , C. Zhu , R. P. Dick , L. Shang, ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.86-99, January 2007[doi>10.1109/TCAD.2006.882589]\n", "Xin Zhao , D. L. Lewis , H. -H.S. Lee , Sung Kyu Lim, Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.732-745, May 2011[doi>10.1109/TCAD.2010.2098130]\n", "Xiuyi Zhou , Jun Yang , Yi Xu , Youtao Zhang , Jianhua Zhao, Thermal-Aware Task Scheduling for 3D Multicore Processors, IEEE Transactions on Parallel and Distributed Systems, v.21 n.1, p.60-71, January 2010[doi>10.1109/TPDS.2009.27]\n"], "doi": "doi>10.1145/2564922", "ref_links": {}, "abstract": "The three-dimensional (3-D) technology offers a new solution to the increasing density of integrated circuits (ICs). In this work, we propose novel scan architectures for 3-D IC pre-bond and post-bond testing by considering the interconnection overhead of through-silicon-vias (TSVs). Since hotspots in 3-D ICs often cause performance and reliability issues, we also develop different test ordering schemes for prebond and postbond testing to avoid applying test vectors that could worsen the temperature distribution. Experimental results show that the peak temperature can be lowered by 20&percnt; with the 3-D scan tree architecture. When combined with the test ordering scheme, the 3-D scan tree can further reduce peak temperature by over 30&percnt;.", "authors": [{"name": "dong xiang", "link": "http://dl.acm.org/author_page.cfm?id=81100452858"}, {"name": "kele shen", "link": "http://dl.acm.org/author_page.cfm?id=87358768757"}], "title": "A thermal-driven test application scheme for pre-bond and post-bond scan testing of three-dimensional ICs", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "134\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "china", "university": "tsinghua university", "affiliation_string": "tsinghua university beijing china", "city": "peking", "Name": "dong xiang"}, {"country": "china", "university": "tsinghua university", "affiliation_string": "tsinghua university beijing china", "city": "peking", "Name": "kele shen"}]}, "Article No.: 13": {"references": ["I. Amlani, A. Orlov, G. Toth, G. Bernstein, C. Lent, and G. Snider. 1999. Digital logic gate using quantum-dot cellular automata. Science 284, 289--291.\n", "William Aspray, Computing before computers, Iowa State University Press, Ames, IA, 1990\n", "R. Cowburn and M. Welland. 2000. Room temperature magnetic quantum cellular automata. Science 287, 1466.\n", "M. R. Davis. 2004. Delay-based computing implementation issues in CMOS and nanotechnologies. Ph.D. dissertation, Graduate School, University of Florida.\n", "A. Y. Duale , M. H. Decker , H.-G. Zipperer , M. Aharoni , T. J. Bohizic, Decimal floating-point in z9: an implementation and testing perspective, IBM Journal of Research and Development, v.51 n.1/2, p.217-227, January 2007\n", "S. E. Frost, A. F. Rodrigues, A. W. Janiszewski, R. T. Rausch, and P. M. Kogge. 2002. Memory in motion: A study of storage structures in QCA. In Proceedings of the 1st Workshop on Non-Silicon Computnig, 2.\n", "M. Gladshtein. 2005. Selection of fundamental information principles for the construction of a universal digital nanocomputer. Auto. Contr. Comput. Sci. 39, 1, 1--10.\n", "M. Gladshtein. 2006. Improving the structure of a serial decimal processor element for a universal digital nanocomputer. Auto. Contr. Comput. Sci. 40, 2, 1--10.\n", "Michael Gladshtein, Quantum-Dot Cellular Automata Serial Decimal Adder, IEEE Transactions on Nanotechnology, v.10 n.6, p.1377-1382, November 2011[doi>10.1109/TNANO.2011.2138714]\n", "Ismo H\u00e4nninen , Jarmo Takala, Binary Adders on Quantum-Dot Cellular Automata, Journal of Signal Processing Systems, v.58 n.1, p.87-103, January   2010[doi>10.1007/s11265-008-0284-5]\n", "Robert D. Kenney , Michael J. Schulte, High-Speed Multioperand Decimal Adders, IEEE Transactions on Computers, v.54 n.8, p.953-963, August 2005[doi>10.1109/TC.2005.129]\n", "F. Kharbash and G. M. Chaudhry. 2008. The design of quantum-dot cellular automata decimal adder. In Proceedings of the 12<sup>th</sup> IEEE International Multitopic Conference. 71--75.\n", "C. S. Lent and B. Isaksen. 2003. Clocked molecular quantum-dot cellular automata. IEEE Trans. Electron Devices, 50, 9, 1890--1895.\n", "C. S. Lent and P. D. Tougaw. 1997. A device architecture for computing with quantum dots. Proc. IEEE 85, 4, 541--557.\n", "W. Liu, L. Lu, M. O'Neill, and E. Swartzlander, Jr. 2011. Design rules for quantum-dot cellular automata. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 2361--2364.\n", "Liang Lu , Weiqiang Liu , Maire O'Neill , Earl E. Swartzlander, Jr., QCA Systolic Array Design, IEEE Transactions on Computers, v.62 n.3, p.548-560, March 2013[doi>10.1109/TC.2011.234]\n", "M. T. Niemier and P. M. Kogge. 1999. Logic in wire: Using quantum dots to implement a microprocessor. In Proceedings of the 6<sup>th</sup> IEEE International Conference on Electronics, Circuits and Systems 3. 1211--1215.\n", "Michael Thaddeus Niemier , Peter M. Kogge, Exploring and exploiting wire-level pipelining in emerging technologies, Proceedings of the 28th annual international symposium on Computer architecture, p.166-177, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379261]\n", "Gabriel Schulhof , Konrad Walus , Graham A. Jullien, Simulation of random cell displacements in QCA, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.2-es, April 2007[doi>10.1145/1229175.1229177]\n", "E. E. Swartzlander, H. Cho, I. Kong, and S.-W. Kim. 2010. Computer arithmetic implemented with QCA: A progress report. In Conference Record of the 44<sup>th</sup> Asilomar Conference on Signals, Systems and Computers. 1392--1398.\n", "M. Taghizadeh, M. Askari, and K. Fardad. 2008. BCD computing structures in quantum-dot cellular automata. In Proceedings of the International Conference on Computer and Communication Engineering. 1042--1045.\n", "J. Timler and C. S. Lent. 2002. Power gain and dissipation in quantum-dot cellular automata. J. Appl. Physics, 91, 2, 823--831.\n", "G. Toth and C. Lent. 2000. Quantum computing with quantum-dot cellular automata. Phys. Rev. A, 63, 1--9.\n", "M. Vazquez , G. Sutter , G. Bioul , J. P. Deschamps, Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations, Proceedings of the 2009 International Conference on Reconfigurable Computing and FPGAs, p.42-47, December 09-11, 2009[doi>10.1109/ReConFig.2009.29]\n", "K. Walus and G. A. Jullien. 2006. Design tools for an emerging SoC technology: Quantum-dot cellular automata. Proc. IEEE, 94, 6, 1225--1244.\n", "K. Walus, G. A. Jullien, and V. S. Dimitrov. 2003. Computer arithmetic structures for quantum cellular automata. In Proceedings of the 37<sup>th</sup> Asilomar Conference on Signals, Systems and Computers 2. 1435--1439.\n", "Charles F. Webb, IBM z10: The Next-Generation Mainframe Microprocessor, IEEE Micro, v.28 n.2, p.19-29, March 2008[doi>10.1109/MM.2008.26]\n", "R. Zhang, K. Walus, W. Wang, and G. Jullien. 2005. Performance comparison of quantum-dot cellular automata adders. In Proceedings of the IEEE International Symposium on Circuits and Systems. 2522--2526.\n"], "doi": "doi>10.1145/2564927", "ref_links": {}, "abstract": "Quantum-dot cellular automata (QCA) technology is now considered to be one of the prospective technologies for a nanocomputer creation. The physical properties of QCA and its expanding range of computer applications make it expedient to use the novel paradigm of nanocomputer architecture: serial decimal storage-transfer-processing. The delay-based encoding of decimal digits allows the use a delay element as a main element of QCA serial arithmetic units. The simple implementation of the delay element by a short length of QCA wire results in reduction of complexity and of the area required for a QCA circuit. The theoretical basics of delay-based processing-in-wire and design examples of QCA serial decimal arithmetic units are presented.", "authors": [{"name": "michael gladshtein", "link": "http://dl.acm.org/author_page.cfm?id=81503687971"}], "title": "Delay-based processing-in-wire for design of QCA serial decimal arithmetic units", "citations": [], "Metrics": {"Downloads (12 months)": "30\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "127\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "israel", "university": null, "affiliation_string": "ort braude college israel", "city": null, "Name": "michael gladshtein"}]}, "Article No.: 16": {"references": ["K. Bowman, J. Tschanz, N. S. Kim, J. C. Lee, C. B. Wilkerson, S. L. Lu, T. Karnik, and V. K. De. 2009. Energy-efficient and metastability-immune timing-error detection and instruction replay-based recovery circuits for dynamic variation tolerance. IEEE J. Solid-State Circuits.\n", "D. Bull, S. Das, K. Shivashankar, G. S. Dasika, K. Flautner, and D. T. Blaauw. 2011. A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation. IEEE J. Solid-State Circuits, 46, 1, 18--31.\n", "S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Trevor Mudge. 2006. A self-tuning DVS processor using delay-error detection and correction. IEEE J. Solid-State Circuits 41, 4, 792--804.\n", "S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw. 2009. Razor II: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid-State Circuits 44, 1, 32--48.\n", "M. Deering. 1998. The limits of human vision. In Proceedings of the 2<sup>nd</sup> International Immersive Projection Technology Workshop.\n", "Dan Ernst , Shidhartha Das , Seokwoo Lee , David Blaauw , Todd Austin , Trevor Mudge , Nam Sung Kim , Krisztian Flautner, Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation, IEEE Micro, v.24 n.6, p.10-20, November 2004[doi>10.1109/MM.2004.85]\n", "G. Gammie, A. Wang, H. Mair, and R. Lagerquist. 2010. SmartReflex power and performance management technologies. Proc. IEEE 98, 2.\n", "T. Hiramoto, A. Kumar, T. Mizutani, J. Nishimura, and T. Saraya. 2011. Statistical advantages of intrinsic channel fully depleted SOI MOSFETs over bulk MOSFETs. In Proceedings of CICC. 19--21.\n", "Mutsunori Igarashi , Kimiyoshi Usami , Kazutaka Nogami , Fumihiro Minami , Yukio Kawasaki , Takahiro Aoki , Midori Takano , Chiharo Mizuno , Takashi Ishikawa , Masahiro Kanazawa , Shinji Sonoda , Makoto Ichida , Naoyuki Hatanaka, A low-power design method using multiple supply voltages, Proceedings of the 1997 international symposium on Low power electronics and design, p.36-41, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263279]\n", "J. Kim, S. Lee, J. Rubin, M. Kim, and S. Tiwari. 2013. Scale changes in electronics: Implications for nanostructure devices for logic and memory and beyond. J. Solid-State Electron. 1, 84, 2--12.\n", "J. Kim, P. Solomon, and S. Tiwari. 2012. Adaptive circuit design using independently biased back-gated double-gate MOSFETS. IEEE Trans. Circuits Syst. I, 59, 3.\n", "Jaeyoon Kim , Sandip Tiwari, Inexact computing for ultra low-power nanometer digital circuit design, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.24-31, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941479]\n", "Pinar Korkrnaz , Bilge E.  S. Akgul , Krishna V. Palem, Ultra-Low Energy Computing with Noise: Energy-Performance-Probability Trade-offs, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.349, March 02-03, 2006[doi>10.1109/ISVLSI.2006.91]\n", "S. Lee, B. Jagannathan, S. Narashima, A. Chou, N. Zamdmer, J. Johnson, R. Williams, L. Wagner, J. Kim, J.-O. Plouchart, J. Pekarik, S. Springer, and G. Freeman. 1989. Record RF performance of 45-nm SOI CMOS technology. In Proceedings of the International Electron Devices Meeting. 255--258.\n", "S. K. Mathew, M. A. Anders, and R. K. Krishnamurthy. 2007. High-performance energy-efficient dual-supply ALU design. In V. G. Oklobdzija and R. K. Krishnamurthy, Eds., High-Performance Energy-Efficient Microprocessor Design, Springer, 171--187.\n", "Sriram Narayanan , Girish Vishnu Varatkar , Douglas L. Jones , Naresh R. Shanbhag, Computation as estimation: a general framework for robustness and energy efficiency in SoCs, IEEE Transactions on Signal Processing, v.58 n.8, p.4416-4421, August 2010[doi>10.1109/TSP.2010.2049567]\n", "Michael Nicolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.86, April 26-30, 1999\n", "E. J. Nowak, Maintaining the benefits of CMOS scaling when scaling bogs down, IBM Journal of Research and Development, v.46 n.2-3, p.169-180, March 2002[doi>10.1147/rd.462.0169]\n", "K. V. Palem. 2003. Proceedings of International Symposium on Verification (Theory and Practice). 524.\n", "H. Vincent Poor, An introduction to signal detection and estimation (2nd ed.), Springer-Verlag New York, Inc., New York, NY, 1994\n", "Jan Rabaey, Low Power Design Essentials, Springer Publishing Company, Incorporated, 2009\n", "K.-U. Stein. 1977. Noise-induced error rate as a limiting factor for energy per operation in digital ICs. IEEE J. Solid-State Circuits 12, 5, 527--530.\n", "Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]\n"], "doi": "doi>10.1145/2564925", "ref_links": {}, "abstract": "Numerous computing applications can tolerate low error rates. In such applications, inexact approaches provide the ability to achieve significantly lower power. This work demonstrates the power-error trade-offs that can be achieved. Using probabilistic modeling in sub-50-nm silicon transistor technology, the relationship between statistical uncertainties and errors are elucidated for different configurations and topologies and the trade-offs quantified. Gate-level implementation of the probabilistic CMOS logic is validated by circuit simulations of a commercial 45-nm SOI CMOS process technology. Using a practical ALU architecture where voltages can be scaled from most significant to least significant bit blocks as an example, the potential benefits of this technique are shown. A calculation error of 10\u22126, an error rate quite tolerable for many computational tasks, is shown to be possible with a total power reduction of more than 40&percnt;.", "authors": [{"name": "jaeyoon kim", "link": "http://dl.acm.org/author_page.cfm?id=87358724257"}, {"name": "sandip tiwari", "link": "http://dl.acm.org/author_page.cfm?id=81100398771"}], "title": "Inexact computing using probabilistic circuits: Ultra low-power digital processing", "citations": [], "Metrics": {"Downloads (12 months)": "61\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "175\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "cornell university ithaca ny", "city": null, "Name": "jaeyoon kim"}, {"country": null, "university": null, "affiliation_string": "cornell university ithaca ny", "city": null, "Name": "sandip tiwari"}]}, "Article No.: 17": {"references": ["D. Bol, J.-D. Legat, J. Quintana, and M. Avedillo. 2006. Monostable-bistable transition logic elements: Threshold logic vs. Boolean logic comparison. In Proceedings of the 13th IEEE International Conference on Electronics, Circuits and Systems. 1049--1052.\n", "Alessandro Cilardo, Exploring the Potential of Threshold Logic for Cryptography-Related Operations, IEEE Transactions on Computers, v.60 n.4, p.452-462, April 2011[doi>10.1109/TC.2010.116]\n", "Manoj Kumar Goparaju , Ashok Kumar Palaniswamy , Spyros Tragoudas, A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate Networks, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.176-183, October 01-03, 2008[doi>10.1109/DFT.2008.44]\n", "Manoj Kumar Goparaju , Spyros Tragoudas, A Fault Tolerant Design Methodology for Threshold Logic Gates and Its Optimizations, Proceedings of the 8th International Symposium on Quality Electronic Design, p.420-425, March 26-28, 2007[doi>10.1109/ISQED.2007.12]\n", "Tejaswi Gowda , Sarma Vrudhula, Decomposition based approach for synthesis of multi-level threshold logic circuits, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "T. Gowda , S. Vrudhula , N. Kulkarni , K. Berezowski, Identification of Threshold Functions and Synthesis of Threshold Networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.665-677, May 2011[doi>10.1109/TCAD.2010.2100232]\n", "P. Gupta , N. K. Jha, An algorithm for nanopipelining of RTD-based circuits and architectures, IEEE Transactions on Nanotechnology, v.4 n.2, p.159-167, March 2005[doi>10.1109/TNANO.2004.842069]\n", "Xiaobo Hu , S. C. Bass , R. G. Harber, Minimizing the number of delay buffers in the synchronization of pipelined systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.12, p.1441-1449, November 2006[doi>10.1109/43.331401]\n", "H.-Y. Huang and T.-N. Wang. 2000. CMOS capacitor coupling logic (c3l) circuits. In Proceedings of the 2nd IEEE Asia Pacific Conference on ASICs. 33--36.\n", "K. Kotani, T. Shibata, M. Imai, and T. Ohmi. 1995. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment. In Proceedings of the IEEE International Solid-State Circuits Conference. 320--321, 388.\n", "K. Kotani, T. Shibata, M. Imai, and T. Ohmi. 1998. Clock-controlled neuron-MOS logic gates. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. 45, 4, 518--522.\n", "Shin-ichi Minato , Giovanni De Micheli, Finding all simple disjunctive decompositions using irredundant sum-of-products forms, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.111-117, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288586]\n", "S. Muroga. 1972. Threshold Logic and Its Applications, John Wiley & Sons.\n", "S. Muroga , T. Tsuboi , C. R. Baugh, Enumeration of Threshold Functions of Eight Variables, IEEE Transactions on Computers, v.19 n.9, p.818-825, September 1970[doi>10.1109/T-C.1970.223046]\n", "Christian Pacha , Christian Burwick , Peter Gl\u00f6sek\u00f6tter , Karl F. Goser , Uwe Auer , Andreas Brennemann , Werner Prost , Franz-J. Tegude, Threshold logic circuit design of parallel adders using resonant tunneling devices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.5, p.558-572, Oct., 2000[doi>10.1109/92.894161]\n", "Ashok Kumar Palaniswamy , Spyros Tragoudas, An efficient heuristic to identify threshold logic functions, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-17, August 2012[doi>10.1145/2287696.2287702]\n", "Ashok kumar Palaniswamy , Manoj kumar Goparaju , Spyros Tragoudas, Scalable identification of threshold logic functions, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785545]\n", "L. Pierce. 2011. Nanopipelined threshold synthesis using gate replication. M.S. thesis, Southern Illinois University, Carbondale.\n", "J. Quintana and M. Avedillo. 2008. Analysis of the critical rise time in mobile-based circuits. In Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS). 938--941.\n", "Rajmohan Rajaraman , D. F. Wong, Optimal clustering for delay minimization, Proceedings of the 30th international Design Automation Conference, p.309-314, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164907]\n", "J. Subirats, J. Jerez, and L. Franco. 2008. A new decomposition algorithm for threshold synthesis and generalization of Boolean functions. IEEE Trans. Circuits Syst. I, Reg. Papers 55, 10, 3188--3196.\n", "Sureshchander, An Algorithm for Testing Asummability of Boolean Functions, IEEE Transactions on Computers, v.23 n.2, p.188-191, February 1974[doi>10.1109/T-C.1974.223885]\n", "L.-T. Wang, Y.-W. Chang, and K. T. Cheng, Eds. 2009. Electronic Design Automation: Synthesis, Verification, and Test. Morgan Kaufmann.\n", "Rui Zhang , P. Gupta , Lin Zhong , N. K. Jha, Threshold network synthesis and optimization and its application to nanotechnologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.1, p.107-118, November 2006[doi>10.1109/TCAD.2004.839468(410) 24]\n"], "doi": "doi>10.1145/2564924", "ref_links": {}, "abstract": "Threshold logic gates allow for complex multiinput functions to be implemented using a single gate thereby reducing the power and area of a circuit. Clocked threshold gates are nanopipelined to increase network throughput. It is shown that synthesis methods that do not consider the synchronization of the nanopipeline can produce an enormous amount of buffers. The proposed algorithm synthesizes a Boolean network into a nanopipelined threshold logic network by minimizing not only the number of combinational clusters but also the associated buffer insertion overhead.", "authors": [{"name": "luke pierce", "link": "http://dl.acm.org/author_page.cfm?id=81501641700"}, {"name": "spyros tragoudas", "link": "http://dl.acm.org/author_page.cfm?id=81453647184"}], "title": "Nanopipelined threshold network synthesis", "citations": [], "Metrics": {"Downloads (12 months)": "27\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "99\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "southern illinois university carbondale", "city": null, "Name": "luke pierce"}, {"country": null, "university": null, "affiliation_string": "southern illinois university carbondale", "city": null, "Name": "spyros tragoudas"}]}}, "date": {"month": "February", "year": "2014"}}}, "Volume3": {"Issue4": {"articles": {"Article No.: 3": {"references": ["Amlani, I., Orlov, A. O., Toth, G., Lent, C. S., Bernstein, G. H., and Snider, G. L. 1999. Digital logic gate using quantum-dot cellular automat. Science 284 (5412), 289--291.\n", "Dominic A. Antonelli , Danny Z. Chen , Timothy J. Dysart , Xiaobo S. Hu , Andrew B. Kahng , Peter M. Kogge , Richard C. Murphy , Michael T. Niemier, Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996671]\n", "Bennett, C. H. 1973. Logic reversibility of computation. IBM J. Res. Dev. 17, 525--532.\n", "Charles H. Bennett, Notes on the history of reversible computation, IBM Journal of Research and Development, v.44 n.1-2, p.270-277, January 2000[doi>10.1147/rd.441.0270]\n", "Compano, R., Molenkamp, L., and Paul, D. J. 2003. Technology roadmap for nanoelectronics. European Commission IST Programme, Future and Emerging Technologies. www.itrs.net/Links/2003ITRS/LinkedFiles/ERD/NanoeletronicsRdmp.pdf\n", "Dimitrov, V. S., Jullien, G. A., and Walus, K. 2002. Quantum-dot cellular automata carry-look-ahead adder and barrel shifter. In Proceedings of the IEEE Emerging Telecommunications Technologies Conference. 2/1--2/4.\n", "Fermi, E. 1956. Thermodynamics. Dover Publications Inc., New York, NY.\n", "Fredkin, E. and Toffoli, T. 1982. Conservative logic. Int. J.Theor. Phys. 21, 219--253.\n", "Frost, S. E., Rodrigues, A. F., Janiszewski, A. W., Rausch, R. T. and Kogge, P. M. 2002. Memory in motion: A study of storage structures in QCA. In Proceedings of the Workshop on Non-Silicon Computation.\n", "Wenchuang Hu , K. Sarveswaran , M. Lieberman , G. H. Bernstein, High-resolution electron beam lithography and DNA nano-patterning for molecular QCA, IEEE Transactions on Nanotechnology, v.4 n.3, p.312-316, May 2005[doi>10.1109/TNANO.2005.847034]\n", "Huang, J., Ma, X., and Lombardi, F. 2006. Energy analysis of QCA circuits for reversible computing. In Proceedings of the 6th IEEE Conference on Nanotechnology (NANO) 1, 39--42.\n", "Huang, J., Momenzadeh, M. Schiano, L., and Lombardi, F. 2005. Simulation-based design of modular QCA circuits. In Proceedings of the 5th IEEE Conference on Nanotechnology 2, 533--536.\n", "J. Huang , M. Momenzadeh , L. Schiano , M. Ottavi , F. Lombardi, Tile-based QCA design using majority-like logic primitives, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.3, p.163-185, October 2005[doi>10.1145/1116696.1116697]\n", "M. Momenzadeh , Jing Huang , M. B. Tahoori , F. Lombardi, On the evaluation of scaling of QCA devices in the presence of defects at manufacturing, IEEE Transactions on Nanotechnology, v.4 n.6, p.740-743, November 2005[doi>10.1109/TNANO.2005.858611]\n", "Landauer, R. 1961. Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5, 183--191.\n", "Lent, C. S., Liu, M., and Lu, Y. 2006. Bennett clocking of quantum-dot cellular automata and the limits to binary logic scaling. Nanotech. 17, 16, 4240--4251.\n", "Lent, C. S. and Tougaw, P. D. 1997. A device architecture for computing with quantum dots. In Proceedings of the IEEE 85, 4, 541--557.\n", "Lent, C. S., Tougaw, P. D., and Porod, W. 1994. Quantum cellular automata: the physics of computing with arrays of quantum dot molecules. In Proceedings of the Workshop on Physics and Computing, 5--13.\n", "X. Ma , J. Huang , C. Metra , F. Lombardi, Testing Reversible 1D Arrays for Molecular QCA, Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems, p.71-79, October 04-06, 2006[doi>10.1109/DFT.2006.63]\n", "Niemier, M. T. and Kogge, P. M. 1999. Logic-in-wire: using quantum dots to implement a microprocessor. In Proceedings of the International Conference on Electronics, Circuits, and Systems (ICECS) 3, 1211--1215.\n", "Niemier, M. T. and Kogge, P. M. 2001. Problems in designing with QCAs: layout&equals;timing. Int. J. Circ. Theory Appl. 29, 1, 49--62.\n", "Michael T. Niemier , Michael J. Kontz , Peter M. Kogge, A design of and design tools for a novel quantum dot based microprocessor, Proceedings of the 37th Annual Design Automation Conference, p.227-232, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337398]\n", "Niemier, M. T., Rodrigues, A. F., and Kogge, P. M. 2002. A potentially implementable FPGA for quantum dot cellular automata. In Proceedings of the 1st Workshop on Non-Silicon Computation (NSC-1). Held in Conjunction with the 8th International Symposium on High Performance Computer Architecture (HPCA).\n", "Mariam Momenzadeh , Marco Ottavi , Fabrizio Lombardi, Modeling QCA Defects at Molecular-level in Combinational Circuits, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.208-216, October 03-05, 2005[doi>10.1109/DFTVS.2005.46]\n", "Smith, C. G. 1999. Computation without current. Science 284, 2, 274.\n", "M. B. Tahoori , Jing Huang , M. Momenzadeh , F. Lombardi, Testing of quantum cellular automata, IEEE Transactions on Nanotechnology, v.3 n.4, p.432-442, December 2004[doi>10.1109/TNANO.2004.834169]\n", "Tang, R., Zhang, F., and Kim, Y. B. 2005. QCA-based nano circuits design. In Proceedings of the IEEE International Symposium on Circuits and Systems. Kobe, Japan, 2527--2530.\n", "Rui Tang , Fengming Zhang , Yong-Bin Kim, Quantum-dot cellular automata SPICE macro model, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057688]\n", "Timler, J. and Lent, C. S. 2003. Maxwell's demon and quantum-dot cellular automata. J. Appl. Phys. 94, 2 1050--1060.\n", "Toffoli, T. 1980. Reversible computing. Tech. Rep. MITLCSTM151, MIT Laboratory for Computer Science.\n", "Toth, G. 2000. Correlation and coherence in quantum-dot cellular automata. Ph.D. Thesis, University of Notre Dame.\n", "Tougaw, P. D. and Lent, C. S. 1994. Logical devices implemented using quantum cellular automata. J. Appl. Phys. 75, 3, 1818--1825.\n", "Tougaw, P. D. and Lent, C. S. 1996. Dynamic behavior of quantum cellular automata. J. Appl. Phys. 80, 15, 4722--4736.\n", "Walus, K., Budiman, R. A., and Jullien, G. A. 2002. Effects of morphological variations of self-assembled nanostructures on quantum-dot cellular automata (QCA) circuits. Frontiers of Integration, An International Workshop on Integrating Nanotechnologies.\n", "Walus, K., Dysart, T., Jullien, G. A., and Budiman, R. A. 2003. QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata. In Proceedings of the 2nd International Workshop on Quantum Dots for Quantum Computing and Classical Size Effect Circuits. Notre Dame, IN.\n", "K. Walus , T. J. Dysart , G. A. Jullien , R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, v.3 n.1, p.26-31, March 2004[doi>10.1109/TNANO.2003.820815]\n", "Walus, K., Vetteth, A., Jullien, G. A. and Dimitrov, V. S. 2003. RAM design using quantum-dot cellular automata. In Proceedings of the Nanotechnology Conference. 2, 160--163.\n"], "doi": "doi>10.1145/1324177.1324180", "ref_links": {}, "abstract": "Quantum-dot Cellular Automata is an emerging technology that offers significant improvements over CMOS. Recently QCA has been advocated as a technology for implementing reversible computing. However, existing tools for QCA design and evaluation have limited capabilities. This paper presents a new mechanical-based model for computing in QCA. By avoiding a full quantum-thermodynamical calculation, it offers a classical view of the principles of QCA operation and can be used in evaluating energy dissipation for reversible computing. The proposed model is mechanically based and is applicable to six-dot (neutrally charged) QCA cells for molecular implementation. The mechanical model consists of a sleeve of changing shape; four electrically charged balls are connected by a stick that rotates around an axle in the sleeve. The sleeve acts as a clocking unit, while the angular position of the stick within the changing shape of the sleeve, identifies the phase for quasi-adiabatic switching. A thermodynamic analysis of the proposed model is presented. The behaviors of various QCA basic devices and circuits are analyzed using the proposed model. It is shown that the proposed model is capable of evaluating the energy consumption for reversible computing at device and circuit levels for molecular QCA implementation. As applicable to QCA, two clocking schemes are also analyzed for energy dissipation and performance (in terms of number of clocking zones).", "authors": [{"name": "xiaojun ma", "link": "http://dl.acm.org/author_page.cfm?id=81319497004"}, {"name": "jing huang", "link": "http://dl.acm.org/author_page.cfm?id=81330492882"}, {"name": "fabrizio lombardi", "link": "http://dl.acm.org/author_page.cfm?id=81339514522"}], "title": "A model for computing and energy dissipation of molecular QCA devices and circuits", "citations": [{"Name": "Bibhash Sen ", "Country": null, "Affiliation": null}, {"Name": "Manojit Dutta ", "Country": null, "Affiliation": null}, {"Name": "Samik Some ", "Country": null, "Affiliation": null}, {"Name": "Biplab K. Sikdar", "Country": null, "Affiliation": null}, {"Name": "Roshan P. James ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "635\n", "Citation Count": "5\n"}, "affiliation_data": [{"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston", "city": "shenyang", "Name": "xiaojun ma"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston", "city": "shenyang", "Name": "jing huang"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston", "city": "shenyang", "Name": "fabrizio lombardi"}]}, "Article No.: 1": {"references": ["Emile Aarts , Jan Korst, Simulated annealing and Boltzmann machines: a stochastic approach to combinatorial optimization and neural computing, John Wiley & Sons, Inc., New York, NY, 1989\n", "Advanced Liquid Logic, Inc. www.liquid-logic.com.\n", "Brian A. A. Antao , Arthur J. Brodersen, Techniques for Synthesis of Analog Integrated Circuits, IEEE Design & Test, v.9 n.1, p.8-18, January 1992[doi>10.1109/54.124513]\n", "Bean, J. C. 1994. Genetics and random keys for sequencing and optimization. ORSA J. Comput. 6, 154--160.\n", "Berkelaar, M. lpsolve. Eindhoven University of Technology, Eindhoven, Netherlands. ftp://ftp.ics.ele.tue.nl/pub/lp_solve.\n", "B\u00f6hringer, K. F. 2004. Towards optimal strategies for moving droplets in digital microfluidic systems. In Proceedings of the IEEE International Conference on Robotics and Automation. 1468--1474.\n", "Burns, M. A., Johnson, B. N., Brahmasandra, S. N., and Handique, K. 1998. An integrated nanoliter DNA analysis device. Science 282, 484--487.\n", "Raul Camposano, Behavioral synthesis, Proceedings of the 33rd annual Design Automation Conference, p.33-34, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240524]\n", "Cho, S. K., Fan, S. K., Moon, H., and Kim, C. J. 2002. Toward digital microfluidic circuits: Creating, transporting, cutting and merging liquid droplets by electrowetting-based actuation. In Proceedings of the IEEE Conference on Micro-Electro-Mechanical Systems. 32--52.\n", "CoventorWare. Micro-electro-mechanical systems. http://www.coventor.com.\n", "S. K. De , N. R. Aluru, Physical And Reduced-Order Dynamic Analysis of MEMS, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.270, November 09-13, 2003[doi>10.1109/ICCAD.2003.114]\n", "Jie Ding , K. Chakrabarty , R. B. Fair, Scheduling of microfluidic operations for reconfigurable two-dimensional electrowetting arrays, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.12, p.1463-1468, November 2006[doi>10.1109/43.969439]\n", "Richard B. Fair , Andrey Khlystov , Tina D. Tailor , Vladislav Ivanov , Randall D. Evans , Vijay Srinivasan , Vamsee K. Pamula , Michael G. Pollack , Peter B. Griffin , Jack Zhou, Chemical and Biological Applications of Digital-Microfluidic Devices, IEEE Design & Test, v.24 n.1, p.10-24, January 2007[doi>10.1109/MDT.2007.8]\n", "Fair, R. B., Khlystov, A., Srinivasan, V., Pamula, V. K., and Weaver, K. N. 2004. Integrated chemical/biochemical sample collection, pre-concentration, and analysis on a digital microfluidic lab-on-a-chip platform. In Proceedings of the SPIE Lab-on-a-Chip: Platforms, Devices, and Applications. L. A. Smith and D. Sobek, Eds. 5591, 113--124.\n", "Fair, R. B., Srinivasan, V., Paik, P., Ren, H., and Pamula, V. K. 2003. Electrowetting-based on-chip sample processing for integrated microfluidics. In Proceedings of the IEEE International Electronic Devices Meeting (IEDM). 32.5.1--32.5.4.\n", "Fedder, G. K. and Q. Jing, Q. 1999. A hierarchical circuit-level design methodology for microelectromechinal system. IEEE Trans. Circ. Syst. II. 46, 1309--1315.\n", "Gallardo, B. S., Gupta, V. K., Eagerton, F. D., Jong, L. I., Craig, V. S., Shah, R. R., and Abbott, N. L. 1999. Electrochemical principles for active control of liquids on submillimeter scales. Science 283, 57--60.\n", "Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979\n", "Griffith, E. and Akella, S. 2004. Coordinating multiple droplets in planar array digital microfluidics systems. In Proceedings of the Workshop on the Algorithmic Foundations of Robotics.\n", "Hull, H. F., Danila, R., and Ehresmann, K. 2003. Smallpox and bioterrorism: Public-health responses. J. Lab. Clin. Medicine 142, 221--228.\n", "Ichimura, K., Oh, S., and Nakagawa, M. 2000. Light-driven motion of liquids on a photoresponsive surface. Science 288, 1624--1626.\n", "International Technology Roadmap for Semiconductors (ITRS). http://public.itrs.net/Files/2003ITRS/Home2003.htm.\n", "Jones, T. B., Gunji, M., Washizu, M., and Feldman, M. J. 2001. Dielectrophoretic liquid actuation and nanodroplet formation. J. Appl. Phys. 89, 1441--1448.\n", "Andrew B. Kahng , Ion Mandoiu , Sherief Reda , Xu Xu , Alex Z. Zelikovsky, Evaluation of Placement Techniques for DNA Probe Array Layout, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.262, November 09-13, 2003[doi>10.1109/ICCAD.2003.65]\n", "Yu-Kwong Kwok , Ishfaq Ahmad, Static scheduling algorithms for allocating directed task graphs to multiprocessors, ACM Computing Surveys (CSUR), v.31 n.4, p.406-471, Dec. 1999[doi>10.1145/344588.344618]\n", "Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994\n", "Mukherjee, T. and Fedder, G. K. 1998. Design methodology for mixed-domain systems-on-a-chip {MEMS design}. In Proceedings of the IEEE Conference on VLSI System Level Design. 96--101.\n", "Paik, P., Pamula, V. K., and Fair, R. B. 2003. Rapid droplet mixers for digital microfluidic systems. Lab on a Chip 3, 253--259.\n", "Pamula, K., Srinivasan, V., Chakrapani, H., Fair, R. B., and Toone, E. J. 2005. A droplet-based lab-on-a-chip for colorimetric detection of nitroaromatic explosives. In Proceedings of the IEEE Conference on Micro-Electro-Mechanical Systems. 722--725.\n", "A. J. Pfeiffer , T. Mukherjee , S. Hauan, Simultaneous design and placement of multiplexed chemical processing systems on microchips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.229-236, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382577]\n", "Pollack, M. G. 2001. Electrowetting-based microactuation of droplets for digital microfluidics. Ph.D. thesis, Duke University.\n", "Pollack, M. G., Fair, R. B., and Shenderov, A. D. 2000. Electrowetting-based actuation of liquid droplets for microfluidic applications. Appl. Phys. Lett. 77, 1725--1726.\n", "Pollack, M. G., Shenderov, A. D., and Fair, R. B. 2002. Electrowetting-based actuation of droplets for integrated microfluidics. Lab on a Chip 2, 96--101.\n", "Ren, H. and Fair, R. B. 2002. Micro/nano liter droplet formation and dispensing by capacitance metering and electrowetting actuation. Technical Digest of IEEE-NANO, 36--38.\n", "Andrew J. Ricketts , Kevin Irick , N. Vijaykrishnan , Mary Jane Irwin, Priority scheduling in digital microfluidics-based biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Sammarco, T. S. and Burns, M. A. 1999. Thermocapillary pumping of discrete droplets in microfabricated analysis devices. Amer. Inst. Chem. Engin. J. 45, 350--366.\n", "Schulte, T. H., Bardell, R. L., and Weigl, B. H. 2002. Microfluidic technologies in clinical diagnostics. Clinica Chimica Acta 321, 1--10.\n", "Senturia, S. 1987. Microfabricated structures for the measurement of mechanical properties and adhesion of thin films. In Proceedings of the International Conference on Sold-State Sensors and Actuators (Transducers). 11--16.\n", "Shapiro, H., Moon, H., Garrell, R., and Kim, C. J. 2003. Modeling of electrowetted surface tension for addressable microfluidic systems: dominant physical effects, material dependences, and limiting phenomena. In Proceedings of the IEEE Conference on Micro-Electro-Mechanical Systems. 201--205.\n", "Silicon Biosystems. What is DEPArray<sup>TM</sup>&quest; http://www.siliconbiosystems.com/technology/DEPArray.htm.\n", "Spears, W. M. and Dejong, K. A. 1991. On the virtues of parameterized uniform crossover. In Proceedings of the International Conference on Genetic Algorithms. 230--236.\n", "M. Srinivas , Lalit M. Patnaik, Genetic algorithms: A Survey, Computer, v.27 n.6, p.17-26, June 1994[doi>10.1109/2.294849]\n", "Srinivasan, V., Pamula, V. K., and Fair, R. B. 2004. An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids. Lab on a Chip, 310--315.\n", "Srinivasan, V., Pamula, V. K., Paik, P., and Fair, R. B. 2004. Protein stamping for MALDI mass spectrometry using an electrowetting-based microfluidic platform. In Proceedings of the SPIE. 5591, 26--32.\n", "Srinivasan, V., Pamula, V. K., Pollack, M. G., and Fair, R. B. 2003. Clinical diagnostics on human whole blood, plasma, serum, urine, saliva, sweat, and tears on a digital microfluidic platform. In Proceedings of the International Conference on Micro Total Analysis Systems. 1287--1290.\n", "Fei Su , Krishnendu Chakrabarty, Module placement for fault-tolerant microfluidics-based biochips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.682-710, July 2006[doi>10.1145/1142980.1142987]\n", "F. Su , K. Chakrabarty , R. B. Fair, Microfluidics-Based Biochips: Technology Issues, Implementation Platforms, and Design-Automation Challenges, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.211-223, February 2006[doi>10.1109/TCAD.2005.855956]\n", "Fei Su , William Hwang , Krishnendu Chakrabarty, Droplet routing in the synthesis of digital microfluidic biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Fei Su , Krishnendu Chakrabarty, Concurrent Testing of Droplet-Based Microfluidic Systems for Multiplexed Biomedical Assays, Proceedings of the International Test Conference on International Test Conference, p.883-892, October 26-28, 2004\n", "Su, F., Ozev, S., and Chakrabarty, K. 2005. Ensuring the operational health of droplet-based microelectrofluidic biosensor systems. IEEE Sensors 5, 763--773.\n", "Thorsen, T., Maerkl, S., and Quake, S. 2002. Microfluidic large-scale integration. Science 298, 580--584.\n", "van der Woerd, M., Ferree, D., and Pusey, M. 2003. The promise of macromolecular crystallization in microfluidic chips. J. Struct. Biol. 142, 180--187.\n", "Venkatesh, S. and Memish, Z. A. 2003. Bioterrorism: A new challenge for public health. Int. J. Antimicrobial Agents 21, 200--206.\n", "Verpoorte, E. and De Rooij, N. F. 2003. Microfluidics meets MEMS. In Proceedings of the IEEE. 91, 930--953.\n", "Walker, R. A. and Camposano, R. 1991. A Survey of High-Level Synthesis Systems. Kluwer Academic Publishers, Boston, MA.\n", "Washizu, M. 1998. Electrostatic actuation of liquid droplets for microreactor applications. IEEE Trans. Indus. Appl. 34, 732--737.\n", "Zeng, J. and Korsmeyer, F. T. 2004. Principles of droplet electrohydrodynamics for lab-on-a-chip. Lab on a Chip 4, 265--277.\n", "Zhang, T., Chakrabarty, K., and Fair, R. B. 2002. Microelectrofluidic Systems: Modeling and Simulation. CRC Press, Boca Raton, FL.\n", "Zhao, Y. and Cho, S. K. 2006. Microparticle sampling by electrowetting-actuated droplet sweeping. Lab on a Chip 6, 137--144.\n"], "doi": "doi>10.1145/1324177.1324178", "ref_links": {"39": "http://www.siliconbiosystems.com/technology/DEPArray.htm.", "9": "http://www.coventor.com.", "21": "http://public.itrs.net/Files/2003ITRS/Home2003.htm."}, "abstract": "Microfluidic biochips offer a promising platform for massively parallel DNA analysis, automated drug discovery, and real-time biomolecular recognition. Current techniques for full-custom design of droplet-based \u201cdigital\u201d biochips do not scale well for concurrent assays and for next-generation system-on-chip (SOC) designs that are expected to include microfluidic components. We propose a system design methodology that attempts to apply classical high-level synthesis techniques to the design of digital microfluidic biochips. We focus here on the problem of scheduling bioassay functions under resource constraints. We first develop an optimal scheduling strategy based on integer linear programming. However, because the scheduling problem is NP-complete, we also develop two heuristic techniques that scale well for large problem instances. A clinical diagnostic procedure, namely multiplexed in-vitro diagnostics on human physiological fluids, is first used to illustrate and evaluate the proposed method. Next, the synthesis approach is applied to a protein assay, which serves as a more complex bioassay application. The proposed synthesis approach is expected to reduce human effort and design cycle time, and it will facilitate the integration of microfluidic components with microelectronic components in next-generation SOCs.", "authors": [{"name": "fei su", "link": "http://dl.acm.org/author_page.cfm?id=81100108941"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "High-level synthesis of digital microfluidic biochips", "citations": [{"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya ", "Country": null, "Affiliation": null}, {"Name": "Aung K. Soe ", "Country": "canada", "Affiliation": null}, {"Name": "Michael Fielding ", "Country": "canada", "Affiliation": null}, {"Name": "Saeid Nahavandi", "Country": "canada", "Affiliation": null}, {"Name": "Sudip Roy ", "Country": null, "Affiliation": null}, {"Name": "Srijan Kumar ", "Country": null, "Affiliation": null}, {"Name": "Partha P. Chakrabarti ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya ", "Country": null, "Affiliation": null}, {"Name": "Yang Zhao ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Ryan Sturmer ", "Country": null, "Affiliation": null}, {"Name": "Vamsee K. Pamula", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty", "Country": null, "Affiliation": null}, {"Name": "Design automation and test solutions for digital microfluidic biochips", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Richard B. Fair ", "Country": null, "Affiliation": null}, {"Name": "Jun Zeng", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "25\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "969\n", "Citation Count": "17\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "intel corporation folsom ca", "city": null, "Name": "fei su"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}]}, "Article No.: 4": {"references": ["Bennett, C. 1973. Logical reversibility of computation. IBM J. Res. Dev. 17, 525--532.\n", "Alexis De Vos , Yvan Van Rentergem, Reversible computing: from mathematical group theory to electronical circuit experiment, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062270]\n", "Forsberg, E. 2003. Electronic and photonic quantum devices. PhD thesis, Royal Institute of Technology.\n", "Forsberg, E. 2004. Reversible logic based on electron waveguide Y-branch switches. Nanotechn. 15, 4, 298--302.\n", "Erik Forsberg, The electron waveguide y-branch switch: a review and arguments for its use as a base for reversible logic, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062328]\n", "Fredkin, E. and Toffoli, T. 1982. Conservative logic. Int. J. Theoret. Phys. 21, 219--253.\n", "John P. Hayes , Ilia Polian , Bernd Becker, Testing for Missing-Gate Faults in Reversible Circuits, Proceedings of the 13th Asian Test Symposium, p.100-105, November 15-17, 2004[doi>10.1109/ATS.2004.84]\n", "Pawel Kerntopf, A new heuristic algorithm for reversible logic synthesis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996789]\n", "Knill, E., Laflamme, R., and Milburn, G. J. 2001. A scheme for efficient quantum computation with linear optics.Nature, 46--52.\n", "Landauer, R. 1961. Irreversibility and heat generation in the computational process. IBM J. Res. Dev. 5, 183--191.\n", "M. Morris Mano, Computer engineering hardware design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988\n", "Maslov, D. and Dueck, G. W. 2003. Garbage in reversible design of multiple output functions. In Proceedings of 6th International Symposium on Representations and Methodology of Future Computing Technologies. 162--170.\n", "Merkle, R. C. 1993. Two types of mechanical reversible logic. Nanotech. 4, 114--131.\n", "Merkle, R. C. and Drexler, K. 1996. Helical logic. Nanotech. 7, 325--339.\n", "Miller, D. M. 2002. Spectral and two-place decomposition techniques in reversible logic. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems (MWCAS). II493--II496.\n", "D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Palm, T., Thylen, L., Nilsson, O., and Svensson, C. 1993. Quantum interference devices and field-effect transistors: A switch energy comparison. J. Appl. Phys 74, 687--694.\n", "Ketan N. Patel , John P. Hayes , Igor L. Markov, Fault Testing for Reversible Circuits, Proceedings of the 21st IEEE VLSI Test Symposium, p.410, April 27-May 01, 2003\n", "Perkowski, M., Jozwiak, L., Mishchenko, A., Al-Rabadi, A., Coppola, A., Buller, A., Song, X., Khan, M., Yanushkevich, S., Shmerko, V. P., and Chrzanowska-Jeske, M. 2001. A general decomposition for reversible logic. In Proceedings of Reed-Muller Workshop. 119--138.\n", "Picton, P. 1996. Multi-valued sequential logic design using Fredkin gates. Multiple-Val. Logic J. 1, 241--251.\n", "Rice, J. E. 2006. A new look at reversible memory elements. In Proceedings of the IEEE International Symposium on Circuits and Systems.\n", "Schrom, G. 1998. Ultra-low-power CMOS technology. PhD thesis, Technischen Universitat Wien.\n", "Shahin, N. 2005. Testing Reversible Circuits. University of Southern California Press, Los Angeles, CA.\n", "Thapliyal, H. and Srinivas, M. B. 2005. A beginning in the reversible logic synthesis of sequential circuits. In Proceedings of Military and Aerospace Programmable Logic Devices International Conference.\n", "Toffoli, T. 1980. Reversible computing. Tech rep. MIT/LCS/TM-151, MIT Lab for Computer Science.\n", "T. W. Williams , K. P. Parker, Design for Testability A Survey, IEEE Transactions on Computers, v.31 n.1, p.2-15, January 1982[doi>10.1109/TC.1982.1675879]\n", "M. J. Y. Williams , J. B. Angell, Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic, IEEE Transactions on Computers, v.22 n.1, p.46-60, January 1973[doi>10.1109/T-C.1973.223600]\n", "Guowu Yang , Xiaoyu Song , William N. N. Hung , Marek A. Perkowski, Fast synthesis of exact minimal reversible circuits using group theory, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120777]\n", "Zhirnov, V. V., Cavin, R. K., Hutchby, J. A., and Bourianoff, G. I. 2003. Limits to binary logic switch scaling---A Gedanken model. In Proceedings of the IEEE, 1934--1939.\n"], "doi": "doi>10.1145/1324177.1324181", "ref_links": {}, "abstract": "To construct a reversible sequential circuit, reversible sequential elements are required. This work presents novel designs of reversible sequential elements such as the D latch, JK latch, and T latch. Based on these reversible latches, we construct the designs of the corresponding flip-flops. Then we further discuss the physical implementations of our designs based on electron waveguide Y-branch switch technology. Test costs, including test generation and test application, of reversible sequential circuits with these reversible flip-flops are also discussed. Compared with previous work, the implementation cost of our new designs, including the number of gates and the number of garbage outputs, is significantly reduced. The number of gates in our designs is 47.4&percnt; of the designs in previous work on average. The number of garbage outputs in our designs is 25&percnt; of the designs in previous work on average.", "authors": [{"name": "min-lun chuang", "link": "http://dl.acm.org/author_page.cfm?id=81341489190"}, {"name": "chun-yao wang", "link": "http://dl.acm.org/author_page.cfm?id=81414600712"}], "title": "Synthesis of reversible sequential elements", "citations": [], "Metrics": {"Downloads (12 months)": "20\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "628\n", "Citation Count": "4\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "national tsing hua university taiwan roc", "city": null, "Name": "min-lun chuang"}, {"country": null, "university": null, "affiliation_string": "national tsing hua university taiwan roc", "city": null, "Name": "chun-yao wang"}]}, "Article No.: 2": {"references": ["ACM. 2006. Computer architecture news. In Proceedings of the 33rd Annual International Symposium on Computer Architecture.\n", "ARDA. 2004. A Quantum Information Science and Technology Roadmap, v2.0 Ed. ARDA.\n", "Armen, M. A., Au, J. K., Stockton, J. K., Doherty, A. C., and Mabuchi, H. 2002. Adaptive homodyne measurement of optical phase. Phys. Rev. Lett. 89, 133602.\n", "William C. Athas , Charles L. Seitz, Multicomputers: Message-Passing Concurrent Computers, Computer, v.21 n.8, p.9-24, August 1988[doi>10.1109/2.73]\n", "Steven Balensiefer , Lucas Kregor-Stickles , Mark Oskin, An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.186-196, June 04-08, 2005[doi>10.1109/ISCA.2005.10]\n", "Stephane Beauregard, Circuit for Shor's algorithm using 2n+3 qubits, Quantum Information & Computation, v.3 n.2, p.175-185, March 2003\n", "Beckman, D., Chari, A. N., Devabhaktuni, S., and Preskill, J. 1996. Efficient networks for quantum factoring. Phys. Rev. A 54, 1034--1063. http://arXiv.org/quant-ph/9602016.\n", "Bennett, C. H., Brassard, G., Cr\u00e9peau, C., Josza, R., Peres, A., and Wootters, W. 1993. Teleporting an unknown quantum state via dual classical and EPR channels. Phys. Rev. Lett. 70, 1895--1899.\n", "Bouwmeester, D., Pan, J.-W., Mattle, K., Eibl, M., Weinfurter, H., and Zeilinger, A. 1997. Experimental quantum teleportation. Nature 390, 575--579.\n", "Calderbank, A. R. and Shor, P. W. 1996. Good quantum error-correcting codes exist. Phys. Rev. A 54, 1098--1105.\n", "Childress, L., Taylor, J., S\u00f8rensen, A., and Lukin, M. 2005. Fault-tolerant quantum repeaters with minimal physical resources and implementations based on single-photon emitters. Phys. Rev. A 72, 5, 52330.\n", "Cirac, J., Ekert, A., Huelga, S., and Macchiavello, C. 1999. Distributed quantum computation over noisy channels. Phys. Rev. A 59, 4249.\n", "R. Cleve , J. Watrous, Fast parallel circuits for the quantum Fourier transform, Proceedings of the 41st Annual Symposium on Foundations of Computer Science, p.526, November 12-14, 2000\n", "Dean Copsey , Mark Oskin , Tzvetan Metodiev , Frederic T. Chong , Isaac Chuang , John Kubiatowicz, The effect of communication costs in solid-state quantum computing architectures, Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures, June 07-09, 2003, San Diego, California, USA[doi>10.1145/777412.777424]\n", "Cuccaro, S. A., Draper, T. G., Kutin, S. A., and Moulton, D. P. 2004. A new quantum ripple-carry addition circuit. http://arXiv.org/quant-ph/0410184.\n", "William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003\n", "Deutsch, D. and Jozsa, R. 1992. Rapid solution of problems by quantum computation. In Proceedings of the Royal Society London Series A, 439, 553.\n", "DiVincenzo, D. P. 1998. Quantum gates and circuits. In Proceedings of the Royal Society London Series A.\n", "Draper, T. G. 2000. Addition on a quantum computer. http://arXiv.org/quant-ph/0008033.\n", "Thomas G. Draper , Samuel A. Kutin , Eric M. Rains , Krysta M. Svore, A logarithmic-depth quantum carry-lookahead adder, Quantum Information & Computation, v.6 n.4, p.351-369, July 2006\n", "Ercegovac, M. D. and Lang, T. 2004. Digital Arithmetic. Morgan Kaufmann, San Francisco, CA.\n", "Fujisawa, T., Oosterkamp, T. H., van der Wiel, W. G., Broer, B. W., Aguado, R., Tarucha, S., and Kouwenhoven, L. P. 1998. Spontaneous emission spectrum in double quantum dot devices. Science 282, 932--935.\n", "Furusawa, A., S\u00f8rensen, J. L., Braunstein, S. L., Fuchs, C. A., Kimble, H. J., and Polzik, E. S. 1998. Unconditional quantum teleportation. Science 282, 5389, 706--709.\n", "Gossett, P. 1998. Quantum carry-save arithmetic. http://arXiv.org/quant-ph/9808061.\n", "Gottesman, D. and Chuang, I. L. 1999. Demonstrating the viability of universal quantum computation using teleportation and single-qubit operations. Nature 402, 390--393.\n", "Lov K. Grover, A fast quantum mechanical algorithm for database search, Proceedings of the twenty-eighth annual ACM symposium on Theory of computing, p.212-219, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237814.237866]\n", "Grover, L. K. 1997. Quantum telecomputation. http://arXiv.org/quant-ph/9704012.\n", "Gulde, S., Riebe, M., Lancaster, G. P. T., Becher, C., Eschner, J., Haffner, H., Schmidt-Kaler, F., Chuang, I. L., and Blatt, R. 2003. Implementation of the Deutsch-Jozsa algorithm on an ion-trap quantum computer. Nature 421, 48--50.\n", "Jelezko, F., Gaebel, T., Popa, I., Domhan, M., Gruber, A., and Wratchtrup, J. 2004. Observation of coherence oscillation of a single nuclear spin and realization of a two-qubit conditional quantum gate. Phys. Rev. Lett. 93, 130501.\n", "Johansson, J. et al. 2005. Vacuum Rabi oscillations in a macroscopic superconducting qubit LC oscillator system. http://arXiv.org/cond-mat/0510457.\n", "Jozsa, R. and Linden, N. 2003. On the role of entanglement in quantum computational speedup. In Proceedings of the Royal Society London Series A 459, 2011--2032. http://arXiv.org/quant-ph/0201143.\n", "Kielpinski, D., Monroe, C., and Wineland, D. J. 2002. Architecture for a large-scale ion-trap quantum computer. Nature 417, 709--711.\n", "Kim, J. et al. 2003. 1100 \u00d7 1100 port MEMS-based optical crossconnect with 4-dB maximum loss. IEEE Photonics Techn. Lett. 15, 11, 1537--1539.\n", "J. Kim , S. Pau , Z. Ma , H. R. Mclellan , J. V. Gates , A. Kornblit , R. E. Slusher , R. M. Jopson , I. Kang , M. Dinu, System design for large-scale ion trap quantum information processor, Quantum Information & Computation, v.5 n.7, p.515-537, November 2005\n", "Donald E. Knuth, The art of computer programming, volume 2 (3rd ed.): seminumerical algorithms, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997\n", "Lim, Y. L., Barrett, S. D., Beige, A., Kok, P., and Kwek, L. C. 2005. Repeat-Until-Success quantum computing using stationary and flying qubits. http://arXiv.org/quant-ph/0508218.\n", "Love, P. and Boghosian, B. 2006. Type II quantum algorithms. Physica A: Statist. Mechan. Appl. 362, 1, 210--214.\n", "Philippe J. Marchand , Ashok V. Krishnamoorthy , G\u00f6k\u00e7e I. Yayla , Sadik C. Esener , Uzi Efron, Optically augmented 3-D computer: system technology and architecture, Journal of Parallel and Distributed Computing, v.41 n.1, p.20-35, Feb 25 1997[doi>10.1006/jpdc.1996.1282]\n", "Martinis, J. M., Nam, S., Aumentado, J., and Urbina, C. 2002. Rabi oscillations in a large Josephson-junction qubit. Phys. Rev. Lett. 89, 117901.\n", "Matsukevich, D. N. and Kuzmich, A. 2004. Quantum state transfer between matter and light. Science 306, 5696, 663--666.\n", "Mehring, M., Mende, J., and Scherer, W. 2003. Entanglement between and electron and a nuclear spin 1/2. Phys. Rev. Lett. 90, 153001.\n", "Miquel, C., Paz, J., and Perazzo, R. 1996. Factoring in a dissipative quantum computer. Phys. Rev. A 54, 4, 2605--2613.\n", "Munro, W., Nemoto, K., and Spiller, T. 2005. Weak nonlinearities: A new route to optical quantum computation. New J. Physics 7, 137.\n", "Nakamura, Y., Pashkin, Y. A., and Tsai, J. S. 1999. Coherent control of macroscopic quantum states in a single-Cooper-pair box. Nature 398, 786--788.\n", "Nemoto, K. and Munro, W. J. 2004. Nearly deterministic linear optical controlled-NOT gate. Phys. Rev. Lett. 93, 250502.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Oi, D. K. L., Devitt, S. J., and Hollenberg, L. C. L. 2006. Scalable error correction in distributed ion trap computers. Phys. Rev. A 74, 052313.\n", "Mark Oskin , Frederic T. Chong , Isaac L. Chuang , John Kubiatowicz, Building quantum wires: the long and the short of it, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859661]\n", "Shor, P. W. 1994. Algorithms for quantum computation: Discrete logarithms and factoring. In Proceedings of the 35th Symposium on Foundations of Computer Science. IEEE Computer Society Press, Los Alamitos, CA, 124--134.\n", "P. W. Shor, Fault-tolerant quantum computation, Proceedings of the 37th Annual Symposium on Foundations of Computer Science, p.56, October 14-16, 1996\n", "Spiller, T. P., Munro, W. J., Barrett, S. D., and Kok, P. 2005. An introduction to quantum information processing: applications and realisations. Contemp. Phys. 46, 406.\n", "Spiller, T. P., Nemoto, K., Braunstein, S. L., Munro, W. J., van Loock, P., and Milburn, G. J. 2006. Quantum computation by communication. New J. Physics 8, 30.\n", "Steane, A. M. 2003. Overhead and noise threshold of fault-tolerant quantum error correction. Phys. Rev. A 68, 042322.\n", "Steane, A. M. 2004. How to build a 300 bit, 1 Gop quantum computer. http://arxiv.org/abs/quant-ph/0412165.\n", "Steane, A. M. and Lucas, D. M. 2000. Quantum computing with trapped ions, atoms, and light. Fortschritte der Physik. http://arXiv.org/quant-ph/0004053.\n", "Stockton, J., Armen, M., and Mabuchi, H. 2002. Programmable logic devices in experimental quantum optics. J. Opt. Soc. Am. B 19, 3019.\n", "T. Szymanski , H. S. Hinton, Design of a terabit free-space photonic backplane for parallel computing, Proceedings of the Second Workshop on Massively Parallel Processing Using Optical Interconnections, p.16, October 23-24, 1995\n", "Yasuhiro Takahashi , Noboru Kunihiro, A linear-size quantum circuit for addition with no ancillary qubits, Quantum Information & Computation, v.5 n.6, p.440-448, September 2005\n", "Thaker, D. D., Metodi, T., Cross, A., Chuang, I., and Chong, F. T. 2006. CQLA: Matching density to exploitable parallelism in quantum computing. Computer Architecture News. In Proceedings of the 33rd Annual International Symposium on Computer Architecture.\n", "van Loock, P., Ladd, T. D., Sanaka, K., Yamaguchi, F., Nemoto, K., Munro, W. J., and Yamamoto, Y. 2006. Hybrid quantum repeater using bright coherent light. Phys. Rev. Lett. 96, 240501.\n", "Van Meter, R. and Itoh, K. M. 2005. Fast quantum modular exponentiation. Phys. Rev. A 71, 5, 052320.\n", "Rodney Van Meter , Kae Nemoto , W. J. Munro , Kohei M. Itoh, Distributed Arithmetic on a Quantum Multicomputer, Proceedings of the 33rd annual international symposium on Computer Architecture, p.354-365, June 17-21, 2006[doi>10.1109/ISCA.2006.19]\n", "Rod Van Meter , Kae Nemoto , W. Munro, Communication Links for Distributed Quantum Computation, IEEE Transactions on Computers, v.56 n.12, p.1643-1653, December 2007[doi>10.1109/TC.2007.70775]\n", "Rodney Van Meter , Mark Oskin, Architectural implications of quantum computing technologies, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.1, p.31-63, January 2006[doi>10.1145/1126257.1126259]\n", "Van Meter III, R. D. 2006. Architecture of a quantum multicomputer optimized for Shor's factoring algorithm. Ph.D. thesis, Keio University.\n", "Vandersypen, L. M. K., Steffen, M., Breyta, G., Yannoni, C. S., Sherwood, M. H., and Chuang, I. L. 2001. Experimental realization of Shor's quantum factoring algorithm using nuclear magnetic resonance. Nature 414, 883--887.\n", "Vedral, V., Barenco, A., and Ekert, A. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 147--153. http://arXiv.org/quant-ph/9511018.\n", "Wallraff, A., Schuster, D. I., Blais, A., Frunzio, L., Huang, R.-S., Majer, J., Kumar, S., Girvin, S. M., and Schoelkopf, R. J. 2004. Strong coupling of a single photon to a superconducting qubit using circuit quantum electrodynamics. Nature 431, 162--167.\n", "Williams, C. P. and Clearwater, S. H. 1999. Ultimate Zero and One: Computing at the Quantum Frontier. Copernicus Books.\n", "Yepez, J. 2001. Type-II quantum computers. Int. J. Modern Phys. C 12, 9, 1273--1284.\n", "Yimsiriwattana, A. and Lomonaco Jr., S. J. 2004. Distributed quantum computing: A distributed Shor algorithm. http://arxiv.org/quant-ph/0403146.\n", "Zalka, C. 1998. Fast versions of Shor's quantum factoring algorithm. http://arXiv.org/quant-ph/9806084. http://arXiv.org/quant-ph/9806084.\n"], "doi": "doi>10.1145/1324177.1324179", "ref_links": {"14": "http://arXiv.org/quant-ph/0410184.", "66": "http://arXiv.org/quant-ph/9511018.", "6": "http://arXiv.org/quant-ph/9602016.", "26": "http://arXiv.org/quant-ph/9704012.", "70": "http://arxiv.org/quant-ph/0403146.", "53": "http://arxiv.org/abs/quant-ph/0412165.", "18": "http://arXiv.org/quant-ph/0008033.", "30": "http://arXiv.org/quant-ph/0201143.", "54": "http://arXiv.org/quant-ph/0004053.", "29": "http://arXiv.org/cond-mat/0510457.", "35": "http://arXiv.org/quant-ph/0508218.", "23": "http://arXiv.org/quant-ph/9808061.", "71": "http://arXiv.org/quant-ph/9806084."}, "abstract": "We evaluate the performance of quantum arithmetic algorithms run on a distributed quantum computer (a quantum multicomputer). We vary the node capacity and I/O capabilities, and the network topology. The tradeoff of choosing between gates executed remotely, through \u201cteleported gates\u201d on entangled pairs of qubits (telegate), versus exchanging the relevant qubits via quantum teleportation, then executing the algorithm using local gates (teledata), is examined. We show that the teledata approach performs better, and that carry-ripple adders perform well when the teleportation block is decomposed so that the key quantum operations can be parallelized. A node size of only a few logical qubits performs adequately provided that the nodes have two transceiver qubits. A linear network topology performs acceptably for a broad range of system sizes and performance parameters. We therefore recommend pursuing small, high-I/O bandwidth nodes and a simple network. Such a machine will run Shor's algorithm for factoring large numbers efficiently.", "authors": [{"name": "rodney van meter", "link": "http://dl.acm.org/author_page.cfm?id=81332533184"}, {"name": "w j munro", "link": "http://dl.acm.org/author_page.cfm?id=81342505545"}, {"name": "kae nemoto", "link": "http://dl.acm.org/author_page.cfm?id=81314484828"}, {"name": "kohei m itoh", "link": "http://dl.acm.org/author_page.cfm?id=81343495829"}], "title": "Arithmetic on a distributed-memory quantum multicomputer", "citations": [{"Name": "Rodney Meter ", "Country": "japan", "Affiliation": null}, {"Name": "W. J. Munro ", "Country": "japan", "Affiliation": null}, {"Name": "Kae Nemoto", "Country": "japan", "Affiliation": null}, {"Name": "Architecture of a Quantum Multicomputer Implementing Shor's Algorithm", "Country": "japan", "Affiliation": null}, {"Name": "Theory of Quantum Computation", "Country": "japan", "Affiliation": null}, {"Name": "Communication", "Country": "japan", "Affiliation": null}, {"Name": "Rodney Van Meter ", "Country": null, "Affiliation": null}, {"Name": "Thaddeus D. Ladd ", "Country": null, "Affiliation": null}, {"Name": "W. J. Munro ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "24\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "707\n", "Citation Count": "8\n"}, "affiliation_data": [{"country": "japan", "university": "keio university", "affiliation_string": "keio university and crest-jst japan", "city": "tokyo", "Name": "rodney van meter"}, {"country": "United Kingdom", "university": null, "affiliation_string": "hewlett-packard laboratories bristol united kingdom", "city": "bristol", "Name": "w j munro"}, {"country": "Japan", "university": null, "affiliation_string": "national institute of informatics tokyo japan", "city": "tokyo", "Name": "kae nemoto"}, {"country": "japan", "university": "keio university", "affiliation_string": "keio university and crest-jst japan", "city": "tokyo", "Name": "kohei m itoh"}]}}, "date": {"month": "January", "year": "2008"}}, "Issue1": {"articles": {"Article No.: 3": {"references": ["Beckman, R., Johnston-Halperin, E., Luo, Y., Green, J. E., and Heath, J. R. 2005. Bridging dimensions: Demultiplexing ultrahigh-density nanowire circuits. Science 310, 465--468.\n", "Chen, Y., Jung, G., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., and Williams, R. S. 2000. Nanoscale molecular-switch crossbar circuits. Nanotechnol. 14, 462--468.\n", "Collier, C. P., Mattersteig, G., Wong, E. W., Luo, Y., Beverly, K., Sampaio, J., Raymo, F. M., Stoddart, J. F., and Heath, J. R. 2000. A &lsqb;2&rsqb;catenane-based solid state electronically reconfigurable switch. Science 289, 1172--1175.\n", "A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Donhauser, Z. J., Mantooth, B. A., Kelly, K. F., Bumm, L. A., Monnell, J. D., Stapleton, J. J., Price, D. W., Rawlett, A. M., Allara, D. L., Tour, J. M., and Weiss, P. S. 2001. Conductance switching in single molecules through conformational changes. Science 292, 5525 (June), 2303--2307.\n", "Duan, X., Huang, Y., and Lieber, C. M. 2002. Nonvolatile memory and programmable logic from molecule-gated nanowires. Nano Lett.\n", "Fan, F.-R. F., Yang, J., Cai, L., Price, D. W., Dirk, S. M., Kosynkin, D. V., Yao, Y., Rawlett, A. M., Tour, J. M., and Bard, A. J. 2002. Charge transport through self-assembled monolayers of compounds of interest in molecular electronics. J. Amer. Chem. Soc. 124, 19, 5550--5560.\n", "Gergel, N., Majumdar, N., Keyvanfar, K., Swami, N., Harriott, L. R., Bean, J. C., Pattanaik, G., Zangari, G., Yao, Y., and Tour, J. M. 2005. Study of room temperature molecular memory observed from a nanowell device. J. Vac. Sci. Technol. A 23, 4 (July), 880--885.\n", "Gergel-Hackett, N., Cabral, M. J., Pernell, T. L., Chen, B., Lu, M., Tour, J. M., Harriott, L. R., and Bean, J. C. Vapor phase deposition of OPE molecules for use in molecular electronic devices. To appear.\n", "Goldhaber-Gordon, D., Montemerlo, M. S., Love, J. C., Opiteck, G. J., and Ellenbogen, J. C. 1997. Overview of nanoelectronic devices. Proceedings of IEEE 85, 4 (April), 521--540.\n", "Kratochvilova, I., Kocirik, M., Zambova, A., Mbindyo, J., Mallouk, T. E., and Mayer, T. S. 2002. Room temperature negative differential resistance in molecular nanowires. J. Mater. Chem. 12, 10, 2927--2930.\n", "Kushmerick, J. G., Whitaker, C. M., Pollack, S. K., Schull, T. L., and Shashidhar, R. 2004. Tuning current rectification across molecular junctions. Nanotechnol. 15, 7 (July), S489--S493.\n", "Lewis, P. A., Inman, C. E., Yao, Y., Tour, J. M., Hutchinson, J. E., and Weiss, P. S. 2004. Mediating stochastic switching of single molecules using chemical functionality. J. Amer. Chem. Soc. 126, 39, 12214--12215.\n", "Li, C., Zhang, D., Liu, X., Han, S., Tang, T., Zhou, C., Fan, W., Koehne, J., Han, J., Meyyappan, M., Rawlett, A. M., Price, D. W., and Tour, J. M. 2003. Fabrication approach for molecular memory arrays. Appl. Phys. Lett. 82, 4 (Jan.), 645--647.\n", "Luo, Y., Collier, C. P., Jeppesen, J. O., Nielson, K. A., Delonno, E., Ho, G., Perkins, J., Tseng, H., Yamamoto, T., Stoddart, J. F., and Heath, J. R. 2002. Two-dimensional molecular electronics circuits. ChemPhysChem 3, 6 (June), 519--525.\n", "Majumdar, N., Gergel, N., Pattanaik, G., Zangari, G., Yao, Y., Tour, J. M., Bean, J. C., and Harriott, L. R. 2006. The electrical behavior of nitro oligo(phenylene ethynylene)s in pure and mixed monolayers. J. Electron. Mater. 35, 1, 140--146.\n", "Majumdar, N., Gergel, N., Routenberg, D., Bean, J. C., Harriott, L. R., Li, B., Pu, L., Yao, Y., and Tour, J. M. 2005. Nanowell device for the electrical characterization of metal-molecule-metal junctions. J. Vac. Sci. Technol. 23, 4 (July), 1417--1421.\n", "Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 2003. Ultrahigh-density nanowire lattices and circuits. Science 300, 112--115.\n", "Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996\n", "Reed, M. A. 1999. Molecular-scale electronics. Proceedings of IEEE 87, 4 (April), 652--658.\n", "Reed, M. A., Chen, J., Rawlett, A. M., Price, D. W., and Tour, J. M. 2001. Molecular random access memory cell. Appl. Phys. Lett. 78, 23 (June), 3735--3737.\n", "Garrett S. Rose , Adam C. Cabe , Nadine Gergel-Hackett , Nabanita Majumdar , Mircea R. Stan , John C. Bean , Lloyd R. Harriott , Yuxing Yao , James M. Tour, Design approaches for hybrid CMOS/molecular memory based on experimental device data, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127912]\n", "Garrett S. Rose , Matthew M. Ziegler , Mircea R. Stan, Large-signal two-terminal device model for nanoelectronic circuit analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1201-1208, November 2004[doi>10.1109/TVLSI.2004.836291]\n", "Mircea R. Stan , Garrett S. Rose , Matthew M. Zielger, Hybrid CMOS/Molecular Electronic Circuits, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.703-708, January 03-07, 2006[doi>10.1109/VLSID.2006.99]\n", "Strukov, D. B. and Likharev, K. K. 2005. Prospects for terabit-scale nanoelectronic memories. Nanotechnol. 16, 1 (Jan.), 137--148.\n", "Zhou, C., Deshpande, M. R., Reed, M. A., Jones II, L., and Tour, J. M. 1997. Nanoscale metal/self-assembled monolayer/metal heterostructures. Appl. Phys. Lett. 71, 5 (Nov.), 611.\n", "Ziegler, M. M. and Stan, M. R. 2002. Design and analysis of crossbar circuits for molecular nanoelectronics. In Proceedings of the IEEE Conference on Nanotechnology. 323--327.\n", "M. M. Ziegler , M. R. Stan, CMOS/nano co-design for crossbar-based molecular electronic systems, IEEE Transactions on Nanotechnology, v.2 n.4, p.217-230, December 2003[doi>10.1109/TNANO.2003.820804]\n"], "doi": "doi>10.1145/1229175.1229178", "ref_links": {}, "abstract": "In recent years, many advances have been made in the development of molecular scale devices. Experimental data shows that these devices have potential for use in both memory and logic. This article describes the challenges faced in building crossbar array-based molecular memory and develops a methodology to optimize molecular scale architectures based on experimental device data taken at room temperature. In particular, issues in reading and writing such as memory using CMOS are discussed, and a solution is introduced for easily reading device conductivity states (typically characterized by very small currents). Additionally, a metric is derived to determine the voltages for writing to the crossbar array. The proposed memory design is also simulated with consideration to device parameter variations. Thus, the results presented here shed light on important design choices to be made at multiple abstraction levels, from devices to architectures. Simulation results, incorporating experimental device data, are presented using Cadence Spectre.", "authors": [{"name": "garrett s rose", "link": "http://dl.acm.org/author_page.cfm?id=81342509307"}, {"name": "yuxing yao", "link": "http://dl.acm.org/author_page.cfm?id=81312484656"}, {"name": "james m tour", "link": "http://dl.acm.org/author_page.cfm?id=81339533152"}, {"name": "adam c cabe", "link": "http://dl.acm.org/author_page.cfm?id=81312482529"}, {"name": "nadine gergel-hackett", "link": "http://dl.acm.org/author_page.cfm?id=81312483770"}, {"name": "nabanita majumdar", "link": "http://dl.acm.org/author_page.cfm?id=81312485012"}, {"name": "john c bean", "link": "http://dl.acm.org/author_page.cfm?id=81408593127"}, {"name": "lloyd r harriott", "link": "http://dl.acm.org/author_page.cfm?id=81100231784"}, {"name": "mircea r stan", "link": "http://dl.acm.org/author_page.cfm?id=81335497803"}], "title": "Designing CMOS/molecular memories while considering device parameter variations", "citations": [{"Name": "Harika Manem ", "Country": null, "Affiliation": null}, {"Name": "Garrett S. Rose ", "Country": null, "Affiliation": null}, {"Name": "Sangho Shin ", "Country": null, "Affiliation": null}, {"Name": "Kyungmin Kim ", "Country": null, "Affiliation": null}, {"Name": "Sung-Mo Kang", "Country": null, "Affiliation": null}, {"Name": "Data-dependent statistical memory model for passive array of memristive devices", "Country": null, "Affiliation": null}, {"Name": "Renu Kumawat ", "Country": null, "Affiliation": null}, {"Name": "Vineet Sahula ", "Country": null, "Affiliation": null}, {"Name": "Manoj S. Gaur", "Country": null, "Affiliation": null}, {"Name": "Garrett S. Rose ", "Country": null, "Affiliation": null}, {"Name": "H. Manem ", "Country": null, "Affiliation": null}, {"Name": "J. Rajendran ", "Country": null, "Affiliation": null}, {"Name": "G. S. Rose", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "31\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "735\n", "Citation Count": "5\n"}, "affiliation_data": [{"country": "japan", "university": "polytechnic university", "affiliation_string": "polytechnic university brooklyn ny", "city": "sagamihara", "Name": "garrett s rose"}, {"country": null, "university": null, "affiliation_string": "rice university", "city": null, "Name": "yuxing yao"}, {"country": null, "university": null, "affiliation_string": "rice university", "city": null, "Name": "james m tour"}, {"country": null, "university": null, "affiliation_string": "university of virginia", "city": null, "Name": "adam c cabe"}, {"country": null, "university": null, "affiliation_string": "university of virginia", "city": null, "Name": "nadine gergel-hackett"}, {"country": null, "university": null, "affiliation_string": "university of virginia", "city": null, "Name": "nabanita majumdar"}, {"country": null, "university": null, "affiliation_string": "university of virginia", "city": null, "Name": "john c bean"}, {"country": null, "university": null, "affiliation_string": "university of virginia", "city": null, "Name": "lloyd r harriott"}, {"country": null, "university": null, "affiliation_string": "university of virginia", "city": null, "Name": "mircea r stan"}]}, "Article No.: 2": {"references": ["Blair, E. P. 2003. Tools for the design and simulation of clocked molecular quantum-dot cellular automata circuits. Tech. rep., University of Notre Dame, Notre Dame, IN.\n", "Gin, A., Tougaw, P. D., and Williams, S. 1999. An alternative geometry for quantum-dot cellular automata. J. Appl. Phys. 85, 12 (June), 8281--8286.\n", "Pallav Gupta , Niraj K. Jha , Loganathan Lingappan, Test generation for combinational quantum cellular automata (QCA) circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Jing Huang , Mariam Momenzadeh , Mehdi B. Tahoori , Fabrizio Lombardi, Defect Characterization for Scaling of QCA Devices, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.30-38, October 10-13, 2004\n", "Imre, A., Csaba, G., Ji, L., Orlov, A., Bernstein, G. H., and Porod, W. 2006. Majority logic gate for magnetic quantum-dot cellular automata. Science 311, 5758, 205--208.\n", "Jiao, J., Long, G. J., Grandjean, F., Beatty, A. M., and Fehlner, T. P. 2003. Building blocks for the molecular expression of quantum cellular automata. isolation and characterization of a covalently bonded square array of two ferrocenium and two ferrocene complexes. J. Am. Chem. Soc. 125, 25, 7522--7523.\n", "Lent, C. S. 1993. Quantum cellular automata. Nanotechnology 4, 49--57.\n", "Lent, C. S. and Isaksen, B. 2003. Clocked molecular quantum-dot cellular automata. IEEE Trans. Electron Devices 50, 9, 1890--1896.\n", "Lent, C. S., Isaksen, B., and Lieberman, M. 2003. Molecular quantum-dot cellular automata. J. Am. Chem. Soc. 125, 1056--1063.\n", "Lent, C. S. and Tougaw, P. D. 1997. A device architecture for computing with quantum dots. Proceedings of IEEE 85, 4 (April), 541--557.\n", "Lu, Y. and Lent, C. S. 2005. Theoretical study of molecular quantum-dot cellular automata. J. Comput. Elec. 4, 115--118.\n", "Macucci, M., Gattobigio, M., Bonci, L., Iannaccone, G., Prins, F. E., Single, C., Wetekam, G., and Kern, D. P. 2004. A QCA cell in silicon-on-insulator technology: theory and experiment. Superlatt. Microstruct. 34, 3 (Sept.), 205--211.\n", "Mahler, G. and Weberr\u00fcs, V. A. 1998. Quantum Networks: Dynamics of Open Nanostructures. Springer-Verlag, Berlin, Germany.\n", "Orlov, A. O., Kummamuru, R. K., Ramasubramaniam, R., Lent, C. S., Berstein, G. H., and Snider, G. L. 2003. Clocked quantum-dot cellular automata shift register. Surf. Sci. 532--535, 1193--1198.\n", "M. B. Tahoori , Jing Huang , M. Momenzadeh , F. Lombardi, Testing of quantum cellular automata, IEEE Transactions on Nanotechnology, v.3 n.4, p.432-442, December 2004[doi>10.1109/TNANO.2004.834169]\n", "Mehdi Baradaran Tahoori , Mariam Momenzadeh , Jing Huang , Fabrizio Lombardi, Defects and Faults in Quantum Cellular Automata at Nano Scale, Proceedings of the 22nd IEEE VLSI Test Symposium, p.291, April 25-29, 2004\n", "Timler, J. and Lent, C. S. 2002. Power gain and dissipation in quantum-dot cellular automata. J. Appl. Phys. 91, 2 (Jan.), 823--831.\n", "Timler, J. and Lent, C. S. 2003. Maxwell's demon and quantum-dot cellular automata. J. Appl. Phys. 94, 2 (July), 1050--1060.\n", "T\u00f3th, G. 2000. Correlation and coherence in quantum-dot cellular automata. Ph.D. thesis, University of Notre Dame, Notre Dame, IN 46556.\n", "Tougaw, P. D. and Lent, C. S. 1996. Dynamic behavior of quantum cellular automata. J. Appl. Phys. 80, 8 (Oct.), 4722--4735.\n", "Walus, K. and Jullien, G. A. 2006. Design tools for an emerging soc technology: quantum-dot cellular automata. Proceedings of IEEE 94, 6 (June), 1225--1244.\n", "K. Walus , Mazur, G. Schulhof , G. A. Jullien, Simple 4-Bit Processor Based On Quantum-Dot Cellular Automata (QCA), Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, p.288-293, July 23-25, 2005\n", "Walus, K. and Schulhof, G. 2001. QCADesigner Homepage. http://www.qcadesigner.ca/.\n", "Walus, K., Schulhof, G., and Jullien, G. A. 2004. High level exploration of quantum-dot cellular automata (QCA). In Proceedings of IEEE Asilomar Conference on Signals, Systems, and Computers.\n", "Walus, K., Schulhof, G., Zhang, R., Wang, W., and Jullien, G. A. 2004. Circuit design based on majority gates for applications with quantum-dot cellular automata. In Proceedings of IEEE Asilomar Conference on Signals, Systems, and Computers.\n", "Wang, W., Walus, K., and Jullien, G. A. 2003. Quantum-dot cellular automata adders. In Proceedings of IEEE Conference on Nanotechnology.\n"], "doi": "doi>10.1145/1229175.1229177", "ref_links": {"22": "http://www.qcadesigner.ca/."}, "abstract": "We analyze the behavior of quantum-dot cellular automata (QCA) building blocks in the presence of random cell displacements. The QCA cells are modeled using the coherence vector description and simulated using QCADesigner. We evaluate various fundamental circuits: the wire, the inverter, the majority gate, and the two-wire crossing approaches: the coplanar crossover and the multilayer crossover. Our results show that different building blocks have different displacement tolerances. The coplanar crossover and inverter perform the weakest. The wire is the most robust. We have found displacement tolerances to be a function of circuit layout and geometry rather than cell size.", "authors": [{"name": "gabriel schulhof", "link": "http://dl.acm.org/author_page.cfm?id=81327491553"}, {"name": "konrad walus", "link": "http://dl.acm.org/author_page.cfm?id=81327492251"}, {"name": "graham a jullien", "link": "http://dl.acm.org/author_page.cfm?id=81100599255"}], "title": "Simulation of random cell displacements in QCA", "citations": [{"Name": "Arman Roohi ", "Country": null, "Affiliation": null}, {"Name": "Ronald F. DeMara ", "Country": null, "Affiliation": null}, {"Name": "Elverton Fazzion ", "Country": "brazil", "Affiliation": null}, {"Name": "Osvaldo L. H. M. Fonseca ", "Country": "brazil", "Affiliation": null}, {"Name": "Jose Augusto M. Nacif ", "Country": "brazil", "Affiliation": null}, {"Name": "Omar P. Vilela Neto ", "Country": "brazil", "Affiliation": null}, {"Name": "Antonio Otavio Fernandes ", "Country": "brazil", "Affiliation": null}, {"Name": "Douglas S. Silva", "Country": "brazil", "Affiliation": null}, {"Name": "Faizal Karim ", "Country": null, "Affiliation": null}, {"Name": "Marco Ottavi ", "Country": null, "Affiliation": null}, {"Name": "Hamidreza Hashempour ", "Country": null, "Affiliation": null}, {"Name": "Vamsi Vankamamidi ", "Country": null, "Affiliation": null}, {"Name": "Konrad Walus ", "Country": null, "Affiliation": null}, {"Name": "Andr\u00e9 Ivanov ", "Country": null, "Affiliation": null}, {"Name": "Fabrizio Lombardi", "Country": null, "Affiliation": null}, {"Name": "Modeling and Evaluating Errors Due to Random Clock Shifts in Quantum-Dot Cellular Automata Circuits", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "20\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "639\n", "Citation Count": "10\n"}, "affiliation_data": [{"country": "canada", "university": "university of calgary", "affiliation_string": "university of calgary canada", "city": "calgary", "Name": "gabriel schulhof"}, {"country": "canada", "university": "university of british columbia", "affiliation_string": "university of british columbia", "city": "vancouver", "Name": "konrad walus"}, {"country": "canada", "university": "university of calgary", "affiliation_string": "university of calgary", "city": "calgary", "Name": "graham a jullien"}]}, "Article No.: 1": {"references": ["Agostinelli, Y. M., Yeric, G. M., and Tasch, A. F. 1993. Universal MOSFET hole mobility degradation models for circuit simulation. IEEE Trans. Comput.-Aid. Desig. Integrat. Circuits Syst. 12, 3 (March), 439--445.\n", "Bai, P., Auth, C., Balakrishnan, S., Bost, M., Brain, R., Chikarmane, V., Heussner, R., Hussein, M., Hwang, J., Ingerly, D., James, R., Jeong, J., Kenyon, C., Lee, E., Lee, S.-H., Lindert, N., Liu, M., Ma, Z., Marieb, T., Murthy, A., Nagisetty, R., Natarajan, S., Neirynck, J., Ott, A., Parker, C., Sebastian, J., Shaheed, R., Sivakumar, S., Steigerwald, J., Tyagi, S., Weber, C., Woolery, B., Yeoh, A., Zhang, K., and Bohr, M. 2004. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57\u03bcm<sup>2</sup> SRAM cell. In Proceedings of International Electron Devices Meeting. 657--660.\n", "Bohr, M., Ahmed, S. S., Ahmed, S. U., Bost, M., Ghani, T., Greason, J., Hainsey, R., Jan, C., Packan, P., Sivakumar, S., Thompson, S., Tsai, J., and Yang, S. 1996. A high performance 0.25\u03bcm logic technology optimized for 1.8V operation. In Proceedings of International Electron Devices Meeting. 847--850.\n", "Cao, Y., Sato, T., Orshansky, M., Sylvester, D., and Hu, C. 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation. In Proceedings of Custom Integrated Circuits Conference. 201--204.\n", "Chan, V., Rengarajan, R., Rovedo, N., Jin, W., Hook, T., Nguyen, P., Chen, J., Nowak, E., Chen, X.-D., Lea, D., Chakravarti, A., Ku, V., Yang, S., Steegen, A., Baiocco, C., Shafer, P., Ng, H., Huang, S.-F., and Wann, C. 2003. High speed 45nm gate length CMOSFETs integrated into a 90nm bulk technology incorporating strain engineering. In Proceedings of International Electron Devices Meeting. 77--80.\n", "Chang, L., Choi, Y.-K., Ha, D., Ranade, P., Xiong, S., Bokor, J., Hu, C., and King, T.-J. 2003. Extremely scaled silicon nano-CMOS devices. Proceedings of the IEEE 91, 11 (Nov.), 1860--1873.\n", "Fossum, J. G., Chowdhury, M. M., Trivedi, V. P., King, T.-J., Choi, Y.-K., An, J., and Yu, B. 2003. Physical insights on design and modeling of nanoscale FinFETs. In Proceedings of International Electron Devices Meeting. 679--682.\n", "Goto, K., Satoh, S., Ohta, H., Fukuta, S., Yamamoto, T., Mori, T., Tagawa, Y., Sakuma, T., Saiki, T., Shimamune, Y., Katakami, A., Hatada, A., Morioka, H., Hayami, Y., Inagaki, S., Kawamura, K., Kim, Y., Kokura, H., Tamura, N., Horiguchi, N., Kojima, M., Sugii, T., and Hashimoto, K. 2004. Technology booster using strain-enhancing laminated SiN (SELS) for 65nm node HP MPU. In Proceedings of International Electron Devices Meeting. 209--212.\n", "Goto, K., Tagawa, Y., Ohta, H., Morioka, H., Pidin, S., Momiyama, Y., Kokura, H., Inagaki, S., Tamura, N., Hori, M., Mori, T., Kase, M., Hashimoti, K., Kojima, M., and Sugii, T. 2003. High performance 25nm gate CMOSFETs for 65nm node high speed MPUs. In Proceedings of International Electron Devices Meeting. 623--626.\n", "Hargrove, M., Crowder, S., Nowak, E., Logan, R., Han, L. K., Ng, H., Ray, A., Sinitsky, D., Smeys, P., Guarin, F., Oberschmidt, J., Crabbe, E., Yee, D., and Su, L. 1998. High-performance sub-0.08\u03bcm CMOS with dual gate oxide and 9.7ps inverter delay. In Proceedings of International Electron Devices Meeting. 627--630.\n", "Huang, S.-F., Lin, C.-Y., Huang, Y.-S., Schafbauer, T., Eller, M., Cheng, Y.-C., Cheng, S.-M., Sportouch, S., Jin, W., Rovedo, N., Grassmann, A., Huang, Y., Brighten, J., Liu, C. H., Ehrenwall, B., Chen, N., Chen, J., Park, O S., Commons, M., Thomas, A., Lee, M.-T., Rauch, S., Clevenger, L., Kaltalioglu, E., Leung, P., Chen, J., Schiml, T., and Wann, C. 2001. High performance 50nm CMOS devices for microprocessor and embedded processor core applications. In Proceedings of International Electron Devices Meeting. 237--240.\n", "Huang, X., Lee, W.-C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.-K., Asano, K., Subramanian, V., King, T.-J., Bokor, J., and Hu, C. 1999. Sub-50nm FinFET: PFET. In Proceedings of International Electron Devices Meeting. 67--70.\n", "ITRS 2005. The International Technology Roadmap for Semiconductors.\n", "Kedzierski, J., Fried, D.M., Nowak, E.J., Kanarsky, T., Rankin, J.H., Hanafi, H., Natzle, W., Boyd, D., Zhang, Y., Roy, R.A., Newbury, J., Yu, C., Yang, Q., Saunders, P., Willets, C. P., Johnson, A., Cole, S. P., Young, H. E., Carpenter, N., Rakowski, D., Rainey, B. A., Cottrell, P. E., Ieong, M., and Wong, H.-S. P. 2001. High-performance symmetric-gate and CMOS compatible Vt symmetric-gate FinFET devices. In Proceedings of International Electron Devices Meeting. 497--444.\n", "Lin, C.-H., Dunga, M., Balasubramanian, S., Niknejad, A. M., Hu, C., Xi, X., He, J., Chang, L., Williams, R. Q., Ketchen, M. B., Haensch, W. E., and Chan, M. 2005. Compact modeling of FinFETs featuring independent-gate operation mode. In Proceedings of International Symposium on VLSI Technology, Systems, and Applications. 120--121.\n", "Lundstrom, M. 1997. Elementary scattering theory of the Si MOSFET. IEEE Electron Device Letter 18, 7 (July), 361--363.\n", "Luo, Z., Steegen, A., Eller, M., Mann, R., Baiocco, C., Nguyen, P., Kim, L., Hoinkis, M., Ku, V., Klee, V., Jamin, F., Wrschka, P., Shafer, P., Lin, W., Fang, S., Ajmera, A., Tan, W., Park, D., Mo, R., Lian, J., Vietzke, D., Coppock, C., Vayshenker, A., Hook, T., Chan, V., Kim, K., Cowley, A., Kim, S., Kaltalioglu, E., Zhang, B., Marokkey, S., Lin, Y., Lee, K., Zhu, H., Weybright, M., Rengarajan, R., Ku, J., Schiml, T., Sudijono, J., Yang, I., and Wann, C. 2004. High performance and low power transistors integrated in 65nm bulk CMOS technology. In Proceedings of International Electron Devices Meeting. 661--664.\n", "Mehrotra, M., Wu, J., Jain, A., Laaksonen, T., Kim, K., Bather, W., Koshy, R., Chen, J., Jacobs, J., Ukraintsev, V., Olsen, L., DeLoach, J., Mehigan, J., Agarwal, R., Walsh, S., Sekel, D., Tsung, L., Vaidyanathan, M., Trentman, B., Liu, K., Aur, S., Khamankar, R., Nicollian, P., Jiang, Q., Xu, Y., Campbell, B., Tiner, P., Wise, R., Scott, D., and Rodder, M. 2002. 60nm gate length dual-Vt CMOS for high performance applications. In Proceedings of International Symposium on VLSI Technology. 124--125.\n", "Miyama, M., Kamohara, S., Hiraki, M., Onozawa, K., and Kunitomo, H. 2001. Pre-silicon parameter generation methodology using BSIM3 for circuit performance-oriented device optimization. IEEE Trans. Semicond. Manuf. 14, 2, 134--142.\n", "Ohta, H., Kim, Y., Shimamune, Y., Sakuma, T., Hatada, A., Katakami, A., Soeda, T., Kawamura, K., Kokura, H., Morioka, H., Watanabe, T., Oh, J., Hayami, Y., Ogura, J., Tajima, M., Mori, T., Tamura, N., Kojima, M., and Hashimoto, K. 2005. High performance 30nm gate bulk CMOS for 45nm node with \u03a3-shaped SiGe-SD. In Proceedings of International Electron Devices Meeting. 6--0.\n", "Orshansky, M., An, J., Jiang, C., Liu, B., Riccobene, C., and Hu, C. 2001. Efficient generation of pre-silicon MOS model parameters for early circuit design. IEEE J. Solid-State Circuits 36, 1, 156--159.\n", "Rodder, M., Aur, S. and Chen, I.-C. 1995. A scaled 1.8V, 0.18\u03bcm gate length CMOS technology: device design and reliability considerations. In Proceedings of International Electron Devices Meeting. 415--418.\n", "Rodder, M., Hanratty, M., Rogers, D., Laaksonen, T., Hu, J. C., Murtaza, S., Chao, C.-P., Hattangady, S., Aur, S., Amerasekera, A., and Chen, I.-C. 1997. A 0.10\u03bcm gate length CMOS technology with 30\u00c5 gate dielectric for 1.0V--1.5V applications. In Proceedings of International Electron Devices Meeting. 223--226.\n", "Rodder, M., Hattangady, S., Yu, N., Shiau, W., Nicollian, P., Laaksonen, T., Chao, C. P., Mehrotra, M., Lee, C., Murtaza, S., and Aur, S. 1998. A 1.2V, 0.1\u03bcm gate length CMOS technology: Design and process issues. In Proceedings of International Electron Devices Meeting. 623--626.\n", "Rodder, M., Hong, Q. Z., Nandakumar, M., Aur, S., Hu, J. C., and Chen, I.-C. 1996. A sub-0.18\u03bcm gate length CMOS technology for high performance (1.5V) and low power (1.0V). In Proceedings of International Electron Devices Meeting. 563--566.\n", "Sinitsky, D. 1997. Physics of future very large-scale integration (VLSI) MOSFETs. Ph.D. dissertation, University of California, Berkeley, CA.\n", "Su, L., Schulz, R., Adkisson, J., Beyer, K., Biery, G., Cote, W., Crabbe, E., Edelstein, D., Ellis-Monaghan, J., Eld, E., Foster, D., Gehres, R., Goldblatt, R., Greco, N., Guenther, C., Heidenreich, J., Herman, J., Kiesling, D., Lin, L., Lo, S.-H., McKenna, J., Megivern, C., Ng, H., Oberschmidt, J., Ray, A., Rohrer, N., Tallman, K., Wagner, T., and Davari, B. 1998. A high-performance sub-0.25\u03bcm CMOS technology with multiple threshold and copper interconnects. In Proceedings of International Symposium on VLSI Technology. 18--19.\n", "Thompson, S., Alavi, M., Arghavani, R., Brand, A., Bigwood, R., Brandenburg, J., Crew, B., Dubin, V., Hussein, M., Jacob, P., Kenyon, C., Lee, E., Mcintyre, B., Ma, Z., Moon, P., Nguyen, P., Prince, M., Schweinfurth, R., Sivakumar, S., Smith, P., Stettler, M., Tyagi, S., Wei, M., Xu, J., Yang, S., and Bohr, M. 2001. An enhanced 130nm generation logic technology featuring 60nm transistors optimized for high performance and low power at 0.7--1.4 V. In Proceedings of International Electron Devices Meeting. 257--260.\n", "Tyagi, S., Alavi, M., Bigwood, R., Bramblett, T., Brandenburg, J., Chen, W., Crew, B., Hussein, M., Jacob, P., Kenyon, C., Lo, C., McIntyre, B., Ma, Z., Moon, P., Nguyen, P., Rumaner, L., Schweinfurth, R., Sivakumar, S., Stettler, M., Thompson, S., Tufts, B., Xu, J., Yang, S., and Bohr, M. 2000. A 130nm generation logic technology featuring 70nm transistors dual Vt transistors and 6 layers of Cu interconnects. In Proceedings of International Electron Devices Meeting. 567--570.\n", "Vasanth, K., Krick, J., Unnidrishnan, S., Nandakumar, M., Jacobs, J., Ehnis, P., Green, K., Machala, C., and Vrotsos, T. 1999. Predictive BSIM3v3 modeling for the 0.15--0.18\u03bcm CMOS technology node: A process DOE-based approach. In Proceedings of International Electron Devices Meeting. 353--356.\n", "Wan, H., Xi, X., Niknejad, A. M., and Hu, C. 2003. BSIM SOI Manual. The Device Group, University of California, Berkeley, CA.\n", "Wu, C. C., Leung, Y. K., Chang, C. S., Tsai, M. H., Huang, H. T., Lin, D. W., Sheu, Y. M., Hsieh, C. H., Liang, W. J., Han, L. K., Chen, W. M., Chang, S. Z., Wu, S. Y., Lin, S. S., Lin, H. C., Wang, C. H., Wang, P. W., Lee, T. L., Fu, C. Y., Chang, C. W., Chen, S. C., Jang, S. M., Shue, S. L., Lin, H. T., See, Y. C., Mii, Y. J., Diaz, C. H., Lin, B. J., Liang, M. S., and Sun, Y. C. 2002. A 90-nm CMOS device technology with high-speed, general-purpose and low-leakage transistors for system on chip applications. In Proceedings of International Electron Devices Meeting. 65--68.\n", "Xi, X., Dunga, M., He, J., Liu, W., Cao, K., Jin, X., Ou, J. J., Chan, M., Niknejad, A. M., and Hu, C. 2005. BSIM4 Manual. University of California, Berkeley, CA.\n", "Yang, F.-L., Chen, H.-Y., Chan, Y.-L., Yang, K.-N., Chen, C.-J., Tao, H.-J., Choi, Y.-K., Liang, M.-S., and Hu, C. 2002. 35nm CMOS FinFETs. In Proceedings of International Symposium on VLSI Technology. 104--105.\n", "Yeric, G. M., Tasch, A. F., and Banerjee, S. K. 1990. A universal MOSFET mobility degradation model for circuit simulation. IEEE Trans. Comput.-Aid. Desig. Integrat. Circuits Syst. 9, 10 (Oct.), 1123--1126.\n", "Young, K. K., Wu, S. Y., Wu, C. C., Wang, C. H., Lin, C. T., Cheng, J. Y., Chiang, M., Chen, S. H., Lo, T. C., Chen, Y. S., Chen, J. H., Chen, L. J., Hou, S. Y., Law, J. J., Chang, T. E., Hou, C. S., Shih, J., Jeng, S. M., Hsieh, H. C., Ku, Y., Yen, T., Tao, H., Chao, L. C., Shue, S., Jang, S. M., Ong, T. C., Yu, C. H., Liang, M. S., Diaz, C. H., and Sun, J. Y. C. 2000. A 0.13\u03bcm CMOS technology with 193 nm lithography and Cu/low-k for high performance applications. In Proceedings of International Electron Devices Meeting. 563--566.\n", "Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]\n"], "doi": "doi>10.1145/1229175.1229176", "ref_links": {}, "abstract": "A predictive MOSFET model is critical for early circuit design research. In this work, a new generation of Predictive Technology Model (PTM) is developed, covering emerging physical effects and alternative structures, such as the double-gate device (i.e., FinFET). Based on physical models and early stage silicon data, PTM of bulk and double-gate devices are successfully generated from 130nm to 32nm technology nodes, with effective channel length down to 13nm. By tuning only ten primary parameters, PTM can be easily customized to cover a wide range of process uncertainties. The accuracy of PTM predictions is comprehensively verified with published silicon data: the error of the current is below 10&percnt; for both NMOS and PMOS. Furthermore, the new PTM correctly captures process sensitivities in the nanometer regime. PTM is available online at http://www.eas.asu.edu/~ptm.", "authors": [{"name": "wei zhao", "link": "http://dl.acm.org/author_page.cfm?id=81452594888"}, {"name": "yu cao", "link": "http://dl.acm.org/author_page.cfm?id=81406599808"}], "title": "Predictive technology model for nano-CMOS design exploration", "citations": [{"Name": "S. D. Pable ", "Country": null, "Affiliation": null}, {"Name": "Mohd. Ajmal Kafeel ", "Country": null, "Affiliation": null}, {"Name": "A. K. Kureshi ", "Country": null, "Affiliation": null}, {"Name": "John Jose ", "Country": null, "Affiliation": null}, {"Name": "K. V. Mahathi ", "Country": null, "Affiliation": null}, {"Name": "J. Shiva Shankar ", "Country": null, "Affiliation": null}, {"Name": "Madhu Mutyam", "Country": null, "Affiliation": null}, {"Name": "Hao Wang ", "Country": null, "Affiliation": null}, {"Name": "Abhishek A. Sinkar ", "Country": null, "Affiliation": null}, {"Name": "Nam Sung Kim", "Country": null, "Affiliation": null}, {"Name": "John Jose ", "Country": "france", "Affiliation": null}, {"Name": "Bhawna Nayak ", "Country": "france", "Affiliation": null}, {"Name": "Kranthi Kumar ", "Country": "france", "Affiliation": null}, {"Name": "Madhu Mutyam", "Country": "france", "Affiliation": null}, {"Name": "Ramesh Vaddi ", "Country": null, "Affiliation": null}, {"Name": "S. Dasgupta ", "Country": null, "Affiliation": null}, {"Name": "R. P. Agarwal", "Country": null, "Affiliation": null}, {"Name": "John Jose ", "Country": "brazil", "Affiliation": null}, {"Name": "J. Shiva Shankar ", "Country": "brazil", "Affiliation": null}, {"Name": "K. V. Mahathi ", "Country": "brazil", "Affiliation": null}, {"Name": "Damarla Kranthi Kumar ", "Country": "brazil", "Affiliation": null}, {"Name": "Madhu Mutyam", "Country": "brazil", "Affiliation": null}, {"Name": "D. A. Tran ", "Country": null, "Affiliation": null}, {"Name": "A. Virazel ", "Country": null, "Affiliation": null}, {"Name": "A. Bosio ", "Country": null, "Affiliation": null}, {"Name": "L. Dilillo ", "Country": null, "Affiliation": null}, {"Name": "P. Girard ", "Country": null, "Affiliation": null}, {"Name": "S. Pravossoudovich ", "Country": null, "Affiliation": null}, {"Name": "H. ---J. Wunderlich", "Country": null, "Affiliation": null}, {"Name": "A New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems", "Country": null, "Affiliation": null}, {"Name": "Hussam Amrouch ", "Country": null, "Affiliation": null}, {"Name": "Victor M. van Santen ", "Country": null, "Affiliation": null}, {"Name": "Prateek Mishra ", "Country": null, "Affiliation": null}, {"Name": "Anish Muttreja ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Arup Chakraborty ", "Country": null, "Affiliation": null}, {"Name": "Houman Homayoun ", "Country": null, "Affiliation": null}, {"Name": "Amin Khajeh ", "Country": null, "Affiliation": null}, {"Name": "Nikil Dutt ", "Country": null, "Affiliation": null}, {"Name": "Ahmed Eltawil ", "Country": null, "Affiliation": null}, {"Name": "Fadi Kurdahi", "Country": null, "Affiliation": null}, {"Name": "Judit F. Freijedo ", "Country": null, "Affiliation": null}, {"Name": "Jorge Semi\u00e3o ", "Country": null, "Affiliation": null}, {"Name": "Juan J. Rodriguez-Andina ", "Country": null, "Affiliation": null}, {"Name": "Fabian Vargas ", "Country": null, "Affiliation": null}, {"Name": "Isabel C. Teixeira ", "Country": null, "Affiliation": null}, {"Name": "J. Paulo Teixeira", "Country": null, "Affiliation": null}, {"Name": "Modeling the Effect of Process", "Country": null, "Affiliation": null}, {"Name": "Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits", "Country": null, "Affiliation": null}, {"Name": "Arup Chakraborty ", "Country": null, "Affiliation": null}, {"Name": "Houman Homayoun ", "Country": null, "Affiliation": null}, {"Name": "Amin Khajeh ", "Country": null, "Affiliation": null}, {"Name": "Nikil Dutt ", "Country": null, "Affiliation": null}, {"Name": "Ahmed Eltawil ", "Country": null, "Affiliation": null}, {"Name": "Fadi Kurdahi", "Country": null, "Affiliation": null}, {"Name": "M. M. Abutaleb", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "82\n", "Downloads (6 weeks) ": "10\n", "Downloads (cumulative)": "2307\n", "Citation Count": "32\n"}, "affiliation_data": [{"country": "Grenada", "university": null, "affiliation_string": "arizona state university tempe az", "city": "tempe", "Name": "wei zhao"}, {"country": "Grenada", "university": null, "affiliation_string": "arizona state university tempe az", "city": "tempe", "Name": "yu cao"}]}}, "date": {"month": "April", "year": "2007"}}, "Issue3": {"articles": {"Article No.: 11": {"references": [], "doi": "doi>10.1145/1295231.1295232", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}, {"name": "sachin sapatnekar", "link": "http://dl.acm.org/author_page.cfm?id=81100163040"}], "title": "Editorial to special issue DAC 2006", "citations": [], "Metrics": {"Downloads (12 months)": "4\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "240\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "krishnendu chakrabarty"}, {"country": null, "university": null, "affiliation_string": null, "Name": "sachin sapatnekar"}]}, "Article No.: 15": {"references": ["Elias Ahmed , Jonathan Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.3, p.288-298, March 2004[doi>10.1109/TVLSI.2004.824300]\n", "Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999\n", "Chen, Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003. Nanoscale molecular switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 10, 1610--1612.\n", "Chou, S. Y., Krauss, P. R., and Renstrom, P. J. 1996. Imprint lithography with 25-nanometer resolution. Science 272, 85--87.\n", "Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Diameter-controlled synthesis of single crystal silicon nanowires. Appl. Phys. Lett. 78, 15, 2214--2216.\n", "Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano. Lett. 3, 2, 149--152.\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Dekker, C. 1999. Carbon nanotubes as molecular quantum wires. Phys. Today 22--28.\n", "Aman Gayasen , N. Vijaykrishnan , M. J. Irwin, Exploring technology alternatives for nano-scale FPGA interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065820]\n", "Ginger, D. S., Zhang, H., and Mirkin, C. A. 2003. The evolution of dip-pen nanolithography. Angewandte Chemie Int. Edi. 43, 1, 30--45.\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313--1317.\n", "Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Science 291, 630--633.\n", "Kuekes, P. J. and Williams, R. S. 2000. Demultiplexer for a molecular wire crossbar network, U.S. Patent No. 6256767.\n", "Li, S., Yu, Z., and Burke, P. J. 2004. Electrical properties of 0.4cm long single walled carbon nanotubes. Nano Lett. 4, 2003--2007.\n", "McAlpine, M. C., Friedman, R. S., and Lieber, C. M. 2003. Nanoimprint lithography for hybrid plastic electronics. Nano Lett. 3, 443--445.\n", "Morales, A. M. and Lieber, C. M. 1998. A laser ablation method for synthesis of crystalline semiconductor nanowires. Science 279, 208--211.\n", "Nabors, K. and White, J. 1991. FastCap: A multipole accelerated 3d, capacitance extraction program. IEEE Trans. CAD 10, 11, 1447--1459.\n", "Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]\n", "Mohammad Tehranipoor , Reza M. Rad, Fine-grained island style architecture for molecular electronic devices, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117241]\n", "Semiconductor Industry Association. 2005. International technology roadmap for semiconductors (ITRS). http://public.itrs.net/.\n", "Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotechn. Inst. Phys. 15, 881--891.\n", "Strukov, D. B. and Likarev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nano devices. Nanotechn. Inst. Phys. 16, 888--900.\n", "Whang, D., Jin, S., and Lieber, C. M. 2003. Nanolithography using hierarchically assembled nanowire masks. Nano Lett. 3, 7, 951--954.\n"], "doi": "doi>10.1145/1295231.1295236", "ref_links": {"20": "http://public.itrs.net/."}, "abstract": "Advances in fabrication technology of nanoscale devices such as nanowires, carbon nanotubes and molecular switches provide new opportunities for implementing cluster-based FPGAs. Extensive research is needed to evaluate area and performance of FPGAs made from these devices and compare with their CMOS counterparts. In this work, we propose a hybrid FPGA that uses nanoscale clusters with a functionality similar to the clusters of traditional CMOS FPGAs. The proposed cluster is constructed by a crossbar of nanowires and can be configured to implement the required LUTs and intracluster MUXes. A CMOS interface is also proposed to provide configuration and memory elements for the nanoscale cluster. In the proposed architecture, inter-cluster routing remains at CMOS scale. We have developed models for area and delay of clusters and interconnects of the proposed hybrid FPGA. FPGA tools are configured with these models and used to synthesize and configure the benchmark circuits onto the hybrid FPGAs with NiSi nanowires or nanotubes. Experiments are conducted to evaluate and compare area and performance of the hybrid FPGA and traditional CMOS FPGA (scaled to 22nm). Up to 82&percnt; area reduction was obtained from implementing MCNC benchmarks on the hybrid FPGA. Performance of the hybrid FPGA is shown to be close to that of CMOS FPGA.", "authors": [{"name": "reza mp rad", "link": "http://dl.acm.org/author_page.cfm?id=81313481140"}, {"name": "mohammad tehranipoor", "link": "http://dl.acm.org/author_page.cfm?id=81319502631"}], "title": "Evaluating area and performance of hybrid FPGAs with nanoscale clusters and CMOS routing", "citations": [{"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "18\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "487\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "university of maryland baltimore county", "city": "baltimore", "Name": "reza mp rad"}, {"country": null, "university": null, "affiliation_string": "university of connecticut", "city": null, "Name": "mohammad tehranipoor"}]}, "Article No.: 14": {"references": ["Melvin A. Breuer, A class of min-cut placement algorithms, Proceedings of the 14th Design Automation Conference, p.284-290, January 1977\n", "Krishnendu Chakrabarty , Jun Zeng, Design automation for microfluidics-based biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.3, p.186-223, October 2005[doi>10.1145/1116696.1116698]\n", "Cho, S. K., Moon, H. J., and Kim, C. J. 2002. Toward digital microfluidic circuits: creating, transporting, cutting and merging liquid droplets by electrowetting-based actuation. In Proceedings of IEEE MEMS Conference. 32--52.\n", "Connect5strategies, http://www.springfrog.com/games/gomoku/.\n", "Diestel, R. 2005. Graph Theory. Springer, Berlin, Germany.\n", "Dunlop, A. and Kernighan, B. 1985. A procedure for placement of standard cell VLSI circuits. IEEE Trans. CAD 1, 92--98.\n", "Fan, S. K., Hashi, C., and Kim, C. J. 2003. Manipulation of multiple droplets on N\u00d7 M grid by cross-reference EWOD driving scheme and pressure-contact packaging. In Proceedings of IEEE MEMS Conference. 694--697.\n", "Gong, J. and Kim, C. J. 2005. Two-dimensional digital microfluidic system by multi-layer printed circuit board. In Proceeding of IEEE MEMS Conference. 726--729.\n", "Andrew B. Kahng , Ion Mandoiu , Sherief Reda , Xu Xu , Alex Z. Zelikovsky, Evaluation of Placement Techniques for DNA Probe Array Layout, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.262, November 09-13, 2003[doi>10.1109/ICCAD.2003.65]\n", "Paegel, B. M., Blazej, R. G., and Mathies, R. A. 2003. Microfluidic devices for DNA sequencing: sample preparation and electrophoretic analysis. Current Opinion Biotechnol 14, 42--50.\n", "Papadimitriou, C. H. 1993, Computational Complexity. Addison Wesley, Reading, MA.\n", "Pollack, M. G., Fair, R. B., and Shenderov, A. D. 2000. Electrowetting-based actuation of liquid droplets for microfluidic applications. Appl. Phys. Lett. 77, 1725--1726.\n", "Schena, M. 2000. Microarray Biochip Technology. Eaton Publishing, Natick, MA.\n", "Schulte, T. H., Bardell, R. L., and Weigl, B. H. 2002. Microfluidic technologies in clinical diagnostics. Clinica Chimica Acta, 321, 1--10.\n", "Srinivasan, V., Pamula, V. K., and Fair, R. B. 2004. An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids. Lab on a Chip, 310--315.\n", "Srinivasan, V., Pamula, V. K., Paik, P., and Fair R. B. 2004. Protein stamping for MALDI mass spectrometry using an electrowetting-based microfluidic platform. In Proceedings of SPIE, vol. 5591, 26--32.\n", "Fei Su , K. Chakrabarty, Architectural-level synthesis of digital microfluidics-based biochips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.223-228, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382576]\n", "Fei Su , Krishnendu Chakrabarty, Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065797]\n", "Fei Su , Krishnendu Chakrabarty, Module placement for fault-tolerant microfluidics-based biochips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.682-710, July 2006[doi>10.1145/1142980.1142987]\n", "F. Su , K. Chakrabarty , R. B. Fair, Microfluidics-Based Biochips: Technology Issues, Implementation Platforms, and Design-Automation Challenges, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.211-223, February 2006[doi>10.1109/TCAD.2005.855956]\n", "Fei Su , William Hwang , Krishnendu Chakrabarty, Droplet routing in the synthesis of digital microfluidic biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Verpoorte, E. and Rooij, N. F. De 2003. Microfluidics meets MEMS. In Proceedings of IEEE 91. 930--953.\n", "Tao Xu , Krishnendu Chakrabarty , Fei Su, Defect-Aware Synthesis of Droplet-Based Microfluidic Biochips, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.647-652, January 06-10, 2007[doi>10.1109/VLSID.2007.60]\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Placement of digital microfluidic biochips using the t-tree formulation, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147145]\n"], "doi": "doi>10.1145/1295231.1295235", "ref_links": {"3": "http://www.springfrog.com/games/gomoku/."}, "abstract": "Microfluidics-based biochips, also referred to as lab-on-a-chip, are devices that integrate fluid-handling functions such as sample preparation, analysis, separation, and detection. This emerging technology combines electronics with biology to open new application areas such as point-of-care diagnosis, on-chip DNA analysis, and automated drug discovery. We propose a design automation method for pin-constrained biochips that manipulate nanoliter volumes of discrete droplets on a microfluidic array. In contrast to the direct-addressing scheme that has been studied thus far in the literature, we assign a small number of independent control pins to a large number of electrodes in the biochip, thereby reducing design complexity and product cost. The design procedure relies on a droplet-trace-based array partitioning scheme and an efficient pin assignment technique, referred to as the \u201cConnect-5 algorithm.\u201d The proposed method is evaluated using a set of multiplexed bioassays.", "authors": [{"name": "tao xu", "link": "http://dl.acm.org/author_page.cfm?id=81319504506"}, {"name": "william l hwang", "link": "http://dl.acm.org/author_page.cfm?id=81331494463"}, {"name": "fei su", "link": "http://dl.acm.org/author_page.cfm?id=81100108941"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "Automated design of pin-constrained digital microfluidic biochips under droplet-interference constraints", "citations": [{"Name": "Tao Xu ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Vamsee K. Pamula", "Country": null, "Affiliation": null}, {"Name": "Tao Xu ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Vamsee K. Pamula", "Country": null, "Affiliation": null}, {"Name": "Yang Zhao ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Ryan Sturmer ", "Country": null, "Affiliation": null}, {"Name": "Vamsee K. Pamula", "Country": null, "Affiliation": null}, {"Name": "Yang Zhao ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty", "Country": null, "Affiliation": null}, {"Name": "Fault Diagnosis in Lab-on-Chip Using Digital Microfluidic Logic Gates", "Country": null, "Affiliation": null}, {"Name": "Sudip Roy ", "Country": null, "Affiliation": null}, {"Name": "Debasis Mitra ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya ", "Country": null, "Affiliation": null}, {"Name": "Carlotta Guiducci ", "Country": null, "Affiliation": null}, {"Name": "Christine Nardini", "Country": null, "Affiliation": null}, {"Name": "High parallelism", "Country": null, "Affiliation": null}, {"Name": "portability", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "26\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "477\n", "Citation Count": "12\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "tao xu"}, {"country": "united kingdom", "university": "university of oxford", "affiliation_string": "st johns college university of oxford", "city": "oxford", "Name": "william l hwang"}, {"country": null, "university": null, "affiliation_string": "intel corporation", "city": null, "Name": "fei su"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}]}, "Article No.: 12": {"references": ["Alam, K. and Lake, R. 2005. Performance of 2nm gate length carbon nanotube field-effect transistors with source/drain underlaps. Appl. Phys. Lett. 87, 073104-1-3.\n", "Avouris, P. 2004. Supertubes: The unique properties of carbon nanotubes may make them the natural successor to silicon microelectronics. IEEE Spectrum. 40--45.\n", "Bansal, A., Paul, B. C., and Roy, K. 2005. Modeling and optimization of fringe capacitance of nanoscale DGMOS devices. IEEE Trans. Electron. Devices, 52, 2, 256--262.\n", "Castro, L. C., John, D.L., and Pulfrey, D. L. 2002. Towards a compact model for schottky barrier nanotube FETs. In Proceedings of the Conference on Optoelectronic and Microelectronic Materials and Devices (COMMAD). 303--306.\n", "Castro, L. C. and Pulfrey, D. L. 2006. Extrapolated fmax for carbon nanotube field-effect transistors. Nanotechn. 17, 300--304.\n", "Chen, J., Klinke, C., Afzali, A., and Avouris, P. 2005. Self-aligned carbon nanotube transistors with charge transfer doping. Appl. Phys. Lett. 86, 123108-1-3.\n", "Dwyer, C., Cheung, M., and Sorin, D. J. 2004. Semi-empirical SPICE models for carbon nanotube FET logic. IEEE Conference on Nanotechnology. 386--388.\n", "Deng, J., Patil, W., Ryu, K., Badmaev, C., Zhou, S., Mitra, S., and Wong, H.-S. P. 2007. Carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections. In Proceedings of the International Solid State Circuits Conference. (ISSCC). 70.\n", "Guo, J., Datta, S., and Lundstrom, M. 2002. Assesment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors. IEDM Tech. Digest, 29.3.1--29.3.4.\n", "Guo, J., Javey, A., Dai, H., and Lundstrom, M. 2004. Performance analysis and design optimization of near ballistic carbon nanotube FETs. IEDM Tech. Digest, 703--706.\n", "Han, S., Liu, X., and Zhou, C. 2005. Template-free directional growth of single-walled carbon nanotubes on a- and r-plane sapphire. J. Amer. Chem. Soc. 127, 5294--5295.\n", "Helix Material Solutions. http://www.helixmaterial.com/.\n", "John, D. L., Castro, L. C., and Pulfrey, D. L. 2004. Quantum capacitance in nanoscale device modeling. J. Appl. Phys. 96, 9, 5180--5184.\n", "John, D. L. and Pulfrey, D. L. 2006. Switching-speed calculations for Schottky-barrier carbon nanotube field-effect transistors. J. Vac. Sci. Technol. A24, 3, 708--712.\n", "Javey, A., Guo, J., Farmer, D. B., Wang, Q., Yenilmez, E., Gordon, R. G., Lundstrom, M., and Dai, H. 2004. Self-aligned ballistic molecular transistors and electrically parallel nanotube arrays. Nano Lett. 4, 7, 1319--1322.\n", "Javey, A., Guo, J., Wang, Q., Lundstrom, M., and Dai, H. 2003. Ballistic carbon nanotube field-effect transistor. Nature. 424, 654--657.\n", "Yu-Ming Lin , J. Appenzeller , J. Knoch , P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities, IEEE Transactions on Nanotechnology, v.4 n.5, p.481-489, September 2005[doi>10.1109/TNANO.2005.851427]\n", "Lin, Y., Appenzeller, J., Chen, Z., Chen, Z. G., Cheng, H. M., and Avouris, P. 2005. High-performance dual-gate carbon nanotube FETs with 40-nm gate length. IEEE Electron Device Lett. 26, 11.\n", "Mugnaini, G. and Iannaccone, G. 2005. Analytical model for nanowire and nanotube transistors covering both dissipative and ballistic transport. In Proceedings of Europian Solid State Device Research Conference (ESSDERC). Grenoble, France. 213--216.\n", "P. L. McEuen , M. S. Fuhrer , Hongkun Park, Single-walled carbon nanotube electronics, IEEE Transactions on Nanotechnology, v.1 n.1, p.78-85, March 2002[doi>10.1109/TNANO.2002.1005429]\n", "Mintmire, J. W. and White, C. T. 1998. Universal density of states for carbon nanotubes. Phys. Rev. Lett. 81, 2506--2509.\n", "Natori, K., Kimura, Y., and Shimizu, T. 2005. Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire field-effect transistor. J. Appl. Phys. 97, 034306-1--034306-7.\n", "Pennington, G. and Goldsman, N. 2003. Semiclassical transport and phonon scattering of electrons in semiconducting carbon nanotubes. Physical Review B 68, 045426-1--045426-11.\n", "Bipul C. Paul , Shinobu Fujita , Masaki Okajima , Thomas Lee, Modeling and analysis of circuit performance of ballistic CNFET, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147092]\n", "A. Raychowdhury , S. Mukhopadhyay , K. Roy, A circuit-compatible model of ballistic carbon nanotube field-effect transistors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.10, p.1411-1420, November 2006[doi>10.1109/TCAD.2004.835135]\n", "Rosenblatt, S., Yaish, Y., Park, J., Gore, J., Sazonova, V., and McEuen, P. L. 2002. High performance electrolyte gated carbon nanotube transistors. Nano Lett. 2, 8, 869--872.\n", "Wind, S. J., Appenzeller, J., and Avouris, P. 2003. Lateral scaling in carbon nanotube field-effect transistors. Phys. Rev. Lett. 91, 058301-1--058301-4.\n", "Wing, S. J., Appenzeller, J., Martel, R., Derycke, V., and Avouris, P. 2002. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Appl. Phys. Lett. 80, 3817.\n"], "doi": "doi>10.1145/1295231.1295233", "ref_links": {"11": "http://www.helixmaterial.com/."}, "abstract": "With the advent of carbon nanotube technology, evaluating circuit and system performance using these devices is becoming extremely important. In this article, we present a quasi-analytical device model for intrinsic ballistic CNFET, which can be used in any conventional circuit simulator like SPICE. This simple quasi-analytical model is effective in a wide variety of CNFET structures as well as for a wide range of operating conditions in the digital circuit application domain. We also provide insight into how the parasitic fringe capacitance in state-of-the-art CNFET geometries impacts the overall performance of CNFET circuits. We show that unless the device width can be significantly reduced, the effective gate capacitance of CNFET will be strongly dominated by the parasitic fringe capacitances, and the superior performance of intrinsic CNFET over silicon MOSFET cannot be achieved in circuit. We further show that unlike conventional MOSFET, nanotube FETs are significantly less sensitive to many process parameter variations due to their inherent device structures and cylindrical gate geometry.", "authors": [{"name": "bipul c paul", "link": "http://dl.acm.org/author_page.cfm?id=81100339710"}, {"name": "shinobu fujita", "link": "http://dl.acm.org/author_page.cfm?id=81341490200"}, {"name": "masaki okajima", "link": "http://dl.acm.org/author_page.cfm?id=81316490013"}, {"name": "thomas lee", "link": "http://dl.acm.org/author_page.cfm?id=81100385178"}], "title": "Prospect of ballistic CNFET in high performance applications: Modeling and analysis", "citations": [], "Metrics": {"Downloads (12 months)": "15\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "502\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Paraguay", "university": null, "affiliation_string": "stanford university and toshiba america research inc san jose ca", "city": "san jose", "Name": "bipul c paul"}, {"country": "Paraguay", "university": null, "affiliation_string": "toshiba america research inc san jose ca", "city": "san jose", "Name": "shinobu fujita"}, {"country": "Paraguay", "university": null, "affiliation_string": "toshiba america research inc san jose ca", "city": "san jose", "Name": "masaki okajima"}, {"country": null, "university": null, "affiliation_string": "stanford university stanford ca", "city": null, "Name": "thomas lee"}]}, "Article No.: 13": {"references": ["Kiarash Bazargan , Ryan Kastner , Majid Sarrafzadeh, Fast Template Placement for Reconfigurable Computing Systems, IEEE Design & Test, v.17 n.1, p.68-83, January 2000[doi>10.1109/54.825678]\n", "Lei Cheng , Liang Deng , Martin D. F. Wong, Floorplanning for 3-D VLSI design, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120899]\n", "Jie Ding , K. Chakrabarty , R. B. Fair, Scheduling of microfluidic operations for reconfigurable two-dimensional electrowetting arrays, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.12, p.1463-1468, November 2006[doi>10.1109/43.969439]\n", "William E. Dougherty , Donald E. Thomas, Unifying behavioral synthesis and physical design, Proceedings of the 37th Annual Design Automation Conference, p.756-761, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337769]\n", "Fair, R. B., Srinivasan, V., Ren, H., Paik, P., Pamula, V., and Pollack, M. 2003. Electrowetting-based on-chip sample processing for integrated microfluidics. In Proceedings of IEEE International Electron Device Meeting. 32.5.1--32.5.4.\n", "S. Fekete , E. K\u00f6hler , J. Teich, Optimal FPGA module placement with temporal precedence constraints, Proceedings of the conference on Design, automation and test in Europe, p.658-667, March 2001, Munich, Germany\n", "Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003[doi>10.1109/ICCAD.2003.60]\n", "Zhenyu (Peter) Gu , Jia Wang , Robert P. Dick , Hai Zhou, Incremental exploration of the combined physical and behavioral design space, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065635]\n", "ITRS. The international technoloy roadmap for semiconductors: http://public.itrs.net/.\n", "Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Science 220, 4598 (May), 671--680.\n", "Jai-Ming Lin , Yao-Wen Chang, TCG: a transitive closure graph-based representation for non-slicing floorplans, Proceedings of the 38th annual Design Automation Conference, p.764-769, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379062]\n", "Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, USA\n", "Stefan Thomas Obenaus , Ted H. Szymanski, Gravity: Fast placement for 3-D VLSI, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.298-315, July 2003[doi>10.1145/785411.785413]\n", "Andrew J. Ricketts , Kevin Irick , N. Vijaykrishnan , Mary Jane Irwin, Priority scheduling in digital microfluidics-based biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Srinivasan, V., Pamula, V., Paik, P., and Fair, R. 2004. Protein stamping for maldi mass spectrometry using an electrowetting-based microfluidic platform. In Proceedings of the International Society for Optical Engineering. 26--32.\n", "Fei Su , K. Chakrabarty, Architectural-level synthesis of digital microfluidics-based biochips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.223-228, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382576]\n", "Fei Su , Krishnendu Chakrabarty, Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips, Proceedings of the conference on Design, Automation and Test in Europe, p.1202-1207, March 07-11, 2005[doi>10.1109/DATE.2005.115]\n", "Fei Su , Krishnendu Chakrabarty, Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065797]\n", "F. Su , K. Chakrabarty , R. B. Fair, Microfluidics-Based Biochips: Technology Issues, Implementation Platforms, and Design-Automation Challenges, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.211-223, February 2006[doi>10.1109/TCAD.2005.855956]\n", "tutorgig. http://www.tutorgig.com/encyclopedia.\n", "D. F. Wong , C. L. Liu, A new algorithm for floorplan design, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.101-107, July 1986, Las Vegas, Nevada, USA\n", "Jen-Yi Wuu , Tung-Chieh Chen , Yao-Wen Chang, SoC test scheduling using the B-tree based floorplanning technique, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120937]\n", "Yu Xia , Malgorzata Chrzanowska-Jeske , Benyi Wang , Marcin Jeske, Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.100, November 09-13, 2003[doi>10.1109/ICCAD.2003.148]\n", "Yamazaki, H., Sakanushi, K., Nakatake, S., and Kajitani, Y. 2000. 3d-packing by meta data structure and packing heuristics. IEICE Trans. Fundam. Electr. Commun. Comput. Science E83-A, 4, 639--645.\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Temporal floorplanning using the T-tree formulation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.300-305, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382590]\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang , Hsin-Lung Chen, Temporal floorplanning using 3D-subTCG, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan\n"], "doi": "doi>10.1145/1295231.1295234", "ref_links": {"19": "http://www.tutorgig.com/encyclopedia.", "8": "http://public.itrs.net/."}, "abstract": "Droplet-based microfluidic biochips have recently gained much attention and are expected to revolutionize the biological laboratory procedures. As biochips are adopted for the complex procedures in molecular biology, its complexity is expected to increase due to the need of multiple and concurrent assays on a chip. In this article, we formulate the placement problem of digital microfluidic biochips with a tree-based topological representation, calledT-tree. To the best knowledge of the authors, this is the first work that adopts a topological representation to solve the placement problem of digital microfluidic biochips. We also consider the defect tolerant issue to avoid to use defective cells due to fabrication. Experimental results demonstrate that our approach is more efficient and effective than the previous unified synthesis and placement framework.", "authors": [{"name": "ping-hung yuh", "link": "http://dl.acm.org/author_page.cfm?id=81100079286"}, {"name": "chia-lin yang", "link": "http://dl.acm.org/author_page.cfm?id=81414592392"}, {"name": "yao-wen chang", "link": "http://dl.acm.org/author_page.cfm?id=81408595786"}], "title": "Placement of defect-tolerant digital microfluidic biochips using the T-tree formulation", "citations": [{"Name": "Tao Xu ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Vamsee K. Pamula", "Country": null, "Affiliation": null}, {"Name": "Sudip Roy ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya ", "Country": null, "Affiliation": null}, {"Name": "Zigang Xiao ", "Country": null, "Affiliation": null}, {"Name": "Evangeline F.Y. Young", "Country": null, "Affiliation": null}, {"Name": "Hailong Yao ", "Country": null, "Affiliation": null}, {"Name": "Tsung-Yi Ho ", "Country": null, "Affiliation": null}, {"Name": "Yici Cai", "Country": null, "Affiliation": null}, {"Name": "Tao Xu ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Vamsee K. Pamula", "Country": null, "Affiliation": null}, {"Name": "Tsung-Yi Ho ", "Country": null, "Affiliation": null}, {"Name": "Jun Zeng ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty", "Country": null, "Affiliation": null}, {"Name": "Yang Zhao ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Ryan Sturmer ", "Country": null, "Affiliation": null}, {"Name": "Vamsee K. Pamula", "Country": null, "Affiliation": null}, {"Name": "Yang Zhao ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty", "Country": null, "Affiliation": null}, {"Name": "Fault Diagnosis in Lab-on-Chip Using Digital Microfluidic Logic Gates", "Country": null, "Affiliation": null}, {"Name": "Tsung-Yi Ho ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Paul Pop", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty", "Country": null, "Affiliation": null}, {"Name": "Design automation and test solutions for digital microfluidic biochips", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Richard B. Fair ", "Country": null, "Affiliation": null}, {"Name": "Jun Zeng", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "18\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "458\n", "Citation Count": "27\n"}, "affiliation_data": [{"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university taipei taiwan", "city": "taibei", "Name": "ping-hung yuh"}, {"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university taipei taiwan", "city": "taibei", "Name": "chia-lin yang"}, {"country": "taiwan", "university": "national taiwan university", "affiliation_string": "national taiwan university taipei taiwan", "city": "taibei", "Name": "yao-wen chang"}]}}, "date": {"month": "November", "year": "2007"}}, "Issue2": {"articles": {"Article No.: 8": {"references": ["M. Alderighi , A. Candelori , F. Casini , S. D'Angelo , M. Mancini , A. Paccagnella , S. Pastore , G. R. Sechi, Heavy Ion Effects on Configuration Logic of Virtex FPGAs, Proceedings of the 11th IEEE International On-Line Testing Symposium, p.49-53, July 06-08, 2005[doi>10.1109/IOLTS.2005.31]\n", "P. Bernardi , M. Sonza Reorda , L. Sterpone , M. Violante, On the Evaluation of SEU Sensitiveness in SRAM-Based FPGAs, Proceedings of the International On-Line Testing Symposium, 10th IEEE, p.115, July 12-14, 2004[doi>10.1109/IOLTS.2004.33]\n", "Daryl Bradley , Cesar Ortega-Sanchez , Andy Tyrrell, Embryonics + Immunotronics: A Bio-Inspired Approach to Fault Tolerance, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.215, July 13-15, 2000\n", "Carmichael, C., Caffrey, M., and Salazar, A. 2000. Correcting single-event upsets through virtex partial configuration. Xilinx Application Note XAPP 216.\n", "Miguel Garvie , Adrian Thompson, Evolution of self-diagnosing hardware, Proceedings of the 5th international conference on Evolvable systems: from biology to hardware, March 17-20, 2003, Trondheim, Norway\n", "Kyrre Glette , Jim Torresen, A flexible on-chip evolution system implemented on a xilinx Virtex-II pro device, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_7]\n", "David A. Gwaltney , Kenneth Dutton, A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback, Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware, p.43-50, June 29-July 01, 2005[doi>10.1109/EH.2005.6]\n", "Hartmann, M. and Haddow, P. C. 2004. Evolution of fault-tolerant and noise-robust digital designs. IEE Proceedings---Computers and Digital Techniques 151, 4, 287--294.\n", "Tetsuya Higuchi , Tatsuya Niwa , Toshio Tanaka , Hitoshi Iba , Hugo de Garis , Tatsumi Furuya, Evolving hardware with genetic learning: a first step towards building a Darwin machine, Proceedings of the second international conference on From animals to animats 2 : simulation of adaptive behavior: simulation of adaptive behavior, p.417-424, August 1993, Honolulu, Hawai, USA\n", "Jan Ko\u0159enek , Luk\u00e1\u0161 Sekanina, Intrinsic evolution of sorting networks: a novel complete hardware implementation for FPGAs, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_5]\n", "John R. Koza , David Andre , Forrest H. Bennett , Martin A. Keane, Genetic Programming III: Darwinian Invention & Problem Solving, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999\n", "Jason Lohn , Greg Larchev , Ronald DeMara, A genetic representation for evolutionary fault recovery in Virtex FPGAs, Proceedings of the 5th international conference on Evolvable systems: from biology to hardware, March 17-20, 2003, Trondheim, Norway\n", "Mange, D., Sipper, M., Stauffer, A., and Tempesti, G. 2000. Towards robust integrated circuits: The embryonics approach. Proceedings of IEEE 88, 4, 516--541.\n", "Tom\u00e1\u0161 Mart\u00ednek , Luk\u00e1\u0161 Sekanina, An evolvable image filter: experimental evaluation of a complete hardware implementation in FPGA, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_8]\n", "Jason Masner , John Cavalieri , James F. Frenzel , James Foster, Size versus Robustness in Evolved Sorting Networks: Is Bigger Better?, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.81, July 13-15, 2000\n", "Julian F. Miller , Dominic Job , Vesselin K. Vassilev, Principles in the Evolutionary Design of Digital Circuits\u2014Part I, Genetic Programming and Evolvable Machines, v.1 n.1-2, p.7-35, April 2000[doi>10.1023/A:1010016313373]\n", "Dhiraj K. Pradhan, Fault-tolerant computer system design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996\n", "qpro. 2001. Qpro Virtex 2.5v QML high-reliability FPGAs. Xilinx data sheet DS002.\n", "Salomon, R., Widiger, H., and Tockhorn, A. 2006. Rapid evolution of time-efficient packet classifiers. In Proceedings of the 2006 IEEE Congress on Evolutionary Computation. Vancouver, Canada. IEEE CIS, 2793--2799.\n", "Luk\u00e1\u0161 Sekanina, Virtual reconfigurable circuits for real-world applications of evolvable hardware, Proceedings of the 5th international conference on Evolvable systems: from biology to hardware, March 17-20, 2003, Trondheim, Norway\n", "Lukas Sekanina, Evolvable Components: From Theory to Hardware Implementations, SpringerVerlag, 2004\n", "Lukas Sekanina, On dependability of FPGA-based evolvable hardware systems that utilize virtual reconfigurable circuits, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128052]\n", "Sekanina, L. and Friedl, S. 2004. An evolvable combinational unit for FPGAs. Comput. Informat. 23, 5, 461--486.\n", "Sekanina, L., Martinek, T., and Gajda, Z. 2006. Extrinsic and intrinsic evolution of multifunctional combinational modules. In Proceedings of the IEEE Congress on Evolutionary Computation. Vancouver, Canada. IEEE CIS, 9676--9683.\n", "Stoica, A., Keymeulen, D., Arslan, T., Duong, V., Zebulum, R. S., Ferguson, I., and Guo, X. 2004. Circuit self-recovery experiments in extreme environments. In Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware. Seattle, WA, IEEE Computer Society, 142--145.\n", "A. Stoica , D. Keymeulen , R. Zebulum, Evolvable Hardware Solutions For Extreme Temperature Electronics, Proceedings of the The 3rd NASA/DoD Workshop on Evolvable Hardware, p.93, July 12-14, 2001\n", "A. Stoica , D. Keymeulen , R. Zebulum , A. Thakoor , T. Daud , G. Klimeck , Y. Jin , R. Tawel , V. Duong, Evolution of Analog Circuits on Field Programmable Transistor Arrays, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.99, July 13-15, 2000\n", "Adrian Thompson , C. J. Van Rijsbergen, Hardware Evolution: Automatic Design of Electronic Circuits in Reconfigurable Hardware by Artificial Evolution, Springer-Verlag New York, Inc., Secaucus, NJ, 2001\n", "A. M. Tyrrell , G. Hollingworth , S. L. Smith, Evolutionary Strategies And Intrinsic Fault Tolerance, Proceedings of the The 3rd NASA/DoD Workshop on Evolvable Hardware, p.98, July 12-14, 2001\n", "Tyrrell, A. M., Krohling, R., and Zhou, Y. 2004. A new evolutionary algorithm for the promotion of evolvable hardware. IEE Proceedings: Computers and Digital Techniques 151, 4, 267--275.\n", "Zdenek Vasicek , Lukas Sekanina, An evolvable hardware system in Xilinx Virtex II Pro FPGA, International Journal of Innovative Computing and Applications, v.1 n.1, p.63-73, April 2007[doi>10.1504/IJICA.2007.013402]\n", "Michael Wirthlin , Eric Johnson , Nathan Rollins , Michael Caffrey , Paul Graham, The Reliability of FPGA Circuit Designs in the Presence of Radiation Induced Configuration Upsets, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.133, April 09-11, 2003\n", "Ricardo S. Zebulum , Didier Keymeulen , Vu Duong , Xin Guo , M. I. Ferguson , Adrian Stoica, Experimental Results in Evolutionary Fault-Recovery for Field Programmable, Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, p.192, July 09-11, 2003\n", "Ricardo S. Zebulum , Adrian Stoica , Didier Keymeulen , Lukas Sekanina , Rajeshuni Ramesham , Xin Guo, Evolvable hardware system at extreme low temperatures, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_4]\n", "Zhang, Y., Smith, S., and Tyrrell, A. 2004. Intrinsic evolvable hardware in digital filter design. In Applications of Evolutionary Computing. Lecture Notes in Computer Science, vol. 3005. Springer-Verlag, Berlin, Germany, 389--398.\n"], "doi": "doi>10.1145/1265949.1265954", "ref_links": {}, "abstract": "A virtual reconfigurable circuit (VRC) is a domain-specific reconfigurable device developed using an ordinary FPGA in order to easily implement evolvable hardware applications. While a fast partial runtime reconfiguration and application-specific programmable elements represent the main advantages of VRC, the main disadvantage of the VRC is the area consumed. This study describes experiments conducted to estimate how the use of VRC influences the dependability of FPGA-based evolvable systems. It is shown that these systems are not as sensitive to faults as their area-demanding implementations might suggest. An evolutionary algorithm is utilized to design fault tolerant circuits as well as to perform an automatic functional recovery when faults are detected in the configuration memory of the FPGA. All the experiments are performed on models of reconfigurable devices.", "authors": [{"name": "lukas sekanina", "link": "http://dl.acm.org/author_page.cfm?id=81339527336"}], "title": "Evolutionary functional recovery in virtual reconfigurable circuits", "citations": [{"Name": "Tobias Knieper ", "Country": null, "Affiliation": null}, {"Name": "Paul Kaufmann ", "Country": null, "Affiliation": null}, {"Name": "Kyrre Glette ", "Country": null, "Affiliation": null}, {"Name": "Marco Platzner ", "Country": null, "Affiliation": null}, {"Name": "Jim Torresen", "Country": null, "Affiliation": null}, {"Name": "Coping with resource fluctuations: the run-time reconfigurable functional unit row classifier architecture", "Country": null, "Affiliation": null}, {"Name": "Rashad S. Oreifej ", "Country": null, "Affiliation": null}, {"Name": "Ronald F. Demara", "Country": null, "Affiliation": null}, {"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}, {"Name": "Fabio Cancare ", "Country": null, "Affiliation": null}, {"Name": "Davide B. Bartolini ", "Country": null, "Affiliation": null}, {"Name": "Matteo Carminati ", "Country": null, "Affiliation": null}, {"Name": "Donatella Sciuto ", "Country": null, "Affiliation": null}, {"Name": "Marco D. Santambrogio", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "17\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "570\n", "Citation Count": "4\n"}, "affiliation_data": [{"country": "czech republic", "university": "brno university of technology", "affiliation_string": "brno university of technology brno czech republic", "city": "brno", "Name": "lukas sekanina"}]}, "Article No.: 10": {"references": ["Harold Abelson , Don Allen , Daniel Coore , Chris Hanson , George Homsy , Thomas F. Knight, Jr. , Radhika Nagpal , Erik Rauch , Gerald Jay Sussman , Ron Weiss, Amorphous computing, Communications of the ACM, v.43 n.5, p.74-82, May 2000[doi>10.1145/332833.332842]\n", "Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]\n", "Bachtold, A., Hadley, P., Nakanishi, T., and Dekker, C. 2001. Logic circuits with carbon nanotube transistors. Science 294, 1317--1320.\n", "Burke, P. J. 2004. Carbon nanotube devices for GHz to THz applications. (SPIE) 5593, 52--61.\n", "Silviu Ciricescu , Ray Essick , Brian Lucas , Phil May , Kent Moat , Jim Norris , Michael Schuette , Ali Saidi, The Reconfigurable Streaming Vector Processor (RSVPTM), Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.141, December 03-05, 2003\n", "W. B. Culbertson , R. Amerson , R. J. Carter , P. Kuekes , G. Snider, The Teramac Custom Computer: Extending the Limits with Defect Tolerance, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.2, November 06-08, 1996\n", "Yogen K. Dalal , Robert M. Metcalfe, Reverse path forwarding of broadcast packets, Communications of the ACM, v.21 n.12, p.1040-1048, Dec. 1978[doi>10.1145/359657.359665]\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "Dwyer, C., Guthold, M., Falvo, M., Washburn, S., Superfine, R., and Erie, D. 2002. DNA functionalized single-walled carbon nanotubes. Nanotech. 13, 601--604.\n", "Dwyer, C., Cheung, M., and Sorin, D. J. 2004. Semi-empirical SPICE models for carbon nanotube FET logic. In Proceedings of the IEEE Conference on Nanotech., 386--388.\n", "Dwyer, C., Poulton, J., Taylor, R. M., and Vicci, L. 2004. DNA self-assembled parallel computer architectures. Nanotech. 15, 1688--1694.\n", "Dwyer, C., Park, S. H., LaBean, T. H., and Lebeck, A. R. 2005. The design and fabrication of a fully addressable 8-tile DNA lattice. Annual Conference on Foundations of Nanoscience: Self-Assembled Architectures and Devices, 187--191.\n", "Roger Espasa , Federico Ardanaz , Joel Emer , Stephen Felix , Julio Gago , Roger Gramunt , Isaac Hernandez , Toni Juan , Geoff Lowney , Matthew Mattina , Andr\u00e9 Seznec, Tarantula: a vector extension to the alpha architecture, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A Defect-tolerant computer architecture: Opportunities for nanotechnology. Science 280, 1716--1721.\n", "H. Peter Hofstee, Power Efficient Processor Architecture and The Cell Processor, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.258-262, February 12-16, 2005[doi>10.1109/HPCA.2005.26]\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K.-H., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313--1317.\n", "Chalermek Intanagonwiwat , Ramesh Govindan , Deborah Estrin, Directed diffusion: a scalable and robust communication paradigm for sensor networks, Proceedings of the 6th annual international conference on Mobile computing and networking, p.56-67, August 06-11, 2000, Boston, Massachusetts, USA[doi>10.1145/345910.345920]\n", "Itrs. 2005. International Technology Roadmap for Semiconductors.\n", "Donald Ervin Knuth, The  Art of Computer Programming, 2nd Ed. (Addison-Wesley Series in Computer Science and Information, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1978\n", "Andrew Lines, Asynchronous Interconnect for Synchronous SoC Design, IEEE Micro, v.24 n.1, p.32-41, January 2004[doi>10.1109/MM.2004.1268991]\n", "Lyons, R. E. and Vanderkulk, W. 1962. The use of triple-modular redundancy to improve computer reliability. IBM J., 200--209.\n", "Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]\n", "Needham, R. and Wheeler, D. 1997. TEA extensions. Tech. Rep., University of Cambridge, Cambridge, UK.\n", "Park, S. H., Pistol, C., Ahn, S. J., Reif, J. H., Lebeck, A. R., Dwyer, C., and LaBean, T. H. 2006. Finite-size, fully-addressable DNA tile lattices formed by hierarchical assembly procedures. Angewandte Chemie 45, 735--739.\n", "Patwardhan, J. P., Dwyer, C., Lebeck, A. R., and Sorin, D. J. 2004. Circuit and system architecture for DNA-guided self-assembly of nanoelectronics. Annual Conference on Foundations of Nanoscience: Self-Assembled Architectures and Devices, 344--358.\n", "Patwardhan, J. P., Dwyer, C., Lebeck, A. R., and Sorin, D. J. 2005. Evaluating the connectivity of self-assembled networks of nanoscale processing elements. In Proceedings of the IEEE International Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH '05), 2.1--2.8.\n", "Patwardhan, J. P., Dwyer, C., and Lebeck, A. R. 2006. Self-assembled networks: Control vs. complexity. In Proceedings of the First International Conference on Nano-Networks (NANONETS).\n", "Patwardhan, J. P., Dwyer, C., and Lebeck, A. R. 2006. Design and evaluation of fail-stop self-assembled nanoscale processing elements. IEEE International Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH '06).\n", "Jaidev P. Patwardhan , Chris Dwyer , Alvin R. Lebeck , Daniel J. Sorin, NANA: A nano-scale active network architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.1, p.1-30, January 2006[doi>10.1145/1126257.1126258]\n", "Jaidev P. Patwardhan , Vijeta Johri , Chris Dwyer , Alvin R. Lebeck, A defect tolerant self-organizing nanoscale SIMD architecture, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168888]\n", "Robinson, B. H. and Seeman, N. C. 1987. The design of a biochip: A self-assembling molecular-scale memory device. Protein Engin. 4, 1, 295--300.\n", "Rosenblatt, S., Lin, H., Sazonova, V. T. S., and McEuen, P. L. 2005. Mixing at 50GHz using a single-walled carbon nanotube transistor. Appl. Physics Lett. 87, 153111.\n", "Runnels, L. W. and Scarlata, S. F. 1995. Theory and application of fluorescence homotransfer to melittin oligomerization. Biophysics Journal 69, 4, 1569--1583.\n", "Schroeder, M. D., Birrell, A. D., Burrows, M., Murray, H., Needham, R. M., Rodeheffer, T. L., Satterthwaite, E. H., and Thacker, C. P. 1991. Autonet: A high-speed, self-configuring local area network using point to point links. IEEE J. Selec. Areas Comm. 9.\n", "Skinner, K., Carrol, R. L., Dwyer, C., and Washburn, S. 2005. Nanowire transistors, gate electrodes, and their directed self-assembly. In Proceedings of the 72nd Southeastern Section of the American Physical Society (SESAPS).\n", "Lewis W. Tucker , George G. Robertson, Architecture and Applications of the Connection Machine, Computer, v.21 n.8, p.26-38, August 1988[doi>10.1109/2.74]\n", "The Imagine Stream Processor, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.282, September 16-18, 2002\n", "von Neumann, J., Shannon, C. E., and McCarthy, J. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. Automata Studies, 43--98.\n", "Wheeler, D. and Needham, R. 1994. TEA: A tiny encryption algorithm. Fast Software Encryption: 2nd International Workshop.\n", "Winfree, E., Liu, F., Wenzler, L. A., and Seeman, N. C. 1998. Design and self-assembly of two-dimensional DNA crystals. Nature 394, 539--544.\n", "Yan, H., Park, S. H., Finkelstein, G., Reif, J. H., and LaBean, T. H. 2003. DNA templated self-assembly of protein arrays and highly conductive nanowires. Science 301, 1882--1884.\n"], "doi": "doi>10.1145/1265949.1265956", "ref_links": {}, "abstract": "The continual decrease in transistor size (through either scaled CMOS or emerging nanotechnologies) promises to usher in an era of tera to peta-scale integration but with increasing defects. Regardless of fabrication methodology (top-down or bottom-up), defect-tolerant architectures are necessary to exploit the full potential of future increased device densities.This article explores a defect-tolerant SIMD architecture (SOSA) that self-organizes a large number of limited capability nodes with high defect rates into SIMD processing elements. Simulation results show that SOSA matches or exceeds the performance of conventional systems for moderate to large problems, but with lower power density.", "authors": [{"name": "jaidev patwardhan", "link": "http://dl.acm.org/author_page.cfm?id=81100268228"}, {"name": "chris dwyer", "link": "http://dl.acm.org/author_page.cfm?id=81100013289"}, {"name": "alvin r lebeck", "link": "http://dl.acm.org/author_page.cfm?id=81100265767"}], "title": "A self-organizing defect tolerant SIMD architecture", "citations": [{"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "8\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "814\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "jaidev patwardhan"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "chris dwyerdepartment of electrical and computer engineering duke university durham nc"}, {"country": null, "university": null, "affiliation_string": null, "Name": "alvin r lebeck"}]}, "Article No.: 7": {"references": ["D. W. Bradley , A. M. Tyrrell, Immunotronics - novel finite-state-machine architectures with built-in self-test using self-nonself differentiation, IEEE Transactions on Evolutionary Computation, v.6 n.3, p.227-238, June 2002[doi>10.1109/TEVC.2002.1011538]\n", "Richard Canham , Andy Tyrrell, An Embryonic Array with Improved Efficiency and Fault Tolerance, Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, p.275, July 09-11, 2003\n", "David B. Fogel, Evolutionary computation: toward a new philosophy of machine intelligence, IEEE Press, Piscataway, NJ, 1995\n", "Greensted, A. and Tyrrell, A. 2007. RISA: A hardware platform for evolutionary design. In Proceedings of IEEE Workshop on Evolvable and Adaptive Hardware. IEEE Computer Society, 1--7.\n", "Gordon Hollingworth , Steve Smith , Andy Tyrrell, Safe Intrinsic Evolution of Virtex Devices, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.195, July 13-15, 2000\n", "Jackson, A. 2003. Asynchronous embryonics, self-timed biologically-inspired fault-tolerant computing arrays. Ph.D. thesis, The University of York.\n", "KTeam. Khepera Web site. http://www.k-team.com.\n", "Layzell, P. and Thompson, A. 2000. Understanding inherent qualities of evolved circuits: Evolutionary history as a predictor of fault tolerance. In Proceedings of the 3rd International Conference on Evolvable Systems (ICES'00). Lecture Notes in Computer Science, vol. 1801. Springer-Verlag, Berlin, Germany, 133--142.\n", "P. A. Lee , T. Anderson , J. C. Laprie , A. Avizienis , H. Kopetz, Fault Tolerance: Principles and Practice, Springer-Verlag New York, Inc., Secaucus, NJ, 1990\n", "Heng Liu , Julian F. Miller , Andy M. Tyrrell, Intrinsic Evolvable Hardware Implementation of a Robust Biological Development Model for Digital Systems, Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware, p.87-92, June 29-July 01, 2005[doi>10.1109/EH.2005.32]\n", "Mange, D., Sipper, M., Stauffer, A., and Tempesti, G. 2000. Towards robust integrated circuits: The embryonics approach. Proceedings of the IEEE 88, 4 (April), 516--541.\n", "Miller, J. 2003. Evolving developmental programs for adaptation, morphogenesis, and self-repair. In 7th European Conference on Artificial Life. Lecture Notes on Artificial Life, vol. 2801. Springer-Verlag, Berlin, Germany, 56--265.\n", "Julian F. Miller , Peter Thomson, Cartesian Genetic Programming, Proceedings of the European Conference on Genetic Programming, p.121-132, April 15-16, 2000\n", "Cesar Ortega-Sanchez , Daniel Mange , Steve Smith , Andy Tyrrell, Embryonics: A Bio-Inspired Cellular Architecture with Fault-Tolerant Properties, Genetic Programming and Evolvable Machines, v.1 n.3, p.187-215, July 2000[doi>10.1023/A:1010080629099]\n", "Smith, M. 1997. Application-Specific Integrated Circuits. Addison Wesley Professional Publishing, Boston, MA.\n", "A. Thompson , P. Layzell , R. S. Zebulum, Explorations in design space: unconventional electronics design through artificial evolution, IEEE Transactions on Evolutionary Computation, v.3 n.3, p.167-196, September 1999[doi>10.1109/4235.788489]\n", "A. M. Tyrrell , G. Hollingworth , S. L. Smith, Evolutionary Strategies And Intrinsic Fault Tolerance, Proceedings of the The 3rd NASA/DoD Workshop on Evolvable Hardware, p.98, July 12-14, 2001\n", "Tyrrell, A., Krohling, R., and Zhou, Y. 2004. A new evolutionary algorithm for the promotion of evolvable hardware. IEE Proceedings of Computers and Digital Techniques 151, 4 (July), 267--275.\n", "Wolpert, L. 2002. Principles of Development 2nd ed. Oxford University Press, Oxford, UK.\n"], "doi": "doi>10.1145/1265949.1265953", "ref_links": {"6": "http://www.k-team.com."}, "abstract": "Evolvable hardware offers much for the future of complex systems design. Evolutionary techniques not only have the potential for larger solution space coverage, but when implemented on hardware, also allow system designs to adapt to changes in the environment, including failures in system components. This article reviews a number of novel techniques, all based in the field of bio-inspired systems, that provide varying degrees of dependability over and above standard designs. In particular, three different techniques are considered: using FPGAs and ideas from developmental biology to create designs that possess emergent fault-tolerant properties, using FPGAs and continuous evolution to circumvent faults as and when they occur, and, finally, we consider a novel ASIC designed and built with bio-inspired systems in mind.", "authors": [{"name": "andy m tyrrell", "link": "http://dl.acm.org/author_page.cfm?id=81100598589"}, {"name": "andrew j greensted", "link": "http://dl.acm.org/author_page.cfm?id=81100636697"}], "title": "Evolving dependability", "citations": [{"Name": "Ronald F. DeMara ", "Country": null, "Affiliation": null}, {"Name": "Kening Zhang ", "Country": null, "Affiliation": null}, {"Name": "Carthik A. Sharma", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "12\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "687\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "united kingdom", "university": "university of york", "affiliation_string": "the university of york heslington uk", "city": "york", "Name": "andy m tyrrell"}, {"country": "united kingdom", "university": "university of york", "affiliation_string": "the university of york heslington uk", "city": "york", "Name": "andrew j greensted"}]}, "Article No.: 5": {"references": ["H. M. Alnuweiri, Constant-Time Parallel Algorithms for Image Labeling on a Reconfigurable Network of Processors, IEEE Transactions on Parallel and Distributed Systems, v.5 n.3, p.320-326, March 1994[doi>10.1109/71.277785]\n", "Dharmavani Bhagavathi , Venkata V. Bokka , Himabindu Gurla , Stephan Olariu , James L. Schwing , Ivan Stojmenovic , Jingyuan Zhang, Time-Optimal Visibility-Related Algorithms on Meshes with Multiple Broadcasting, IEEE Transactions on Parallel and Distributed Systems, v.6 n.7, p.687-703, July 1995[doi>10.1109/71.395398]\n", "Chin, D., Passe, J., Bernard, F., Taylor, H., and Knight, S. 1988. The Princeton engine: A real-time video system simulator. IEEE Trans. Consum. Electr. 32, 2, 285--297.\n", "Covington, M., Crawford, T. M., and Parker, G. J. 2002. Time-resolved measurement of propagating spin-waves in ferromagnetic thin films. Physic. Rev. Lett. 89, 23, 237202-1-4.l.\n", "Cypher, R., Sanz, J. L. C., and Snyder, L. 1987. EREW PRAM and mesh connected computer algorithms for image component labeling. In Proceeding of IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Machine Intelligence. 122--128.\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "Duff, M. J. B. 1982. CLIP4. Special Comput. Architect. Patt. Process. 65--86.\n", "Mary Mehrnoosh Eshaghian, Parallel Algorithms for Image Processing on OMC, IEEE Transactions on Computers, v.40 n.7, p.827-833, July 1991[doi>10.1109/12.83620]\n", "Eshaghian-Wilner, M. M., Flood, A. H., Khitun, A., Stoddart, J. F., and Wang, K. L. 2006. Molecular and nano-scale computing and technology. In Handbook of Innovative Computing. Albert Zomaya, Ed. Springer-Verlag, 477--510.\n", "Mary M. Eshaghian , Lili Hai, An optically interconnected reconfigurable mesh, Journal of Parallel and Distributed Computing, v.61 n.6, p.737-747, June 2001[doi>10.1006/jpdc.2001.1704]\n", "Mary M. Eshaghian-Wilner , Alex Khitun , Shiva Navab , Kang Wang, A nano-scale reconfigurable mesh with spin waves, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128033]\n", "Eshaghian-Wilner, M. M., Khitun, A., Navab, S., and Wang, K. L. 2006. Hierarchical multi-scale architectures with spin waves. In Proceedings of the International Conference on Computing in Nanotechnology (WORLDCOMP'06). Las Vegas, NV. 26--29.\n", "Eshaghian-Wilner, M. M., Kim, K., Nash, G., and Shu, D. B. 1991. Implementation and application of a gated connection network in image understanding architecture. Reconfigurable Massively Parallel Computers, by H. Li and Q. Stout. Prentice Hall.\n", "Eshaghian-Wilner, M. M. and Miller, R. 2004. The systolic reconfigurable mesh. J. Parall. Process. Lett. 14, 3-4, 337--350.\n", "Terry J. Fountain , K. N. Matthews , Michael J. B. Duff, The CLIP7A Image Processor, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.10 n.3, p.310-319, May 1988[doi>10.1109/34.3896]\n", "Hammerstrom, D. W. and Lulich, D. P. 1996. Image processing using one-dimensional processor arrays. IEEE Proceedings 84, 7, 1005--1018.\n", "Martin C. Herbordt , Charles C. Weems , Michael J. Scudder, Nonuniform region processing on SIMD arrays using the coterie network, Machine Vision and Applications, v.5 n.2, p.105-125, March 1992[doi>10.1007/BF02620310]\n", "Ju-wook Jang , Heonchul Park , Viktor K. Prasanna, A Fast Algorithm for Computing a Histogram on Reconfigurable Mesh, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.17 n.2, p.97-106, February 1995[doi>10.1109/34.368177]\n", "Jing-Fu Fu Jenq , Sartaj Sahni, Histogramming on a Reconfigurable Mesh Computer, Proceedings of the 6th International Parallel Processing Symposium, p.425-432, March 01-26, 1992[doi>10.1109/IPPS.1992.223008]\n", "Kalinikos, B. A., Kovshikov, N. G., Kostylev, M. P., and Benner, H. 1998. Parametric frequency conversion with amplification of a weak spin-wave in a ferrite film. IEEE Trans. Magnetics 34, 4, 1393--1395.\n", "Khitun, A., Bao, M., Lee, J-Y., Wang, K. L., Lee, D. W., Wang, S., and Roshchin, I. 2006. Inductively coupled circuits with spin wave bus for information processing. Submitted for publication in IEEE Trans. Electron Devices.\n", "Khitun, A., Ostroumov, R., and Wang, K. L. 2001. Spin-wave utilization in a quantum computer. Physic. Rev. 64, 6, 062304/1--5.\n", "Khitun, A. G., Ostroumov, R., and Wang, K. L. 2003. Feasibility study of the spin-wave quantum network. In Proceedings of the SPIE (The International Society for Optical Engineering) 5023, 449--451.\n", "Khitun, A. and Wang, K. L. 2005. Nano scale computational architectures with spin-wave bus. Superlattices Microstructures 38, 3, 184--200.\n", "Russ Miller , V. K. Prasanna-Kumar , Dionisios Reisis , Quentin F. Stout, Meshes with reconfigurable buses, Proceedings of the fifth MIT conference on Advanced research in VLSI, p.163-178, January 1988, Cambridge, Massachusetts, USA\n", "Russ Miller , V. K. Prasanna-Kumar , Dionisios I. Reisis , Quentin F. Stout, Parallel Computations on Reconfigurable Meshes, IEEE Transactions on Computers, v.42 n.6, p.678-692, June 1993[doi>10.1109/12.277290]\n", "Miller, R. and Stout, Q. F. 1985. Geometric algorithms for digitized pictures on a mesh-connected computer. IEEE Trans. Patt. Analy. Mach. Intell. 7, 216--228.\n", "Ohno, Y., Young, D. K., Beschoten, B., Matsukura, F., Ohno, H., and Awshalom, D. D. 1999. Electrical spin injection in a ferromagnetic semiconductor heterostructure. Nature 402, 6763, 790--792.\n", "Prasanna-Kumar, V. K. and Eshaghian, M. M. 1986. Parallel geometric algorithm for digitized pictures on mesh of trees. In Proceedings of IEEE International Conference on Parallel Processing.\n", "Roska, T. 2001. AnaLogic Wave computers-wave-type algorithms: Canonical description, computer classes, and computational complexity. The IEEE International Symposium on Circuits and Systems. Piscataway, NJ.\n", "Silva, T. J., Lee, C. S., Crawford, T. M., and Rogers, C. T. 1999. Inductive measurement of ultrafast magnetization dynamics in thin-film permalloy. J. Appl. Phys. 85, 11, 7849--7862.\n", "C. C. Weems , S. P. Levitan , A. R. Hanson , E. M. Riseman , J. G. Nash , D. B. Shu, The Image Understanding Architecture, University of Massachusetts, Amherst, MA, 1987\n", "Wu, M., Patton, C. E., and Kalinikos, B. A. 2005. Generation of spin wave envelope solitons through modulational instability, integrable systems, and applications. International Conference on Nonlinear Waves.\n"], "doi": "doi>10.1145/1265949.1265951", "ref_links": {}, "abstract": "In this article, we present a nanoscale reconfigurable mesh which is interconnected by ferromagnetic spin-wave buses. In this architecture, unlike the traditional spin-based nano structures which transmit charge, waves are transmitted. As a result, the power consumption of the proposed modules can be low. This reconfigurable mesh, while requiring the same number of switches and buses as the standard reconfigurable mesh, is capable of simultaneously transmitting N waves on each of the spin-wave buses. Because of this highly parallel feature, very fast and fault-tolerant algorithms can be designed. To illustrate the superior performance of the proposed spin-wave reconfigurable mesh, we present three fast labeling algorithms.", "authors": [{"name": "mary m eshaghian-wilner", "link": "http://dl.acm.org/author_page.cfm?id=81312482191"}, {"name": "alex khitun", "link": "http://dl.acm.org/author_page.cfm?id=81312481176"}, {"name": "shiva navab", "link": "http://dl.acm.org/author_page.cfm?id=81333490148"}, {"name": "kang l wang", "link": "http://dl.acm.org/author_page.cfm?id=81323497400"}], "title": "The spin-wave nanoscale reconfigurable mesh and the labeling problem", "citations": [{"Name": "Mary M. Eshaghian-Wilner ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "8\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "531\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles los angeles ca and foley  lardner llp", "city": "california", "Name": "mary m eshaghian-wilner"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles los angeles ca", "city": "california", "Name": "alex khitun"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles los angeles ca and broadcom corporation", "city": "california", "Name": "shiva navab"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles los angeles ca", "city": "california", "Name": "kang l wang"}]}, "Article No.: 6": {"references": ["D. Aharonov , M. Ben-Or, Fault-tolerant quantum computation with constant error, Proceedings of the twenty-ninth annual ACM symposium on Theory of computing, p.176-188, May 04-06, 1997, El Paso, Texas, USA[doi>10.1145/258533.258579]\n", "Algirdas Avizienis , Jean-Claude Laprie , Brian Randell , Carl Landwehr, Basic Concepts and Taxonomy of Dependable and Secure Computing, IEEE Transactions on Dependable and Secure Computing, v.1 n.1, p.11-33, January 2004[doi>10.1109/TDSC.2004.2]\n", "Michael Butts , Andr\u00e9e DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774636]\n", "Richard Canham , Andy Tyrrell, An Embryonic Array with Improved Efficiency and Fault Tolerance, Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, p.275, July 09-11, 2003\n", "Jiri Gaisler, Evaluation of a 32-bit Microprocessor with Built-In Concurrent Error-Detection, Proceedings of the 27th International Symposium on Fault-Tolerant Computing (FTCS '97), p.42, June 25-27, 1997\n", "Goldstein, S. C. 2004. The challenges and opportunities of nanoelectronics. In Proceedings of the 29th Annual Government Microcircuit Applications and Critical Technology Conference (GOMACTech-04). Monterey, CA.\n", "Gottesman, D. 1996. Class of quantum error-correcting codes saturating the quantum Hamming bound. Physical Rev. A54, 3, 1862--1868.\n", "Ifip WG10.4. http://www.dependability.org/wg10.4/\n", "Itrs. 2004. International technology roadmap for semiconductors, emerging research devices. http://www.itrs.net/Common/2004Update/2004_05_ERD.pdf\n", "Barry W. Johnson, Design & analysis of fault tolerant digital systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1988\n", "Knill, E., Laflamme, R., and Zurek, W. H. 1998. Resilient quantum computation: Error models and thresholds. In Proceedings of the Royal Society, Mathematical, Physical and Engineering Sciences. vol. 454, 365--384.\n", "J.C. C. Laprie , A. Avizienis , H. Kopetz, Dependability: Basic Concepts and Terminology, Springer-Verlag New York, Inc., Secaucus, NJ, 1992\n", "Liden, P., Dahlgren, P., Johansson, R., and Karlsson, J. 1994. On latching probability of particle induced transients in combinational networks. In Proceedings of the International Symposium on Fault-Tolerant Computing (FTCS-24). 340--349.\n", "Mange, D., Sipper, M., Stauffer, A., and Tempesti, G. 2000. Toward robust integrated circuits: The embryonics approach. Proceedings of the IEEE 4, 88, 516--541.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Cesar Ortega , Andy Tyrrell, Reliability Analysis in Self-Repairing Embryonic Systems, Proceedings of the 1st NASA/DOD workshop on Evolvable Hardware, p.120, July 19-21, 1999\n", "O'connor, P. D. T. 2002. Practical Reliability Engineering. John Wiley & Sons.\n", "Preskill, J. 1998. Fault tolerant quantum computation. In Introduction to Quantum Computation, H. K. Lo, S. Popescu and T. P. Spiller, Eds. World Scientific Publishing, Hackensack, NJ.\n", "Lucian Prodan , Mihai Udrescu , Mircea Vladutiu, A dependability perspective on emerging technologies, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128049]\n", "Prodan, L. 2005. Self-repairing memory arrays inspired by biological processes. Ph.D. thesis, Politehnica University of Timisoara, Romania.\n", "Prodan, L., Udrescu, M., and Vladutiu, M. 2005. Survivability analysis in embryonics: A new perspective. In Proceedings of the NASA/DoD Conference on Evolvable Hardware. IEEE Computer Society Press, Los Alamitos, CA, 280--289.\n", "Prodan, L., Udrescu, M., Vladutiu, M. 2004. Self-repairing embryonic memory arrays. In Proceedings of the NASA/DoD Conference on Evolvable Hardware. IEEE Computer Society Press, Los Alamitos, CA, 130--137.\n", "Lucian Prodan , Gianluca Tempesti , Daniel Mange , Andr\u00e9 Stauffer, Embryonics: electronic stem cells, Proceedings of the eighth international conference on Artificial life, p.101-105, December 09-13, 2002\n", "Lucian Prodan , Gianluca Tempesti , Daniel Mange , Andr\u00e9 Stauffer, Embryonics: Artificial Cells Driven by Artificial DNA, Proceedings of the 4th International Conference on Evolvable Systems: From Biology to Hardware, p.100-111, October 03-05, 2001\n", "Prodan, L., Tempesti, G., Mange, D., and Stauffer, A. 2000. Biology meets electronics: The path to a bio-inspired FPGA. In Proceedings of the 3rd International Conference on Evolvable Systems (ICES'00). Lecture Notes in Computer Science, vol. 1801, Springer, Berlin, Germany, 187--196.\n", "T. R. N. Rao , E. Fujiwara, Error-control coding for computer systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1989\n", "Rimen, M., Ohlsson, J., Karlsson, J., Jenn, E., and Arlat, J. 1992. Validation of fault tolerance by fault injection in VHDL simulation models. LAAS rep. 92--69.\n", "Rimen, M., Ohlsson, J., Karlsson, J., Jenn, E., and Arlat, J. 1993. Design guidelines of a VHDL-based simulation tool for the validation of fault tolerance. LAAS rep. 93170 (Esprit Basic Research Action No. 6362).\n", "Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002\n", "Shor, P. 1996. Fault-tolerant quantum computation. arXiv.org:quant-ph/9605011.\n", "Shor, P. 1994. Algorithms for quantum computation: Discrete logarithms and factoring. In Proceedings of the 35th Symposium on Foundations of Computer Science. 124--134.\n", "Sipper, M., Mange, D., and Stauffer, A. 1997. Ontogenetic hardware. BioSyst. 44, 3, 193--207.\n", "M. Sipper , E. Sanchez , D. Mange , M. Tomassini , A. Perez-Uribe , A. Stauffer, A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems, IEEE Transactions on Evolutionary Computation, v.1 n.1, p.83-97, April 1997[doi>10.1109/4235.585894]\n", "Sre. Society of reliability engineers. http://www.sre.org/pubs/.\n", "Steane, A. 1996. Multiple particle interference and quantum error correction. In Proceedings of the Mathematical, Physical and Engineering Sciences 452, 1954, 2551--2577.\n", "Tempesti, G. 1998. A self-repairing multiplexer-based FPGA inspired by biological processes. Ph.D. thesis 1827, Logic Systems Laboratory, The Swiss Federal Institute of Technology, Lausanne, Switzerland.\n", "Gianluca Tempesti , Daniel Mange , Enrico Petraglio , Andre Stauffer , Yann Thoma, Developmental Processes in Silicon: An Engineering Perspective, Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, p.265, July 09-11, 2003\n", "Udrescu, M. 2005. Quantum circuits engineering: Efficient simulation and reconfigurable quantum hardware. Ph.D. thesis, Politehnica University of Timisoara, Romania.\n", "Mihai Udrescu , Lucian Prodan , Mircea Vladutiu, The Bubble Bit Technique as Improvement of HDL-Based Quantum Circuits Simulation, Proceedings of the 38th annual Symposium on Simulation, p.217-224, April 04-06, 2005[doi>10.1109/ANSS.2005.43]\n", "Mihai Udrescu , Lucian Prodan , Mircea Vl\u01cedu\u0163iu, Improving quantum circuit dependability with reconfigurable quantum gate arrays, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062286]\n", "Mihai Udrescu , Lucian Prodan , Mircea Vl\u01cedutiu, Using HDLs for describing quantum circuits: a framework for efficient quantum algorithm simulation, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977107]\n", "John Von Neumann , Paul M. Churchland , Klara Von Neumann, The  Computer and the Brain, Yale University Press, New Haven, CT, 2000\n", "John Von Neumann , Arthur W. Burks, Theory of Self-Reproducing Automata, University of Illinois Press, Champaign, IL, 1966\n", "Von Neumann, J. 1956. Probabilistic logic and the synthesis of reliable organisms from unreliable components. In Automata Studies, Annals of Mathematical Studies 34, C. E. Shannon, J. Mccarthy, Eds. Princeton University Press, Princeton, NJ, 43--98.\n", "George F. Viamontes , Igor L. Markov , John P. Hayes, High-Performance QuIDD-Based Simulation of Quantum Circuits, Proceedings of the conference on Design, automation and test in Europe, p.21354, February 16-20, 2004\n", "Yu, Y. and Johnson, B. W. 2002. A perspective on the state of research on fault injection techniques. Tech. rep. UVA-CSCS-FIT-001, University of Virginia.\n", "Zalka, C. 1997. Threshold estimate for fault tolerant quantum computing. Arxiv preprint quantum-ph/9612028.\n"], "doi": "doi>10.1145/1265949.1265952", "ref_links": {"7": "http://www.dependability.org/wg10.4/", "8": "http://www.itrs.net/Common/2004Update/2004_05_ERD.pdf", "33": "http://www.sre.org/pubs/."}, "abstract": "As current microelectronics will reach their physical limits within the foreseeable future, emerging technologies may offer a solution for maintaining the trends to increase computing performance. Biologically-inspired and quantum computing represent two emerging technology vectors for novel computing architectures within nanoelectronics. However, potential benefits will come at the cost of increased device sensitivity to the surrounding environment. This article provides a dependability perspective over these technologies from a designer's standpoint. Maintaining or increasing the dependability of unconventional computational processes is discussed in two different contexts, a bio-inspired computing architecture (theEmbryonicsproject) and a quantum computational architecture (theQUERISTproject).", "authors": [{"name": "lucian prodan", "link": "http://dl.acm.org/author_page.cfm?id=81100466940"}, {"name": "mihai udrescu", "link": "http://dl.acm.org/author_page.cfm?id=81100383070"}, {"name": "oana boncalo", "link": "http://dl.acm.org/author_page.cfm?id=81330488860"}, {"name": "mircea vladutiu", "link": "http://dl.acm.org/author_page.cfm?id=81100187503"}], "title": "Design for dependability in emerging technologies", "citations": [{"Name": "Lucian Prodan ", "Country": "czech republic", "Affiliation": null}, {"Name": "Mihai Udrescu ", "Country": "czech republic", "Affiliation": null}, {"Name": "Mircea Vladutiu", "Country": "czech republic", "Affiliation": null}, {"Name": "Fault-Tolerant Memory Design and Partitioning Issues in Embryonics", "Country": "czech republic", "Affiliation": null}, {"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "31\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "1123\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "Romania", "university": null, "affiliation_string": "politehnica university of timisoara timisoara romania", "city": "timisoara", "Name": "lucian prodan"}, {"country": "Romania", "university": null, "affiliation_string": "politehnica university of timisoara timisoara romania", "city": "timisoara", "Name": "mihai udrescu"}, {"country": "Romania", "university": null, "affiliation_string": "politehnica university of timisoara timisoara romania", "city": "timisoara", "Name": "oana boncalo"}, {"country": "Romania", "university": null, "affiliation_string": "politehnica university of timisoara timisoara romania", "city": "timisoara", "Name": "mircea vladutiu"}]}, "Article No.: 4": {"references": [], "doi": "doi>10.1145/1265949.1265950", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "sally a mckee", "link": "http://dl.acm.org/author_page.cfm?id=81100502732"}], "title": "Editorial to special issue on reliable computing", "citations": [{"Name": "Valeriu Beiu ", "Country": null, "Affiliation": null}, {"Name": "Basheer A. M. Madappuram ", "Country": null, "Affiliation": null}, {"Name": "Peter M. Kelly ", "Country": null, "Affiliation": null}, {"Name": "Liam J. McDaid", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "8\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "502\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "cornell university", "city": null, "Name": "sally a mckee"}]}, "Article No.: 9": {"references": ["Henk Corporaal, Microprocessor Architectures: From VLIW to Tta, John Wiley & Sons, Inc., New York, NY, 1997\n", "Henk Corporaal , Hans (J.M.) Mulder, MOVE: a framework for high-performance processor design, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.692-701, November 18-22, 1991, Albuquerque, New Mexico, USA[doi>10.1145/125826.126159]\n", "Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science 280, 5370, 1716--1721.\n", "Kuekes, P. 1999. Molecular manufacturing: Beyond moore's law. In Proceedigns of Field-Programmable Custom Computing Machines (FCCM'99). Napa, CA.\n", "Jes\u00fas Ib\u00e1\u00f1ez , Daniel Anabitarte , Iker Azpeitia , Oscar Barrera , Arkaitz Barrutieta , Haritz Blanco , Francisco Echarte, Self-Inspection Based Reproduction in Cellular Automata, Proceedings of the Third European Conference on Advances in Artificial Life, p.564-576, June 04-06, 1995\n", "Laing, R. 1977. Automaton models of reproduction by self-inspection. J. Theoret. Bio. 66, 437--456.\n", "Lee, C. Y. 1961. An algorithm for path connections and its applications. IRE Trans. Elect. Comput. EC-10, 3, 346--365.\n", "Mange, D., Sipper, M., and Marchal, P. 1999. Embryonic electronics. BioSystems 51, 3, 145--152.\n", "Mange, D., Sipper, M., Stauffer, A., and Tempesti, G. 2000. Towards robust integrated circuits: The embryonics approach. Proceedings of the IEEE. 88, 4, 516--541.\n", "Mange, D., Stauffer, A., Petraglio, E., and Tempesti, G. 2004a. Embryonic machines that divide and differentiate. Lecture Notes in Computer Science, vol. 3141, Springer-Verlag, Berlin, Germany. 328--343.\n", "Mange, D., Stauffer, A., Petraglio, E., and Tempesti, G. 2004b. Self-replicating loop with universal construction. Physica D 191, 1--2, 178--192.\n", "Mange, D. and Tomassini, M., Eds. 1998. Bio-Inspired Computing Machines: Towards Novel Computational Architectures. Presses Polytechniques et Universitaires Romandes, Lausanne, Switzerland.\n", "Merkle, R. C. 1998. Making smaller, faster, cheaper computers. Proceedings of the IEEE. 86, 11, 2384--2386.\n", "J. M.  Moreno Arostegui , J. Cabestany , E. Sanchez, An In-System Routing Strategy For Evolvable Hardware Programmable Platforms, Proceedings of the The 3rd NASA/DoD Workshop on Evolvable Hardware, p.157, July 12-14, 2001\n", "Nicolaidis, M. 1998. Future trends in online testing: A new VLSI design paradigm&quest; IEEE Design Test Comput. 15, 4, 15.\n", "S. R. Park , W. Burleson, Configuration cloning: exploiting regularity in dynamic DSP architectures, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.81-89, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296433]\n", "Jo\u00ebl Rossier , Yann Thoma , Pierre-Andr\u00e9 Mudry , Gianluca Tempesti, MOVE processors that self-replicate and differentiate, Proceedings of the Second international conference on Biologically Inspired Approaches to Advanced Information Technology, January 26-27, 2006, Osaka, Japan[doi>10.1007/11613022_15]\n", "Eduardo Sanchez , Daniel Mange , Moshe Sipper , Marco Tomassini , Andr\u00e9s P\u00e9rez-Uribe , Andr\u00e9 Stauffer, Phylogeny, Ontogeny, and Epigenesis: Three Sources of Biological Inspiration for Softening Hardware, Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware, p.35-54, October 07-08, 1996\n", "Moshe Sipper , Daniel Mange , Eduardo Sanchez, Quo Vadis evolvable hardware?, Communications of the ACM, v.42 n.4, p.50-56, April 1999[doi>10.1145/299157.299171]\n", "M. Sipper , E. Sanchez , D. Mange , M. Tomassini , A. Perez-Uribe , A. Stauffer, A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems, IEEE Transactions on Evolutionary Computation, v.1 n.1, p.83-97, April 1997[doi>10.1109/4235.585894]\n", "Service, R. F. 1999. Organic molecule rewires chip design. Science 285, 5426, 313--315.\n", "Tabak, D. and Lipovski, G. J. 1980. MOVE architecture in digital controllers. IEEE Trans. Comput. C-29, 180--190.\n", "Tempesti, G. 1998. A self-repairing multiplexer-based FPGA inspired by biological porocesses. Ph.D. thesis 1827, EPFL, Lausanne.\n", "Gianluca Tempesti , Daniel Mange , Andr\u00e9 Stauffer, A robust multiplexer-based FPGA inspired by biological systems, Journal of Systems Architecture: the EUROMICRO Journal, v.43 n.10, p.719-733, Sept. 1997[doi>10.1016/S1383-7621(94)00312-2]\n", "Tempesti, G. and Teuscher, C. 2003. Biology goes digital. Xcell 47, 40--45.\n", "Andy M. Tyrrell , Eduardo Sanchez , Dario Floreano , Gianluca Tempesti , Daniel Mange , Juan-Manuel Moreno , Jay Rosenberg , Alessandro E. P. Villa, POEtic tissue: an integrated architecture for bio-inspired hardware, Proceedings of the 5th international conference on Evolvable systems: from biology to hardware, March 17-20, 2003, Trondheim, Norway\n", "IEEE Design & Test Staff, A D&T; Roundtable: Online Test, IEEE Design & Test, v.16 n.1, p.80-86, January 1999[doi>10.1109/MDT.1999.748810]\n", "John Von Neumann , Arthur W. Burks, Theory of Self-Reproducing Automata, University of Illinois Press, Champaign, IL, 1966\n", "Watkins, G. D. 1998. Novel electronic circuitry. In Proceedings of the IEEE. 86, 11, 2383.\n", "Wolpert, L. 1991. The Triumph of the Embryo. Oxford University Press.\n", "Yervant Zorian, Testing the monster chip, IEEE Spectrum, v.36 n.7, p.54-60, July 1999[doi>10.1109/6.774966]\n"], "doi": "doi>10.1145/1265949.1265955", "ref_links": {}, "abstract": "The multicellular structure of biological organisms and the interpretation in each of their cells of a chemical program (the DNA string orgenome) is the source of inspiration for the Embryonics (embryonic electronics) project, whose final objective is the design of highly robust integrated circuits, endowed with properties usually associated with the living world: self-repair and self-replication. In this article, we provide an overview of our latest research in the domain of the self-replication of processing elements within a programmable logic substrate, a key prerequisite for achieving system-level fault tolerance in our bio-inspired approach.", "authors": [{"name": "gianluca tempesti", "link": "http://dl.acm.org/author_page.cfm?id=81100444482"}, {"name": "daniel mange", "link": "http://dl.acm.org/author_page.cfm?id=81100032987"}, {"name": "pierre-andre mudry", "link": "http://dl.acm.org/author_page.cfm?id=81100279207"}, {"name": "joel rossier", "link": "http://dl.acm.org/author_page.cfm?id=81333490491"}, {"name": "andre stauffer", "link": "http://dl.acm.org/author_page.cfm?id=81100395379"}], "title": "Self-replicating hardware for reliability: The embryonics project", "citations": [{"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "19\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "751\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "united kingdom", "university": "university of york", "affiliation_string": "university of york heslington york uk", "city": "york", "Name": "gianluca tempesti"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique federale de lausanne epfl lausanne switzerland", "city": "palaiseau", "Name": "daniel mange"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique federale de lausanne epfl lausanne switzerland", "city": "palaiseau", "Name": "pierre-andre mudry"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique federale de lausanne epfl lausanne switzerland", "city": "palaiseau", "Name": "joel rossier"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique federale de lausanne epfl lausanne switzerland", "city": "palaiseau", "Name": "andre stauffer"}]}}, "date": {"month": "July", "year": "2007"}}}, "Volume9": {"Issue4": {"articles": {"Article No.: 29": {"references": ["Marco Aldinucci , Massimiliano Meneghin , Massimo Torquati, Efficient Smith-Waterman on Multi-core with FastFlow, Proceedings of the 2010 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, p.195-199, February 17-19, 2010[doi>10.1109/PDP.2010.93]\n", "Altschul, S., Gish, W., Miller, W., Myers, E., and Lipmanl, D. 1990. Basic local alignment search tool.J. Molec. Biol. 215, 403--410.\n", "Federico Angiolini , M. Haykel Ben Jamaa , David Atienza , Luca Benini , Giovanni De Micheli, Interactive presentation: Improving the fault tolerance of nanometric PLA designs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Ao, T., Hartinger, K., Alluri, P., and Wilmsen, C. 2003. A biosequence processor based on free-space optical interconnect.IEEE J. Select. Topics Quantum Electron. 9, 2, 565--570.\n", "Benkrid, K., Liu, Y., and Benkrid, A. 2007. High performance biosequence database scanning using fpgas. InProceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing. 361--364.\n", "Khaled Benkrid , Ying Liu , AbdSamad Benkrid, A highly parameterized and efficient FPGA-based skeleton for pairwise biological sequence alignment, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.561-570, April 2009[doi>10.1109/TVLSI.2008.2005314]\n", "Brodkin, J. 2011. 10,000-core linux supercomputer built in amazon cloud. http://www.networkworld.com/news/2011/040611-linux-supercomputer.html.\n", "Csaba, G. and Porod, W. 2002. Simulation of filed coupled computing architectures based on magnetic dot arrays.J. Comput. Electron. 1, 87--91.\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Giovanni De Micheli, An outlook on design technologies for future integrated systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.6, p.777-790, June 2009[doi>10.1109/TCAD.2009.2021008]\n", "Michael Farrar, Striped Smith--Waterman speeds database searches six times over other SIMD implementations, Bioinformatics, v.23 n.2, p.156-161, January 2007[doi>10.1093/bioinformatics/btl582]\n", "FETToy. 2005. FETToy 2.0 source code download. http://nanohub.org/resources/107.\n", "Flatte, M. 2007. Spintronics.IEEE Trans. Electron. Devices 54, 5, 907--920.\n", "Frache, S., Graziano, M., and Zamboni, M. 2010. A flexible simulation methodology and tool for nanoarray-based architectures. InProceedings of the IEEE International Conference on Computer Design (ICCD\u201910).60--67.\n", "Stefano Frache , Luca Gaetano Amaru , Mariagrazia Graziano , Maurizio Zamboni, Nanofabric power analysis: Biosequence alignment case study, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.91-98, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941489]\n", "Frache, S., Chiabrando, D., Graziano, M., Enrico, E., Boarino, L., and Zamboni, M. 2012a. Silicon nanoarray circuits design, modeling, simulation and fabrication. InProceedings of the IEEE Nanotechnology Conference.\n", "Frache, S., Chiabrando, D., Graziano, M., Riente, F., Turvani, G., and Zamboni, M. 2012b. Topolinano: Nanoarchitectures design made real. InProceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u201912). 160--167.\n", "Mariagrazia Graziano , Marco Vacca , Davide Blua , Maurizio Zamboni, Asynchrony in Quantum-Dot Cellular Automata Nanocomputation: Elixir or Poison?, IEEE Design & Test, v.28 n.5, p.72-83, September 2011[doi>10.1109/MDT.2011.98]\n", "Green, J. E., Choi, J. W., Boukai, A., Bunimovich, Y., Johnston-Halperin, E., Delonno, E., Luo, Y., Sheriff, B. A., Xu, K., Shikshin, Y., Tseng, H.-R., Stoddart, J. F., and Heath, J. R. 2007. A 160-kilobit molecular memory electronic memory patterned at 1011 bits per square centimeter.Nature 445, 414--417.\n", "Hasan, L. and Al-Ars, Z. A. 2011.An Overview of Hardware-Based Acceleration of Biological Sequence Alignment. InTec.\n", "Hasan, L., Kenti, M., and Al-Ars, Z. 2011. Dopa: Gpu-based protein alignment using database and memory access optimizations.BMC Res. Not. 4, 261.\n", "Martin C. Herbordt , Josh Model , Yongfeng Gu , Bharat Sukhwani , Tom VanCourt, Single Pass, BLAST-Like, Approximate String Matching on FPGAs, Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.217-226, April 24-26, 2006[doi>10.1109/FCCM.2006.64]\n", "Arpith Jacob , Joseph Lancaster , Jeremy Buhler , Roger D. Chamberlain, FPGA-accelerated seed generation in Mercury BLASTP, Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.95-106, April 23-25, 2007[doi>10.1109/FCCM.2007.32]\n", "Lau, C. N., Stewart, D. R., Williams, R. S., and Bockrath, M. 2004. Direct observation of nanoscale switching centers in metal/molecule/metal structures.Nano Lett. 4, 569--572.\n", "Lavenier, D., Xinchun, L., and Georges, G. 2006. Seed-based genomic sequence comparison using a fpga/flash accelerator. InProceedings of the IEEE International Conference on Field Programmable Technology (FPT\u201906). 41--48.\n", "Lent, C., Tougaw, P., Porod, W., and Bernstein, G. 1993. Quantum cellular automata.Nanotechnol. 4, 49--57.\n", "Liu, Y., Schmidt, B., and Maskell, D. 2010. Cudasw++2.0: Enhanced smith-waterman protein database search on cuda-enabled gpus based on simt and virtualized simd abstractions.BMC Res. Not. 3, 1.\n", "Lloyd, S. and Snell, Q. O. 2011. Accelerated large-scale multiple sequence alignment.BMC Bioinf. 12, 466.\n", "Lu, U. and Lent, C. 2005. Theoretical study of molecular quantum-dot cellular automata.J. Comput. Electron. 4, 115--118.\n", "Lu, W. and Lieber, C. M. 2006. Semiconductor nanowires.J. Phys. D: Appl. Phys. 39, 387--406.\n", "Luo, Y., Collier, C. P., Jeppesen, J. O., Nielsen, K. A., Deionno, E., Ho, G., Perkins, J., Tseng, H.-R., Yamamoto, T., Stoddart, J. F., and Heath, J. R. 2002. Two-dimensional molecular electronics circuits.Chem. Phys. Chem. 3, 6, 519--525.\n", "Majumdar, K., Bhat, N., Majhi, P., and Jammy, R. 2010. Effects of parasitics and interface traps on ballistic nanowire fet in the ultimate quantum capacitance limit.IEEE Trans. Electron Devices 57, 9, 2264--2273.\n", "Manavski, S. A. and Valle, G. 2008. Cuda compatible gpu cards as efficient hardware accelerators for smith-waterman sequence alignment.BMC Bioinf. 9, 2.\n", "Maurizio Martina , Guido Masera, Turbo NOC: a framework for the design of network-on-chip-based turbo decoder architectures, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.10, p.2776-2789, October 2010[doi>10.1109/TCSI.2010.2046257]\n", "Xiandong Meng , Vipin Chaudhary, A High-Performance Heterogeneous Computing Platform for Biological Sequence Analysis, IEEE Transactions on Parallel and Distributed Systems, v.21 n.9, p.1267-1280, September 2010[doi>10.1109/TPDS.2009.165]\n", "Narayanan, P., Wang, T., Leuchtenburg, M., and Moritz, C. 2008. Image processing architecture for semiconductor nanowire based fabrics. InProceedings of the 8th IEEE Conference on Nanotechnology (NANO\u201908).677--680.\n", "Narayanan, P., Park, K. W., Chui, C. O., and Moritz, C. 2009. Manufacturing pathway and associated challenges for nanoscale computational systems. InProceedings of the 9th IEEE Conference on Nanotechnology (IEEE-NANO\u201909). 119--122.\n", "NVIDIA. 2011. Cuda programming guide. Version 3.2. http://docs.nvidia.com/cuda/index.html.\n", "Pearson, W. 1995. Comparison of methods for searching protein sequence databases.Protein Sci. 4, 1145--1160.\n", "Pulimeno, A., Graziano, M., Demarchi, D., and Piccinini, G. 2012a. Towards a molecular qca wire: Simulation of write-in and read-out systems.Solid-State Electron. 77, 101--107.\n", "Azzurra Pulimeno , Mariagrazia Graziano , Gianluca Piccinini, UDSM trends comparison: from technology roadmap to UltraSparc Niagara2, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.7, p.1341-1346, July 2012[doi>10.1109/TVLSI.2011.2148183]\n", "Rognes, T. 2011. Faster smith-waterman database searches with inter-sequence simd parallelisation.BMC Bioinf. 12, 221.\n", "Schatz, M. C., Trapnell, C., Delcher, A. L., and Varshney, A. 2007. High-throughput sequence alignment using graphics processing units.BMC Bioinf. 8, 474.\n", "Semiconductor Industry Association. 2010. International technology roadmap of semiconductors, 2010 update, emerging research devices chapter. http://public.itrs.net.\n", "Singh, N., Agarwal, A., Bera, L. K., Liow, T. Y., Yang, R., Rustagi, S. C., Tung, C., Kumar, R., Lo, G. Q., Balasubramanian, N., and Kwong, D.-L. 2006. High-performance fully depleted silicon nanowire (diameter 5 nm) gate-all-around cmos devices.IEEE Electron Device Lett. 29, 6, 383--386.\n", "Smith, T. and Waterman, M. S. 1981. Identification of common molecular subsequences.J. Molec. Biol. 147.\n", "Ciprian Teodorov , Pritish Narayanan , Loic Lagadec , Catherine Dezan, Regular 2D NASIC-based architecture and design space exploration, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.70-77, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941486]\n", "Urgese, G., Graziano, M., Vacca, M., Awais, M., Frache, S., and Zamboni, M. 2012. Protein alignment hw/sw optimizations. InProceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS\u201912).145--148.\n", "Marco Vacca , Mariagrazia Graziano , Maurizio Zamboni, Asynchronous Solutions for Nanomagnetic Logic Circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.4, p.1-18, December 2011[doi>10.1145/2043643.2043645]\n", "Vacca, M., Graziano, M., and Zamboni, M. 2012. Majority voter full characterization for nanomagnet logic circuits.IEEE Trans. Nanotech. 11, 5, 940--947.\n", "Wang, K., Khitun, A., and Galatsis, K. 2007. More than moore\u2019s law: Nanofabrics and architectures. InProceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM\u201907). 139--143.\n", "Wang, K., Ovchinnikov, I., Khitun, A., and Bao, M. 2008. Comparison of spintronics and nanoelectronics for information processing. InProceedings of the 9th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT\u201908). 544--548.\n", "Xia, F., Dou, Y., Lei, G., and Tan, Y. 2011. Fpga accelerator for protein secondary structure prediction based on the gor algorithm. InProceedings of the 9th Asia Pacific Bioinformatics Conference (APBC 2011).\n", "Zhirnov, V. V and Cavin, R. K. 2006. Molecular electronics: Chemistry of molecules or physics of contacts?Nature Mater. 5, 11--12.\n"], "doi": "doi>10.1145/2504774", "ref_links": {"37": "http://docs.nvidia.com/cuda/index.html.", "43": "http://public.itrs.net.", "6": "http://www.networkworld.com/news/2011/040611-linux-supercomputer.html.", "11": "http://nanohub.org/resources/107."}, "abstract": "Biosequence alignment recently received an increasing support from both commodity and dedicated hardware platforms. Processing capabilities are constantly rising, but still not satisfying the limitless requirements of this application. We give an insight on the contribution to this need that can possibly be expected from emerging technology devices and architectures, focusing as an example on nanofabrics based on silicon nanowires. By varying a few parameters we explore the solution space, and demonstrate with proper figures of merit how this family of beyond CMOS structures could be considered as the effective disruptive technology for biosequence analysis applications.", "authors": [{"name": "mariagrazia graziano", "link": "http://dl.acm.org/author_page.cfm?id=81100476319"}, {"name": "stefano frache", "link": "http://dl.acm.org/author_page.cfm?id=81490688262"}, {"name": "maurizio zamboni", "link": "http://dl.acm.org/author_page.cfm?id=81100609158"}], "title": "A Hardware Viewpoint on Biosequence Analysis: What\u2019s Next?", "citations": [], "Metrics": {"Downloads (12 months)": "35\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "201\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "politecnico di torino", "city": null, "Name": "mariagrazia graziano"}, {"country": null, "university": null, "affiliation_string": "politecnico di torino", "city": null, "Name": "stefano frache"}, {"country": null, "university": null, "affiliation_string": "politecnico di torino", "city": null, "Name": "maurizio zamboni"}]}, "Article No.: 30": {"references": ["Agapakis, C. M. and Silver, P. A. 2010. Modular electron transfer circuits for synthetic biology: Insulation of an engineered biohydrogen pathway.Bioengin. Bugs 1, 6, 413--418.\n", "Alterovitz, G., Muso, T., and Ramoni, M. F. 2009. The challenges of informatics in synthetic biology: From biomolecular networks to artificial organisms.Briefings Bioinf. 11, 1, 80--95.\n", "Andrianantoandro, E., Basu, S., Karig, D. K., and Weiss, R. 2006. Synthetic biology: New engineering rules for an emerging discipline.Molecular Syst. Biol. 2.\n", "Balagadd\u00e9, F. K., You, L., Hansen, C. L., Arnold, F. H., and Quake, S. R. 2005. Long-term monitoring of bacteria undergoing programmed population control in a microchemostat.Sci. 309, 5731, 137--140.\n", "Balagadd\u00e9, F. K., Song, H., Ozaki, J., Collins, C. H., Barnet, M., Arnold, F. H., Quake, S. R., and You, L. 2008. A synthetic Escherichia coli predator--prey ecosystem.Molec. Syst. Biol. 4.\n", "Gr\u00e9gory Batt , Boyan Yordanov , Ron Weiss , Calin Belta, Robustness analysis and tuning of synthetic gene networks, Bioinformatics, v.23 n.18, p.2415-2422, September 2007[doi>10.1093/bioinformatics/btm362]\n", "Jacob Beal , Jonathan Bachrach, Cells Are Plausible Targets for High-Level Spatial Languages, Proceedings of the 2008 Second IEEE International Conference on Self-Adaptive and Self-Organizing Systems Workshops, p.284-291, October 20-24, 2008[doi>10.1109/SASOW.2008.14]\n", "Beal, J., Lu, T., and Weiss, R. 2011. Automatic compilation from high-level biologically-oriented programming language to genetic regulatory networks.PLoS One 6, 8, e22490.\n", "Belkin, S. 2003. Microbial whole-cell sensing systems of environmental pollutants.Current Opinion Microbiol. 6, 3, 206--212.\n", "Bennett, M. R. and Hasty, J. 2009. Microfluidic devices for measuring gene network dynamics in single cells.Nature Rev. Genet. 10, 9, 628--638.\n", "Ben-Yoav, H., Biran, A., Pedahzur, R., Belkin, S., Buchinger, S., Reifferscheid, G., and Shacham-Diamand, Y. 2009a. A whole cell electrochemical biosensor for water genotoxicity bio-detection.Electrochimica Acta 54, 25, 6113--6118.\n", "Ben-Yoav, H., Elad, T., Shlomovits, O., Belkin, S., and Shacham-Diamand, Y. 2009b. Optical modeling of bioluminescence in whole cell biosensors.Biosensors Bioelectron. 24, 7, 1969--1973.\n", "BIOFAB International Open Facility Advancing Biotechnology (BIOFAB). 2012. http://biofab.org/.\n", "Biran, I., Klimentiy, L., Hengge-Aronis, R., Ron, E. Z., and Rishpon, J. 1999. On-line monitoring of gene expression.Microbiol. 145, 8, 2129--2133.\n", "Biran, I., Babai, R., Levcov, K., Rishpon, J., and Ron, E. Z. 2000. Online and in situ monitoring of environmental pollutants: Electrochemical biosensing of cadmium.Environ. Microbiol. 2, 3, 285--290.\n", "Bolton, E. K., Sayler, G. S., Nivens, D. E., Rochelle, J. M., Ripp, S., and Simpson, M. L. 2002. Integrated CMOS photodetectors and signal processing for very low-level chemical sensing with the bioluminescent bioreporter integrated circuit.Sensors Actuators B Chem. 85, 1--2, 179--185.\n", "Bretschger, O., Obraztsova, A., Sturm, C. A., Chang, I. S., Gorby, Y. A., Reed, S. B., Culley, D. E., Reardon, C. L., Barua, S., Romine, M. F., Zhou, J., Beliaev, A. S., Bouhenni, R., Saffarini, D., Mansfeld, F., Kim, B. H., Fredrickson, J. K., and Nealson, K. H. 2007. Current production and metal oxide reduction by shewanella oneidensis MR-1 wild type and mutants.Appl. Environ. Microbiol. 73, 21, 7003--7012.\n", "Brutinel, E. D. and Gralnick, J. A. 2011. Shuttling happens: Soluble flavin mediators of extracellular electron transfer in shewanella.Appl. Microbiol. Biotechnol. 93, 1, 3653--3660.\n", "Canton, B., Labno, A., and Endy, D. 2008. Refinement and standardization of synthetic biological parts and devices.Nature Biotechnol. 26, 7, 787--793.\n", "Ceroni, F., Furini, S., Giordano, E., and Cavalcanti, S. 2010. Rational design of modular circuits for gene transcription: A test of the bottom-up approach.J. Biol. Engin. 4, 1, 14.\n", "Chandran, D., Bergmann, F. T., and Sauro, H. M. 2009. TinkerCell: Modular CAD tool for synthetic biology.J. Biol. Engin. 3, 19.\n", "Chen, J., Densmore, D., Ham, T. S., Keasling, J. D., and Hillson, N. J. 2012. DeviceEditor visual biological CAD canvas.J. Biol. Engin. 6, 1, 1.\n", "Clancy, K. and Voigt, C. A. 2010. Programming cells: Towards an automated \u2018genetic compiler\u2019.Current Opinion Biotechnol. 21, 4, 572--581.\n", "Clauwaert, P., Rabaey, K., Aelterman, P., de Schamphelaire, L., Pham, T. H., Boeckx, P., Boon, N., and Verstraete, W. 2007. Biological denitrification in microbial fuel cells.Environ. Sci. Technol. 41, 9, 3354--3360. 21\n", "Czar, M. J., Cai, Y., and Peccoud, J. 2009. Writing DNA with GenoCADTM.Nucleic Acids Res. 37, W40--W47.\n", "D\u2019Souza, S. F. 2001. Microbial biosensors.Biosens. Bioelectron. 16, 6, 337--353.\n", "Daniel, R., Almog, R., Ron, A., Belkin, S., and Diamand, Y. S. 2008. Modeling and measurement of a whole-cell bioluminescent biosensor based on a single photon avalanche diode.Biosensors Bioelectron. 24, 4, 882--887.\n", "Danino, T., Mondrag\u00f3n-Palomino, O., Tsimring, L., and Hasty, J. 2010. A synchronized quorum of genetic clocks.Nature 463, 7279, 326--330.\n", "Dasika, M. S. and Maranas, C. D. 2008. OptCircuit: An optimization based method for computational design of genetic circuits.BMC Syst. Biol. 2, 1, 24.\n", "Dufva, M. 2009. Microchips for cell-based assays.Methods Molec. Biol. 509, 135--144.\n", "Ellis, T., Wang, X., and Collins, J. J. 2009. Diversity-based, model-guided construction of synthetic gene networks with predicted functions.Nature Biotechnol. 27, 5, 465--471.\n", "El-Naggar, M. Y., Wanger, G., Leung, K. M., Yuzvinsky, T. D., Southam, G., Yang, J., Lau, W. M., Nealson, K. H., and Gorby, Y. A. 2010. Electrical transport along bacterial nanowires from shewanella oneidensis MR-1.Proc. Nat. Acad. Sci. 107, 42, 18127--18131.\n", "Endy, D. 2005. Foundations for engineering biology.Nature 438, 7067, 449--453.\n", "Fischbach, M. and Voigt, C. A. 2010. Prokaryotic gene clusters: A rich toolbox for synthetic biology.Biotechnol. J. 5, 12, 1277--1296.\n", "Galdzicki, M., Rodriguez, C., Chandran, D., Sauro, H. M., and Gennari, J. H. 2011. Standard biological parts knowledgebase.PLoS One 6, 2, e17005.\n", "Gendrault, Y., Madec, M., Lallement, C., Pecheux, F., and Haiech, J. 2011. Synthetic biology methodology and model refinement based on microelectronic modeling tools and languages.Biotechnol. J. 6, 7, 796--806.\n", "Goler, J. A. 2004.BioJADE: A Design and Simulation Tool for Synthetic Biological Systems. MIT, Cambridge, MA.\n", "Goodman, C. 2008. Engineering ingenuity at iGEM.Nat. Chem. Biol. 4, 1, 13.\n", "Gorby, Y. A. 2006. Electrically conductive bacterial nanowires produced by shewanella oneidensis strain mr-1 and other microorganisms.Proc. Nat. Acad. Sci. 103, 30, 11358--11363.\n", "Gregory, K. B. and Lovley, D. R. 2005. Remediation and recovery of uranium from contaminated subsurface environments with electrodes.Environ. Sci. Technol. 39, 22, 8943--8947.\n", "Gregory, K. B., Bond, D. R., and Lovley, D. R. 2004. Graphite electrodes as electron donors for anaerobic respiration.Environ. Microbiol. 6, 6, 596--604.\n", "Gulati, S., Rouilly, V., Niu, X., Chappell, J., Kitney, R. I., Edel, J. B., Freemont, P. S., and deMello, A. J. 2009. Opportunities for microfluidic technologies in synthetic biology.J. Royal Soc. Interface 6, 4, S493--S506.\n", "Anthony D. Hill , Jonathan R. Tomshine , Emma M. B. Weeding , Vassilios Sotiropoulos , Yiannis N. Kaznessis, SynBioSS, Bioinformatics, v.24 n.21, p.2551-2553, November 2008[doi>10.1093/bioinformatics/btn468]\n", "Holmes, D. E., Chaudhuri, S. K., Nevin, K. P., Mehta, T., Methe, B. A., Liu, A., Ward, J. E., Woodard, T. L., Webster, J., and Lovley, D. R. 2006. Microarray and genetic analysis of electron transfer to electrodes in geobacter sulfurreducens.Environ. Microbiol. 8, 10, 1805--1815.\n", "Hou, H., Li, L., Cho, Y., de Figueiredo, P., and Han, A. 2009. Microfabricated microbial fuel cell arrays reveal electrochemically active microbes.PLoS One 4, 8, e6570.\n", "Ingham, C. J. and van Hylckama Vlieg, J. E. T. 2008. MEMS and the microbe.Lab Chip 8, 10, 1604.\n", "International Genetically Engineered Machine (iGEM) Competition. 2012. http://igem.org/Main_Page.\n", "Izallalen, M., Mahadevan, R., Burgard, A., Postier, B., Didonato, R., Sun, J., Schilling, C. H., and Lovley, D. R. 2008. Geobacter sulfurreducens strain engineered for increased rates of respiration.Metabol. Engin. 10, 5, 267--275.\n", "Jensen, H. M., Albers, A. E., Malley, K. R., Londer, Y. Y., Cohen, B. E., Helms, B. A., Weigele, P., Groves, J. T., and Ajo-Franklin, C. M. 2010. Engineering of a synthetic electron conduit in living cells.Proc. Nat. Acad. Sci. 107, 45, 19213--19218.\n", "Kelly, J. R., Rubin, A. J., Davis, J. H., Ajo-Franklin, C. M., Cumbers, J., Czar, M. J., de Mora, K., Glieberman, A. L., Monie, D. D., and Endy, D. 2009. Measuring the activity of BioBrick promoters using an in vivo reference standard.J. Biol. Engin. 3, 1, 4.\n", "Khalil, A. S. and Collins, J. J. 2010. Synthetic biology: Applications come of age.Nature Rev. Genet. 11, 5, 367--379.\n", "Kim, B. C., Postier, B. L., Didonato, R. J., Chaudhuri, S. K., Nevin, K. P., and Lovley, D. R. 2008. Insights into genes involved in electricity generation in Geobacter sulfurreducens via whole genome microarray analysis of the OmcF-deficient mutant.Bioelectrochem. 73, 1, 70--75.\n", "Kwok, R. 2010. Five hard truths for synthetic biology.Nature 463, 7279, 288--290.\n", "Lagarde, F. and Jaffrezic-Renault, N. 2011. Cell-based electrochemical biosensors for water quality assessment.Anal. Bioanal. Chem. 400, 4, 947--964.\n", "Lee, S. K., Chou, H., Ham, T. S., Lee, T. S., and Keasling, J. D. 2008. Metabolic engineering of microorganisms for biofuels production: From bugs to synthetic biology to fuels.Current Opinion Biotechnol. 19, 6, 556--563.\n", "Lei, Y., Chen, W., and Mulchandani, A. 2006. Microbial biosensors.Analytica Chimica Acta 568, 1--2, 200--210.\n", "Levskaya, A., Chevalier, A. A., Tabor, J. J., Simpson, Z. B., Lavery, L. A., Levy, M., Davidson, E. A., Scouras, A., Ellington, A. D., Marcotte, E. M., and Voigt, C. A. 2005. Synthetic biology: Engineering Escherichia coli to see light.Nature 438, 7067, 441--442.\n", "Lovley, D. R. 2006. Bug juice: Harvesting electricity with microorganisms.Nature Rev. Microbiol. 4, 7, 497--508.\n", "Lovley, D. R. 2008. The microbe electric: Conversion of organic matter to electricity.Current Opinion Biotechnol. 19, 6, 564--571.\n", "Lucks, J. B., Qi, L., Whitaker, W. R., and Arkin, A. P. 2008. Toward scalable parts families for predictable design of biological circuits.Current Opinion Microbiol. 11, 6, 567--573.\n", "Lux, M. W., Bramlett, B. W., Ball, D. A., and Peccoud, J. 2011. Genetic design automation: Engineering fantasy or scientific renewal?Trends Biotechnol. 30, 2, 120--126.\n", "MacDonald, J. T., Barnes, C., Kitney, R. I., Freemont, P. S., and Stan, G.-B. V. 2011. Computational design approaches and tools for synthetic biology.Integrat. Biol. 3, 2, 97.\n", "Marchisio, M. A. and Rudolf, F. 2011. Synthetic biosensing systems.Int. J. Biochem. Cell Biol. 43, 3, 310--319.\n", "Marchisio, M. A. and Stelling, J. 2009. Computational design tools for synthetic biology.Current Opinion Biotechnol. 20, 4, 479--485.\n", "Marchisio, M. A. and Stelling, J. 2011. Automatic design of digital synthetic gene circuits.PLoS Comput. Biol. 7, 2, e1001083.\n", "Marsili, E., Baron, D. B., Shikhare, I. D., Coursolle, D., Gralnick, J. A., and Bond, D. R. 2008. Shewanella secretes flavins that mediate extracellular electron transfer.Proc. National Acad. Sci. 105, 10, 3968--3973.\n", "Martin, V. J., Pitera, D. J., Withers, S. T., Newman, J. D., and Keasling, J. D. 2003. Engineering a mevalonate pathway in Escherichia coli for production of terpenoids.Nature Biotechnol. 21, 7, 796--802.\n", "Matsui, N., Kaya, T., Nagamine, K., Yasukawa, T., Shiku, H., and Matsue, T. 2006. Electrochemical mutagen screening using microbial chip.Biosensors Bioelectron. 21, 7, 1202--1209.\n", "Medema, M. H., van Raaphorst, R., Takano, E., and Breitling, R. 2012. Computational tools for the synthetic design of biochemical pathways.Nature Rev. Microbiol. 10, 3, 191--202.\n", "Milias-Argeitis, A., Summers, S., Stewart-Ornstein, J., Zuleta, I., Pincus, D., El-Samad, H., Khammash, M., and Lygeros, J. 2011. In silico feedback for in vivo regulation of a gene expression circuit.Nature Biotechnol. 29, 12, 1114--1116.\n", "Nivens, D. E., McKnight, T. E., Moser, S. A., Osbourn, S. J., Simpson, M. L., and Sayler, G. S. 2004. Bioluminescent bioreporter integrated circuits: Potentially small, rugged and inexpensive whole-cell biosensors for remote environmental monitoring.J. Appl. Microbiol. 96, 1, 33--46.\n", "Paitan, Y. 2003. On-line and in situ biosensors for monitoring environmental pollution.Biotechnol. Adv. 22, 1--2, 27--33.\n", "Peccoud, J., Anderson, J. C., Chandran, D., Densmore, D., Galdzicki, M., Lux, M. W., Rodriguez, C. A., Stan, G. B., and Sauro, H. M. 2011. Essential information for synthetic DNA sequences.Nature Biotechnol. 29, 1, 22--23.\n", "Peccoud, J., Blauvelt, M. F., Cai, Y., Cooper, K. L., Crasta, O., DeLalla, E. C., Evans, C., Folkerts, O., Lyons, B. M., Mane, S. P., Shelton, R., Sweede, M. A., and Waldon, S. A. 2008. Targeted development of registries of biological parts.PLoS One 3, 7, e2671.\n", "Pisciotta, J. M., Zou, Y., and Baskakov, I. V. 2010. Light-dependent electrogenic activity of cyanobacteria.PLoS One 5, 5, e10821.\n", "Popovtzer, R., Neufeld, T., Ron, E., Rishpon, J., and Shachamdiamand, Y. 2006. Electrochemical detection of biological reactions using a novel nano-bio-chip array.Sensors Actuators B: Chem. 119, 2, 664--672.\n", "Popovtzer, R., Natan, A., and Shacham-Diamand, Y. 2007. Mathematical model of whole cell based bio-chip: An electrochemical biosensor for water toxicity detection.J. Electroanal. Chem. 602, 1, 17--23.\n", "Prindle, A., Samayoa, P., Razinkov, I., Danino, T., Tsimring, L. S., and Hasty, J. 2011. A sensing array of radically coupled genetic \u2018biopixels\u2019.Nature 481, 7379, 39--44.\n", "Purnick, P. E. M. and Weiss, R. 2009. The second wave of synthetic biology: From modules to systems.Nature Rev. Molecul. Cell Biol. 10, 6, 410--422.\n", "Qian, F., Baum, M., Gu, Q., and Morse, D. E. 2009. A 1.5\u03bcL microbial fuel cell for on-chip bioelectricity generation.Lab Chip 9, 21, 3076.\n", "Rabaey, K. and Verstraete, W. 2005. Microbial fuel cells: Novel biotechnology for energy generation.Trends Biotechnol. 23, 6, 291--298.\n", "Rabaey, K., Rodr\u00edguez, J., Blackall, L. L., Keller, J., Gross, P., Batstone, D., Verstraete, W., and Nealson, K. H. 2007. Microbial ecology meets electrochemistry: Electricity-driven and driving communities.The ISME J. 1, 1, 9--18.\n", "Registry of Standard Biological Parts. 2012. http://partsregistry.org.\n", "Reguera, G., McCarthy, K. D., Mehta, T., Nicoll, J. S., Tuominen, M. T., and Lovley, D. R. 2005. Extracellular electron transfer via microbial nanowires.Nature 435, 7045, 1098--1101.\n", "Reguera, G., Nevin, K. P., Nicoll, J. S., Covalla, S. F., Woodard, T. L., and Lovley, D. R. 2006. Biofilm and nanowire production leads to increased current in geobacter sulfurreducens fuel cells.Appl. Environ. Microbiol. 72, 11, 7345--7348.\n", "Ripp, S., Daumer, K. A., McKnight, T., Levine, L. H., Garland, J. L., Simpson, M. L., and Sayler, G. S. 2003. Bioluminescent bioreporter integrated-circuit sensing of microbial volatile organic compounds.J. Industr. Microbiol. Biotechnol. 30, 11, 636--642.\n", "Guillermo Rodrigo , Javier Carrera , Alfonso Jaramillo, Genetdes, Bioinformatics, v.23 n.14, p.1857-1858, July 2007[doi>10.1093/bioinformatics/btm237]\n", "Ronkainen, N. J., Halsall, H. B., and Heineman, W. R. 2010. Electrochemical biosensors.Chem. Soc. Rev. 39, 5, 1747.\n", "Salis, H. M. 2011. The ribosome binding site calculator.Methods Enzymol 498, 19--42.\n", "Salis, H. M., Mirsky, E. A., and Voigt, C. A. 2009. Automated design of synthetic ribosome binding sites to control protein expression.Nature Biotechnol. 27, 10, 946--950.\n", "Sayler, G., Simpson, M., and Cox, C. 2004. Emerging foundations: Nano-engineering and bio-microelectronics for environmental biotechnology.Current Opinion Microbiol. 7, 3, 267--273.\n", "Shacham-Diamand, Y., Belkin, S., Rishpon, J., Elad, T., Melamed, S., Biran, A., Yagur-Kroll, S., Almog, R., Daniel, R., Ben-Yoav, H., Rabner, A., Vernick, S., Elman, N., and Popovtzer, R. 2010. Optical and electrical interfacing technologies for living cell bio-chips.Current Pharm. Biotechnol. 11, 4, 376--383.\n", "Simpson, M. L., Sayler, G. S., Fleming, J. T., and Applegate, B. 2001a. Whole-cell biocomputing.Trends Biotechnol. 19, 8, 317--323.\n", "Simpson, M. L., Sayler, G. S., Patterson, G., Nivens, D. E., Bolton, E. K., Rochelle, J. M., Arnott, J. C., Applegate, B. M., Ripp, S., and Guillorn, M. A. 2001b. An integrated CMOS microluminometer for low-level luminescence sensing in the bioluminescent bioreporter integrated circuit.Sensor Actuators B Chem. 72, 2, 134--140.\n", "Stricker, J., Cookson, S., Bennett, M. R., Mather, W. H., Tsimring, L. S., and Hasty, J. 2008. A fast, robust and tunable synthetic gene oscillator.Nature 456, 7221, 516--519.\n", "Su, L., Jia, W., Hou, C., and Lei, Y. 2011. Microbial biosensors: A review.Biosensors Bioelectron. 26, 5, 1788--1799.\n", "Synthetic Biology Open Language (SBOL). 2012. http://sbolstandard.org.\n", "Tamsir, A., Tabor, J. J., and Voigt, C. A. 2010. Robust multicellular computing using genetically encoded NOR gates and chemical \u2018wires\u2019.Nature 469, 7329, 212--215.\n", "Thrash, J. C. and Coates, J. D. 2008. Review: Direct and indirect electrical stimulation of microbial metabolism.Environ. Sci. Technol. 42, 11, 3921--3931.\n", "Thrash, J. C., van Trump, J. I., Weber, K. A., Miller, E., Achenbach, L. A., and Coates, J. D. 2007. Electrochemical stimulation of microbial perchlorate reduction.Environ. Sci. Technol. 41, 5, 1740--1746.\n", "Tigges, M. and Fussenegger, M. 2009. Recent advances in mammalian synthetic biology---Design of synthetic transgene control networks.Current Opinion Biotechnol. 20, 4, 449--460.\n", "van der Meer, J. R., and Belkin, S. 2010. Where microbiology meets microengineering: Design and applications of reporter bacteria.Nature Rev. Microbiol. 8, 7, 511--522.\n", "Vijayaraghavan, R., Islam, S. K., Zhang, M., Ripp, S., Caylor, S., Bull, N. D., Moser, S., Terry, S. C., Blalock, B. J., and Sayler, G. S. 2007. A bioreporter bioluminescent integrated circuit for very low-level chemical sensing in both gas and liquid environments.Sensors Actuators B: Chem. 123, 2, 922--928.\n", "Vilanova, C., Hueso, \u00c1., Palanca, C., Marco, G., Pitarch, M., Otero, E., Crespo, J., Szablowski, J., Rivera, S., Dom\u00ednguez-Escrib\u00e0, L., Navarro, E., Montagud, A., de C\u00f3rdoba, P. F., Gonz\u00e1lez, A., Ari\u00f1o, J., Moya, A., Urchuegu\u00eda, J., and Porcar, M. 2011. Aequorin-expressing yeast emits light under electric control.J. Biotechnol. 152, 3, 93--95.\n", "Villalobos, A., Ness, J. E., Gustafsson, C., Minshull, J., and Govindarajan, S. 2006. Gene designer: A synthetic biology tool for constructing artificial DNA segments.BMC Bioinf. 7, 285.\n", "Vinuselvi, P., Park, S., Kim, M., Park, J. M., Kim, T., and Lee, S. K. 2011. Microfluidic technologies for synthetic biology.Int. J. Molecular Sci. 12, 6, 3576--3593.\n", "Voigt, C. A. 2006. Genetic parts to program bacteria.Current Opinion Biotechnol. 17, 5, 548--557.\n", "von Canstein, H., Ogawa, J., Shimizu, S., and Lloyd, J. R. 2007. Secretion of flavins by shewanella species and their role in extracellular electron transfer.Appl. Environ. Microbiol. 74, 3, 615--623.\n", "Wang, B., Kitney, R. I., Joly, N., and Buck, M. 2011a. Engineering modular and orthogonal genetic logic gates for robust digital-like synthetic biology.Nature Comm. 2, 508.\n", "Wang, H.-Y., Bernarda, A., Huang, C.-Y., Lee, D.-J., and Chang, J.-S. 2011b. Micro-sized microbial fuel cell: A mini-review.Biores. Technol. 102, 1, 235--243.\n", "Weber, W., Luzi, S., Karlsson, M., Sanchez-Bustamante, C. D., Frey, U., Hierlemann, A., and Fussenegger, M. 2008. A synthetic mammalian electro-genetic transcription circuit.Nucleic Acids Res. 37, 4, e33--e33.\n", "Weeding, E., Houle, J., and Kaznessis, Y. N. 2010. SynBioSS designer: A web-based tool for the automated generation of kinetic models for synthetic biological constructs.Brief. Bioinf. 11, 4, 394-402.\n", "Weibel, D. B., DiLuzio, W. R., and Whitesides, G. M. 2007. Microfabrication meets microbiology.Nature Rev. Microbiol. 5, 3, 209--218.\n", "Yagi, K. 2006. Applications of whole-cell bacterial sensors in biotechnology and environmental science.Appl. Microbiol. Biotechnol. 73, 6, 1251--1258.\n", "Zhan, J., Ding, B., Ma, R., Ma, X., Su, X., Zhao, Y., Liu, Z., Wu, J., and Liu, H. 2010. Develop reusable and combinable designs for transcriptional logic gates.Molec. Syst. Biol. 6, 388.\n", "Zhang, F. and Keasling, J. 2011. Biosensors and their applications in microbial metabolic engineering.Trends Microbiol. 7, 323--329.\n"], "doi": "doi>10.1145/2504775", "ref_links": {"96": "http://sbolstandard.org.", "82": "http://partsregistry.org.", "12": "http://biofab.org/.", "46": "http://igem.org/Main_Page."}, "abstract": "Recent developments demonstrate that the combination of microbiology with micro- and nanoelectronics is a successful approach to develop new miniaturized sensing devices and other technologies. In the last decade, there has been a shift from the optimization of the abiotic components, for example, the chip, to the improvement of the processing capabilities of cells through genetic engineering. The synthetic biology approach will not only give rise to systems with new functionalities, but will also improve the robustness and speed of their response towards applied signals. To this end, the development of new genetic circuits has to be guided by computational design methods that enable to tune and optimize the circuit response. As the successful design of genetic circuits is highly dependent on the quality and reliability of its composing elements, intense characterization of standard biological parts will be crucial for an efficient rational design process in the development of new genetic circuits. Microengineered devices can thereby offer a new analytical approach for the study of complex biological parts and systems. By summarizing the recent techniques in creating new synthetic circuits and in integrating biology with microdevices, this review aims at emphasizing the power of combining synthetic biology with microfluidics and microelectronics.", "authors": [{"name": "lyn venken", "link": "http://dl.acm.org/author_page.cfm?id=84459634357"}, {"name": "kathleen marchal", "link": "http://dl.acm.org/author_page.cfm?id=81321495431"}, {"name": "jos vanderleyden", "link": "http://dl.acm.org/author_page.cfm?id=84458952157"}], "title": "Synthetic Biology and Microdevices: A Powerful Combination", "citations": [], "Metrics": {"Downloads (12 months)": "67\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "341\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "ku leuven", "city": null, "Name": "lyn venken"}, {"country": "Belgium", "university": null, "affiliation_string": "ku leuven and ugent", "city": "leuven", "Name": "kathleen marchal"}, {"country": null, "university": null, "affiliation_string": "ku leuven", "city": null, "Name": "jos vanderleyden"}]}, "Article No.: 26": {"references": [], "doi": "doi>10.1145/2536744.2536745", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "carlotta guiducci", "link": "http://dl.acm.org/author_page.cfm?id=81100361439"}], "title": "Introduction to Special Issue on Bioinformatics", "citations": [], "Metrics": {"Downloads (12 months)": "19\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "180\n", "Citation Count": "0\n"}, "affiliation_data": []}, "Article No.: 27": {"references": ["Anjard, C. and Loomis, W. F. 2002. Evolutionary analyses of ABC transporters of Dictyostelium discoideum.Eukaryot Cell. 4, 643--52.\n", "Bartoli, L., Montanucci, L., Fronza, R., Martelli, P. L., Fariselli, P., Carota, L., Donvito, G., Maggi, G., and Casadio, R. 2009. The bologna annotation resource: A nonhierarchical method for the functional and structural annotation of protein sequences relying on a comparative large-scale genome analysis.J. Proteome Res. 8, 4362--4371.\n", "Berntsson, R. P., Smits, S. H., Schmitt, L., Slotboom, D. J., and Poolman, B. 2010. A structural classification of substrate-binding proteins.FEBS Lett. 584, 12, 2606--17.\n", "Blondel, V. D., Guillaume, J. L., Lambiotte, R., and Lefebvre, E. 2009. Fast unfolding of communities in large networks.J. Statist. Mech. P10008.\n", "Davidson, A. L., Dassa, E., Orelle, C., and Chen, J. 2008. Structure, function, and evolution of bacterial ATP-binding cassette systems.Microbiol. Molecul. Biol. Rev. 72, 317--364.\n", "Eddy, S. R. 1998. Profile hidden markov models.Bioinf. 14, 755--763.\n", "Fariselli, P., Rossi, I., Capriotti, E., and Casadio, R. 2007. The WWWH of remote homolog detection: The state of the art.Brief. Bioinf. 2, 78--87.\n", "Lesk, A. 2010.Introduction to Protein Science. Oxford University Press, London, UK.\n", "McGinnis, S. and Madden, T. L. 2004. BLAST: At the core of a powerful and diverse set of sequence analysis tools.Nucleic Acids Res. 32, W20--W25.\n", "Newman, M. E. J. 2006. Modularity and community structure in networks.Proc. Nat. Acad. Sci. 103, 23, 8577--8582.\n", "Piovesan, D., Martelli, P. L., Fariselli, P., Zauli, A., Rossi, I., and Casadio R. 2011. BARPLUS: The Bologna Annotation Resource Plus for functional and structural annotation of protein sequences.Nucleic Acids Res. 39, W197--202.\n", "Saier, M. H. Jr., Tran, C. V., and Barabote, R. D. 2006. TCDB: The transporter classification database for membrane transport protein analyses and information.Nucleic Acids Res. 34, D181-6.\n", "Saier, M. H. Jr., Yen, M. R., Noto, K., Tamang, D. G., and Elkan, C. 2009. The transporter classification database: Recent advances.Nucleic Acids Res. 37, D274-8.\n", "Wagner, K., Moolenaar, G. F., and Goosen, N. 2010. Role of the two ATPase domains of Escherichia coli UvrA in binding non-bulky dna lesions and interaction with uvrb.DNA Repair (Amst). 9, 11, 1176--86.\n"], "doi": "doi>10.1145/2504729", "ref_links": {}, "abstract": "Genome annotation is one of the most important issues in the genomic era. The exponential growth rate of newly sequenced genomes and proteomes urges the development of fast and reliable annotation methods, suited to exploit all the information available in curated databases of protein sequences and structures. To this aim we developed BAR+, the Bologna Annotation Resource.1The basic notion is that sequences with high identity value to a counterpart can inherit the same function/s and structure, if available. As a case study we describe how the ATP-binding domain of the ABC transporters can be found and modeled in over 30,000 new sequences not annotated before. We also mapped into BAR+ all the ABC transporters listed in the Transporter Classification DataBase2and found that within our environment annotation could be extended to another 256,866 sequences.", "authors": [{"name": "damiano piovesan", "link": "http://dl.acm.org/author_page.cfm?id=81430677276"}, {"name": "giuseppe profiti", "link": "http://dl.acm.org/author_page.cfm?id=84460733257"}, {"name": "pier luigi martelli", "link": "http://dl.acm.org/author_page.cfm?id=81100603189"}, {"name": "piero fariselli", "link": "http://dl.acm.org/author_page.cfm?id=81100131408"}, {"name": "rita casadio", "link": "http://dl.acm.org/author_page.cfm?id=81100547721"}], "title": "Extended and Robust Protein Sequence Annotation over Conservative Nonhierarchical Clusters: The Case Study of the ABC Transporters", "citations": [], "Metrics": {"Downloads (12 months)": "16\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "141\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "damiano piovesan"}, {"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "giuseppe profiti"}, {"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "pier luigi martelli"}, {"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "piero fariselli"}, {"country": "italy", "university": "university of bologna", "affiliation_string": "university of bologna", "city": "bologna", "Name": "rita casadio"}]}, "Article No.: 28": {"references": ["Abate, F., Acquaviva, A., Ficarra, E., and Macil, E. 2011. A new latent semantic analysis based methodology for knowledge extraction from biomedical literature and biological pathways databases. InProceedings of the International Conference on Bioinformatics Models, Methods and Algorithms (BIOINFORMATICS\u201911).\n", "Aronson, A. R. 2001. Effective mapping of biomedical text to the umls metathesaurus: The metamap program. InProceedings of the Annual American Medical Informatics Association Fall Symposium. 17--21.\n", "Aronson, A. R. and Rindflesch, T. C. 2007. Query expansion using the umls metathesaurus. InProceedings of the Annual American Medical Informatics Association Fall Symposium. 485--489.\n", "BioGrid. 2011. http://thebiogrid.org.\n", "BIOPAX. 2003. http://www.biopax.org.\n", "Cerami, E. G., Bader, G. D., Gross, B. D., and Sander, C. 2006. cPath: Open source software for collecting, storing, and querying biological pathways.BMC Bioinf. 7, 497.\n", "Sutanu Chakraborti , Robert Lothian , Nirmalie Wiratunga , Stuart Watt, Sprinkling: supervised latent semantic indexing, Proceedings of the 28th European conference on Advances in Information Retrieval, April 10-12, 2006, London, UK[doi>10.1007/11735106_53]\n", "Nello Cristianini , John Shawe-Taylor , Huma Lodhi, Latent Semantic Kernels, Journal of Intelligent Information Systems, v.18 n.2-3, p.127-152, March-May 2002[doi>10.1023/A:1013625426931]\n", "Doms, A. and Schroeder, M. 2005. GoPubMed: Exploring pubmed with the gene ontology.Nucleic Acids Res. 33, W783--W786.\n", "Alfio Gliozzo , Carlo Strapparava, Domain kernels for text categorization, Proceedings of the Ninth Conference on Computational Natural Language Learning, June 29-30, 2005, Ann Arbor, Michigan\n", "Guo, Y., Harkema, H., and Gaizuaskas, R. 2011.Sheffield University and the TREC 2004 Genomics Track: Query Expansion Using Synonymous Terms. University of Sheffield.\n", "Hassani-Pak, K., Legaie, R., Canevet, C., van den Berg, H. A., Moore, J. D., and Rawlings, C. J. 2010. Enhancing data integration with text analysis to find proteins implicated in plant stress response.J. Integr. Bioinf. 7, 3.\n", "Hermjakob, H., Montecchi-Palazzi, L., Bader, G., Wojcik, J., Salwinski, L., et al. 2004. The hupo psi\u2019s molecular interaction format a community standard for the representation of protein interaction data.Natural Biotechnol. 22, 2, 177--183.\n", "Hersh, W., Price, S., and Donohoe, L. 2000. Assessing thesaurus-based query expansion using the umls metathesaurus. InProceedings of the Annual American Medical Informatics Association Symposium.\n", "Hill, D. P., Smith, B., McAndrews-Hill, M. S., and Blake, J. A. 2008. Gene ontology annotations: What they mean and where they come from.BMC Bioinf. 9, S2.\n", "Humphreys, B. L., Lindberg, D. A. B., Schoolman, H. M., and Barnett, G. O. 1998. The unified medical language system: An informatics research collaboration.J. Amer. Med. Inf. Assoc. 5, 1, 1--11.\n", "Kanehisa, M. and Goto, S. 2000. Kegg: Kyoto encyclopedia of genes and genomes.Nucleic Acids Res. 28, 1, 27--30.\n", "McCray, A. T., Burgun, A., and Bodenreider, O. 2001.Aggregating UMLS Semantic Types for Reducing Conceptual Complexity. IOS Press.\n", "National Library of Medicine. 2005. Medical subject headings (mesh) fact sheet.\n", "NCI. 2013. http://ncit.nci.nih.gov.\n", "Pathway Commons. 2011. http://www.pathwaycommons.org.\n", "Plake, C., Royer, L., Winnenburg, R., Hakenberg, J., and Schroder, M. 2009. GoGene: Gene annotation in the fast lane.Nucleic Acids Res. 37, 2.\n", "PubMed. 2011. http://www.ncbi.nlm.nih.gov/pubmed/.\n", "Romero, P., Wagg, J., Green, M. L., Kaiser, D., Krummenacker, M., and Karp, P. D. 2005. Computational prediction of human metabolic pathways from the complete human genome.Genome Biol. 6, 1.\n", "Rzhetsky, A., Seringhaus, M., and Gerstein, M. 2008. Seeking a new biology through text mining.Cell 134, 1, 9--13.\n", "Gerard Salton , Michael J. McGill, Introduction to Modern Information Retrieval, McGraw-Hill, Inc., New York, NY, 1986\n", "Scherf, M., Epple, A., and Werner, T. 2005. The next generation of literature analysis: Integration of genomic analysis into text mining.Brief. Bioinf. 6, 3, 287--297.\n", "Nicholas Sioutos , Sherri de Coronado , Margaret W. Haber , Frank W. Hartel , Wen-Ling Shaiu , Lawrence W. Wright, NCI Thesaurus: A semantic model integrating cancer-related clinical and molecular information, Journal of Biomedical Informatics, v.40 n.1, p.30-43, February, 2007[doi>10.1016/j.jbi.2006.02.013]\n", "The Gene Ontology Consortium. 2008. The gene ontology project in 2008.Nucleic Acids Res. 36, D440--D444.\n", "James Z. Wang , Zhidian Du , Rapeeporn Payattakool , Philip S. Yu , Chin-Fu Chen, A new method to measure the semantic similarity of GO terms, Bioinformatics, v.23 n.10, p.1274-1281, March 22 2007[doi>10.1093/bioinformatics/btm087]\n", "Wilbur, W. J., Rzhetsky, A., and Shatkay, H. 2006. New directions in biomedical text annotation: Definitions, guidelines and corpus constructions.BMC Bioinf. 7, 356.\n", "Zhu, Z., Xu, X., Hu, X., Song, I.-Y., and Allen, R. B. 2006. Using umls-based re-weighting terms as a query expansion strategy. InProceedings of the IEEE International Conference on Granular Computing. 217--222.\n"], "doi": "doi>10.1145/2504728", "ref_links": {"19": "http://ncit.nci.nih.gov.", "4": "http://www.biopax.org.", "20": "http://www.pathwaycommons.org.", "3": "http://thebiogrid.org.", "22": "http://www.ncbi.nlm.nih.gov/pubmed/."}, "abstract": "Determining the correlation between biomedical terms is a powerful instrument to help scientist research activity, both to understand experimental results and to design new ones. In particular, a great potential comes from the integration of the many heterogeneous information sources currently available on the Web.In this article we focus on the correlation between genes and biological processes. In this context, we present a methodology for integrating information from biomedical literature with other heterogeneous types of structured information. In particular, the information sources integrated in this work are PubMed abstracts, pathway databases, and NCI thesaurus definitions. The integration is performed at the semantic analysis level using a customized approach we developed to modulate the impact of the different sources on the correlation score.We report the results of a study concerning the impact of the information integration on the correlation score and of the user-level parameters we introduced to modulate the impact of pathway data or NCI definitions with respect to biomedical literature information, depending on the context of the search. To evaluate the methodology, we performed correlation measures on six biological processes and nine genes by comparing the results with and without the integration of pathways and NCI definitions.", "authors": [{"name": "francesco abate", "link": "http://dl.acm.org/author_page.cfm?id=81501649206"}, {"name": "andrea acquaviva", "link": "http://dl.acm.org/author_page.cfm?id=81467647613"}, {"name": "elisa ficarra", "link": "http://dl.acm.org/author_page.cfm?id=81317493506"}, {"name": "enrico macii", "link": "http://dl.acm.org/author_page.cfm?id=81461648418"}], "title": "Integration of Literature with Heterogeneous Information for Genes Correlation Scoring", "citations": [], "Metrics": {"Downloads (12 months)": "15\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "118\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "italy", "university": null, "affiliation_string": "politecnico di torino italy", "city": null, "Name": "francesco abate"}, {"country": "italy", "university": null, "affiliation_string": "politecnico di torino italy", "city": null, "Name": "andrea acquaviva"}, {"country": "italy", "university": null, "affiliation_string": "politecnico di torino italy", "city": null, "Name": "elisa ficarra"}, {"country": "italy", "university": null, "affiliation_string": "politecnico di torino italy", "city": null, "Name": "enrico macii"}]}}, "date": {"month": "November", "year": "2013"}}, "Issue1": {"articles": {"Article No.: 8": {"references": ["Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]\n", "Mahmoud Bennaser , Yao Guo , Csaba Andras Mortiz, Designing Memory Subsystems Resilient to Process Variations, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.357-363, March 09-11, 2007[doi>10.1109/ISVLSI.2007.40]\n", "Chen, Z., Appenzeller, J., Lin, Y., Sippel-Oakley, J., Rinzler, A. G., Tang, J., Wind, S. J., Solomon, P. M., and Avouris, P. 2006. An integrated logic circuit assembled on a single carbon nanotube.Science 311, 5768, 1735.\n", "Cheng, J., Ross, C., Smith, H., and Thomas, E. 2006. Templated self-assembly of block copolymers: Top-down helps bottom-up.Adv. Mater. 18, 19, 2505--2521.\n", "Collier, C. P., Wong, E. W., Belohradsk, M., Raymo, F. M., Stoddart, J. F., Kuekes, P. J., Williams, R. S., and Heath, J. R. 1999. Electronically configurable molecular-based logic gates.Science 285, 5426, 391--394.\n", "Cui, Y., Duan, X., Hu, J., and Lieber, C. M. 2000. Doping and electrical transport in silicon nanowires.J. Phys. Chem. B 104, 22, 5213--5216.\n", "Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Diameter-controlled synthesis of single-crystal silicon nanowires.Appl. Phys. Lett. 78, 15, 2214.\n", "Gojman, B. and DeHon, A. 2009. VMATCH: Using logical variation to counteract physical variation in bottom-up, nanoscale systems. InProceedings of the International Conference on Field-Programmable Technology. 78--87.\n", "He, R., Gao, D., Fan, R., Hochbaum, A. I., Carraro, C., Maboudian, R., and Yang, P. 2005. Si nanowire bridges in microtrenches: Integration of growth into device fabrication.Adv. Mater. 17, 17, 2098--2102.\n", "Heath, J. R. 2008. Superlattice nanowire pattern transfer (SNAP).Acc. Chem. Res. 41, 12, 1609--1617.\n", "Humenay, E., Tarjan, D., and Skadron, K. 2006. Impact of parameter variations on multi-core chips. InProceedings of the Workshop on Architectural Support for Gigascale Integration.\n", "ITRS. 2009a. International technology roadmap for semiconductors. Table lith3.\n", "ITRS. 2009b. International technology roadmap for semiconductors. Table lith5b.\n", "Liu, Y., Chung, J., Liu, W. K., and Ruoff, R. S. 2006. Dielectrophoretic assembly of nanowires.J. Phys. Chem. B 110, 29, 14098--14106.\n", "Lu, W. and Lieber, C. M. 2006. Semiconductor nanowires.J. Phys. D: Appl. Phys. 39, 21, R387--R406.\n", "McNeill, D. W., Bhattacharya, S., Wadsworth, H., Ruddell, F. H., Mitchell, S. J. N., Armstrong, B. M., and Gamble, H. S. 2007. Atomic layer deposition of hafnium oxide dielectrics on silicon and germanium substrates.J. Mater. Sci.: Mater. Electron. 19, 2, 119--123.\n", "Mehrotra, S. R. and Roenker, K. 2007. Process variation study for silicon nanowire transistors. InProceedings of the IEEE Workshop on Microelectronics and Electron Devices. 40--41.\n", "Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 2003. Ultrahigh-Density nanowire lattices and circuits.Science 300, 5616, 112--115.\n", "Moritz, C. A., Narayanan, P., and Chui, C. O. 2011. Nanoscale application-specific integrated circuits. InNanoelectronic Circuit Design, N. K. Jha and D. Chen Eds., Springer, 215--275.\n", "Moritz, C., Wang, T., Narayanan, P., Leuchtenburg, M., Guo, Y., Dezan, C., and Bennaser, M. 2007. Fault-tolerant nanoscale processors on semiconductor nanowire grids.IEEE Trans. Circ. Syst. Regul. Pap. 54, 11, 2422--2437.\n", "Pritish Narayanan , Michael Leuchtenburg , Teng Wang , Csaba Andras Moritz, CMOS Control Enabled Single-Type FET NASIC, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.191-196, April 07-09, 2008[doi>10.1109/ISVLSI.2008.92]\n", "Pritish Narayanan , Csaba Andras Moritz , Kyoung Won Park , Chi On Chui, Validating cascading of crossbar circuits with an integrated device-circuit exploration, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.37-42, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226357]\n", "Narayanan, P., Park, K. W., Chui, C. O., and Moritz, C. 2009b. Manufacturing pathway and associated challenges for nanoscale computational systems. InProceedings of the 9th IEEE Conference on Nanotechnology. 119--122.\n", "Park, W. I., Zheng, G., Jiang, X., Tian, B., and Lieber, C. M. 2008. Controlled synthesis of Millimeter-Long silicon nanowires with uniform electronic properties.Nano Lett. 8, 9, 3004--3009.\n", "Picciotto, C., Gao, J., Yu, Z., and Wu, W. 2009. Alignment for imprint lithography using nDSE and shallow molds.Nanotechnology 20, 25, 255--304.\n", "Ritala, M. and Leskela, M. 2004. Atomic layer deposition.High-K Gate Dielecrics, 17--64.\n", "Shan, Y. and Fonash, S. J. 2008. Self-assembling silicon nanowires for device applications using the nanochannel-guided grow-in-place approach.ACS Nano 2, 3, 429--434.\n", "Shin, K.-S. and Chui, C. O. 2011. Aligned assembly of nanowire arrays with intrinsic control. InProceedings of the TMS Emerging Materials Conference.\n", "Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect.Nanotechnol. 18, 3, 035204.\n", "Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices.Nanotechnol. 16, 6, 888--900.\n", "D. B. Strukov , K. K. Likharev, Reconfigurable Hybrid CMOS/Nanodevice Circuits for Image Processing, IEEE Transactions on Nanotechnology, v.6 n.6, p.696-710, November 2007[doi>10.1109/TNANO.2007.907841]\n", "Sverdlov, V., Walls, T., and Likharev, K. 2003. Nanoscale silicon MOSFETs: A theoretical study.IEEE Trans. Electron Devices 50, 9, 1926--1933.\n", "Ural, A., Li, Y., and Dai, H. 2002. Electric-field-aligned growth of single-walled carbon nanotubes on surfaces.Appl. Phys. Lett. 81, 18, 3464.\n", "Priyamvada Vijayakumar , Pritish Narayanan , Israel Koren , C. Mani Krishna , Csaba Andras Moritz, Impact of nanomanufacturing flow on systematic yield losses in nanoscale fabrics, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.181-188, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941502]\n", "Wang, T., Ben-naser, M., Guo, Y., and Moritz, C. A. 2005. Wire-streaming processors on 2-D nanowire fabrics. InProceedings of Nanotech\u201905. Nano Science and Technology Institute.\n", "Teng Wang , Pritish Narayanan , Csaba Andras Moritz, Combining 2-level logic families in grid-based nanoscale fabrics, Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, p.101-108, October 21-22, 2007[doi>10.1109/NANOARCH.2007.4400864]\n", "Teng Wang , P. Narayanan , C. Andras Moritz, Heterogeneous Two-Level Logic and Its Density and Fault Tolerance Implications in Nanoscale Fabrics, IEEE Transactions on Nanotechnology, v.8 n.1, p.22-30, January 2009[doi>10.1109/TNANO.2008.2007645]\n", "Whang, D., Jin, S., and Lieber, C. M. 2003. Nanolithography using hierarchically assembled nanowire masks.Nano Lett. 3, 7, 951--954.\n", "Wong, H. P., Taur, Y., and Frank, D. J. 1998. Discrete random dopant distribution effects in nanometer-scale MOSFETs.Microelectron. Reliab. 38, 9, 1447--1456.\n", "Xiong, X., Jaberansari, L., Hahm, M. G., Busnaina, A., and Jung, Y. J. 2007. Building highly organized single-walled-carbon-nanotube networks using template-guided fluidic assembly.Small 3, 12, 2006--2010.\n"], "doi": "doi>10.1145/2422094.2422102", "ref_links": {}, "abstract": "Emerging nanodevice-based architectures will be impacted by parameter variation in conjunction with high defect rates. Variations in key physical parameters are caused by manufacturing imprecision as well as fundamental atomic scale randomness. In this article, the impact of parameter variation on nanoscale computing fabrics is extensively studied through a novel integrated methodology across device, circuit and architectural levels. This integrated approach enables to study in detail the impact of physical parameter variation across all fabric layers. A final contribution of the article includes novel techniques to address this impact. The variability framework, while generic, is explored extensively on the Nanoscale Application Specific Integrated Circuits (NASICs) nanowire fabric. For variation of\u03c3= 10 in key physical parameters, the on current is found to vary by up to 3.5X. Circuit-level delay shows up to 118&percnt; deviation from nominal. Monte Carlo simulations using an architectural simulator found 67&percnt; nanoprocessor chips to operate below nominal frequencies due to variation. New built-in variation mitigation and fault-tolerance schemes, leveraging redundancy, asymmetric delay paths and biased voting schemes, were developed and evaluated to mitigate these effects. They are shown to improve performance by up to 7.5X on a nanoscale processor design with variation, and improve performance in designs relying on redundancy for defect tolerance, without variation assumed. Techniques show up to 3.8X improvement in effective-yield performance products even at a high 12&percnt; defect rate. The suite of techniques provides a design space across key system-level metrics such as performance, yield and area.", "authors": [{"name": "pritish narayanan", "link": "http://dl.acm.org/author_page.cfm?id=81418596077"}, {"name": "michael leuchtenburg", "link": "http://dl.acm.org/author_page.cfm?id=81375615907"}, {"name": "jorge kina", "link": "http://dl.acm.org/author_page.cfm?id=81474704182"}, {"name": "prachi joshi", "link": "http://dl.acm.org/author_page.cfm?id=81474688686"}, {"name": "pavan panchapakeshan", "link": "http://dl.acm.org/author_page.cfm?id=81474704499"}, {"name": "chi on chui", "link": "http://dl.acm.org/author_page.cfm?id=81553587956"}, {"name": "c andras moritz", "link": "http://dl.acm.org/author_page.cfm?id=81331500009"}], "title": "Variability in Nanoscale Fabrics: Bottom-up Integrated Analysis and Mitigation", "citations": [], "Metrics": {"Downloads (12 months)": "20\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "184\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of massachusetts amherst", "city": null, "Name": "pritish narayanan"}, {"country": null, "university": null, "affiliation_string": "university of massachusetts amherst", "city": null, "Name": "michael leuchtenburg"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles", "city": "california", "Name": "jorge kina"}, {"country": null, "university": null, "affiliation_string": "university of massachusetts amherst", "city": null, "Name": "prachi joshi"}, {"country": null, "university": null, "affiliation_string": "university of massachusetts amherst", "city": null, "Name": "pavan panchapakeshan"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles", "city": "california", "Name": "chi on chui"}, {"country": null, "university": null, "affiliation_string": "university of massachusetts amherst", "city": null, "Name": "c andras moritz"}]}, "Article No.: 7": {"references": ["N. G. Anderson, Information Acquisition at the Nanoscale: Fundamental Considerations, IEEE Transactions on Nanotechnology, v.7 n.5, p.521-526, September 2008[doi>10.1109/TNANO.2008.926572]\n", "Chen, Y., Jung, G. Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits.Nanotechnol. 14, 4, 462--468.\n", "Chen, Y., Ohlberg, D. A. A., et al. 2003. Nanoscale molecular-switch devices fabricated by imprint lithography.Appl. Phys. Lett. 82, 10, 1610--1612.\n", "Jianwei Dai , Lei Wang , Fabrizio Lombardi, An information-theoretic analysis of quantum-dot cellular automata for defect tolerance, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.3, p.1-19, August 2010[doi>10.1145/1777401.1777402]\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]\n", "A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]\n", "Mian Dong , Lin Zhong, Nanowire crossbar logic and standard cell-based integration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.8, p.997-1007, August 2009[doi>10.1109/TVLSI.2008.2002303]\n", "Edler, J. and Hill, M. D. Dinero IV trace-driven uniprocessor cache simulator, http://www.cs.wisc.edu/~markhill/DineroIV/.\n", "Gojman, B., Rubin, R., Pilotto, C., DeHon, A., and Tanamoto, T. 2006. 3D nanowire-based programmable logic. InProceedings of the International Conference on Nano-Networks. 1--5.\n", "Jie Han , P. Jonker, A system architecture solution for unreliable nanoelectronic devices, IEEE Transactions on Nanotechnology, v.1 n.4, p.201-208, December 2002[doi>10.1109/TNANO.2002.807393]\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K-Y., and Lieber, C. M. 2011. Logic gates and computation from assembled nanowire building blocks.Science 294, 5545, 1313--1317.\n", "C. M. Jeffery , R. J.O. Figueiredo, Hierarchical fault tolerance for nanoscale memories, IEEE Transactions on Nanotechnology, v.5 n.4, p.407-414, July 2006[doi>10.1109/TNANO.2006.877431]\n", "Koren, I., Koren, Z. and Stapper, C. H. 1994. A statistical study of defect maps of large area VLSI IC\u2019s.IEEE Trans. VLSI Syst. 2,2, 249--256.\n", "Kuekes, P. J., Robinett, W., Seroussi, G., and Williams, R. S. 2005. Defect-tolerant demultiplexers for nano-electronics constructed from error-correcting codes.Appl. Phys. A. 80, 6, 1161--1164.\n", "Myung-Hyun Lee , Young Kwan Kim , Yoon-Hwa Choi, A defect-tolerant memory architecture for molecular electronics, IEEE Transactions on Nanotechnology, v.3 n.1, p.152-157, March 2004[doi>10.1109/TNANO.2004.824011]\n", "Lent, C. S., Tougaw, P. D., Porod, W. and Bernstein, G. H. 1993. Quantum cellular automata.Nanotechnology 4, 4, 49--57.\n", "Dmitri B. Strukov , Konstantin K. Likharev, Prospects for the development of digital CMOL circuits, Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, p.109-116, October 21-22, 2007[doi>10.1109/NANOARCH.2007.4400865]\n", "Xiaojun Ma , Jing Huang , Fabrizio Lombardi, A model for computing and energy dissipation of molecular QCA devices and circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-30, January 2008[doi>10.1145/1324177.1324180]\n", "Mao, V., Thusu, V., Dwyer, C., and Chakrabarty, K. 2009. Connecting fabrication defects to fault models and SPICE simulations for DNA self-assembled nanoelectronics.IET Comput. Digital Tech. 3, 6, 553--569.\n", "R. Martel , V. Derycke , J. Appenzeller , S. Wind , Ph. Avouris, Carbon nanotube field-effect transistors and logic circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513944]\n", "Mazumder, P., Kulkarni, S., Bhattacharya, M., Sun, J. P., and Haddad, G. I. 1998. Digital circuit applications of resonant tunneling devices.Proc. IEEE 86, 4, 664--686.\n", "McCreery, R. L. and Bergren, A. J. 2009. Progress with molecular electronic junctions: meeting experimental challenges in design and fabrication.Adv. Mater. 21, 43, 4303C4322.\n", "Milenkovic, A. and Milenkovic, M. 2003. Exploiting streams in instruction and data address trace compression. InProceedings of the IEEE Annual Workshop on Workload Characterization. 99--107.\n", "Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of the roadmap. InProceedings of the International Test Conference. 1201--1211.\n", "Helia Naeimi , Andre DeHon, Fault Secure Encoder and Decoder for Memory Applications, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.409-417, September 26-28, 2007\n", "Naeimi, H. and DeHon, A. 2008. Fault-tolerant sub-lithographic design with rollback recovery.Nanotechnology, 1--17.\n", "Nakajima, A., Futatsugi, T., Kosemura, K., Fukano, T., and Yokoyama, N. 1997. Room temperature operation of Si single-electron memory with self-aligned floating dot gate.Appl. Phys. Lett. 70, 13, 1742--1744.\n", "Somnath Paul , Swarup Bhunia, MBARC: a scalable memory based reconfigurable computing framework for nanoscale devices, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea\n", "T. Pro , J. Buckley , K. Huang , A. Calborean , M. Gely , G. Delapierre , G. Ghibaudo , F. Duclairoir , J. -C. Marchon , E. Jalaguier , P. Maldivi , B. De Salvo , S. Deleonibus, Investigation of Hybrid Molecular/Silicon Memories With Redox-Active Molecules Acting as Storage Media, IEEE Transactions on Nanotechnology, v.8 n.2, p.204-213, March 2009[doi>10.1109/TNANO.2008.2009875]\n", "Purser, M. 1994.Introduction to Error-Correcting Codes. Artech House Publishers.\n", "Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect.Nanotechnology 18, 3, 035204.\n", "SPEC CPU2000. http://www.spec.org/cpu/.\n", "Fei Sun , Tong Zhang, Defect and Transient Fault-Tolerant System Design for Hybrid CMOS/Nanodevice Digital Memories, IEEE Transactions on Nanotechnology, v.6 n.3, p.341-351, May 2007[doi>10.1109/TNANO.2007.893572]\n", "M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA\n", "Weiguo Tang , Lei Wang , Fabrizio Lombardi, A defect/error-tolerant nanosystem architecture for DSP, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.4, p.1-22, November 2009[doi>10.1145/1629091.1629094]\n", "Van Hal, P. A., Smits E., et al. 2008. Upscaling, integration and electrical characterization of molecular junctions.Nat. Nanotechnol. 3, 749--754.\n", "Von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. InAutomata Studies, C. Shannon and J. McCarthy Eds., Princeton University Press.\n", "Wang, S. and Wang, L. 2008. A defect-tolerant memory nanoarchitecture exploiting hybrid redundancy. InProceedings of the IEEE International Conference on Nanotechnology. 707--710.\n", "Shuo Wang , Lei Wang, Exploiting memory soft redundancy for joint improvement of error tolerance and access efficiency, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.8, p.973-982, August 2009[doi>10.1109/TVLSI.2008.2001743]\n", "Teng Wang , Zhenghua Qi , Csaba Andras Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977161]\n", "Wang, T., Ben-Naser, M., Guo, Y., and Moritz, C. A. 2005. Wire-streaming processor on 2-D nanowire fabrics. InProceedings of Nanotech\u201908. Nano Science and Technology Institute.\n", "Williams, S. and Kuekes, P. 2001 Demultiplexer for a molecular wire crossbar network. U.S. Patent 6 256 767.\n", "Wu, J. and Choi, M. 2010 Memristor lookup table (MLUT)-based asynchronous nanowire crossbar architecture. InProceedings of the IEEE Conference on Nanotechnology. 1100--1103.\n", "Wu, W., Jung, G.-Y., et al. 2005. One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography.Appl. Phys. A 80, 6, 1173--1178.\n", "Yadunandana Yellambalase , Minsu Choi , Yong-Bin Kim, Inherited Redundancy and Configurability Utilization for Repairing Nanowire Crossbars with Clustered Defects, Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems, p.98-106, October 04-06, 2006[doi>10.1109/DFT.2006.37]\n"], "doi": "doi>10.1145/2422094.2422101", "ref_links": {"9": "http://www.cs.wisc.edu/~markhill/DineroIV/.", "33": "http://www.spec.org/cpu/."}, "abstract": "Nano/molecular technologies have emerged as the potential fabrics for building future integrated systems. However, due to the imperfect fabrication process, these extremely scaled devices are vulnerable to a large number of defects and transient faults. Memory systems, which are the primary application targeted by these technologies, are particularly exposed to this problem due to the ultra-high integration density and elevated error sensitivity. In this article, we propose a defect-tolerant technique, referred to ashybrid redundancy allocation, for the design of molecular crossbar memory systems. By using soft redundancy (runtime exploitation of memory spatial/temporal locality) in combination with hardware redundancy (spare memory cells), the proposed technique can achieve better error management at a low cost as compared with conventional techniques. Simulation results demonstrate the significant improvement in defect tolerance, efficiency, and scalability of the proposed technique.", "authors": [{"name": "shuo wang", "link": "http://dl.acm.org/author_page.cfm?id=81326493351"}, {"name": "jianwei dai", "link": "http://dl.acm.org/author_page.cfm?id=81467644440"}, {"name": "lei wang", "link": "http://dl.acm.org/author_page.cfm?id=81553982656"}], "title": "Hybrid Redundancy for Defect Tolerance in Molecular Crossbar Memory", "citations": [], "Metrics": {"Downloads (12 months)": "20\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "145\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of connecticut", "city": null, "Name": "shuo wang"}, {"country": null, "university": null, "affiliation_string": "university of connecticut", "city": null, "Name": "jianwei dai"}, {"country": null, "university": null, "affiliation_string": "university of connecticut", "city": null, "Name": "lei wang"}]}, "Article No.: 2": {"references": ["Kiarash Bazargan , Ryan Kastner , Majid Sarrafzadeh, Fast Template Placement for Reconfigurable Computing Systems, IEEE Design & Test, v.17 n.1, p.68-83, January 2000[doi>10.1109/54.825678]\n", "Krishnendu Chakrabarty, Design automation and test solutions for digital microfluidic biochips, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.57 n.1, p.4-17, January 2010[doi>10.1109/TCSI.2009.2038976]\n", "Krishnendu Chakrabarty , Richard B. Fair , Jun Zeng, Design tools for digital microfluidic biochips: toward functional diversification and more than moore, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.7, p.1001-1017, July 2010[doi>10.1109/TCAD.2010.2049153]\n", "Krishnendu Chakrabarty , Jun Zeng, Design automation for microfluidics-based biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.3, p.186-223, October 2005[doi>10.1145/1116696.1116698]\n", "Chakrabarty, K. and Zeng, J. 2007.Digital Microfluidic Biochips: Synthesis, Testing, and Reconfiguration Techniques. CRC Press.\n", "Fair, R. B. 2007. Digital microfluidics: Is a true lab-on-a-chip possible?Microfluidics Nanofluidics 3, 3, 245--281.\n", "Garey, M. R. and Johnson, D. S. 1979.Computers and Intractability---A Guide to the Theory of NP-Completeness. Freeman, New York.\n", "Fred Glover , Manuel Laguna, Tabu Search, Kluwer Academic Publishers, Norwell, MA, 1997\n", "Manish Handa , Ranga Vemuri, An efficient algorithm for finding empty space for online FPGA placement, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996820]\n", "ITRS07. International Technology Roadmap for Semiconductors. http://www.itrs.net/Links/2007ITRS/Home2007.htm.\n", "Maftei, E. 2011. Synthesis of digital microfluidic biochips with reconfigurable operation execution. Ph.D. thesis, Technical University of Denmark.\n", "Elena Maftei , Paul Pop , Jan Madsen, Tabu search-based synthesis of dynamically reconfigurable digital microfluidic biochips, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629423]\n", "Elena Maftei , Paul Pop , Jan Madsen, Routing-based synthesis of digital microfluidic biochips, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878928]\n", "Maftei, E., Paul, P., and Madsen, J. 2010b. Tabu search-based synthesis of digital microfluidic biochips with dynamically reconfigurable non-rectangular devices.J. Des. Autom. Emb. Syst. 14, 287--308.\n", "Maftei, E., Paul, P., Madsen, J., and Stidsen, T. 2008. Placement-aware architectural synthesis of digital microfluidic biochips using ILP. InProceedings of the International Conference on Very Large Scale Integration of System on Chip. 425--430.\n", "Micheli, G. D. 1994.Synthesis and Optimization of Digital Circuits.McGraw-Hill Science.\n", "Moore, G. E. 1965. Cramming more components onto integrated circuits.Electronics 38, 8, 114--117.\n", "Paik, P., Pamula, V. K., and Fair, R. B. 2003. Rapid droplet mixers for digital microfluidic biochips.Lab Chip 3, 253--259.\n", "Pollack, M. G., Shenderov, A. D., and Fair, R. B. 2002a. Electrowetting-based actuation of droplets for integrated microfluidics.Lab Chip 2, 96--101.\n", "Ren, H., Sriniasan, V., and Fair, R. B. 2003. Design and testing of an interpolating mixing architecture for electrowetting-based droplet-on-chip chemical dilution. InProceedings of the International Conference on Transducers, Solid-State Sensors, Actuators and Microsystems. 619--622.\n", "Andrew J. Ricketts , Kevin Irick , N. Vijaykrishnan , Mary Jane Irwin, Priority scheduling in digital microfluidics-based biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Oliver Sinnen, Task Scheduling for Parallel Systems (Wiley Series on Parallel and Distributed Computing), Wiley-Interscience, 2007\n", "Srinivasan, V., Pamula, V. K., and Fair, R. B. 2004. Droplet-based microfluidic lab-on-a-chip for glucose detection.Analytica Chimica Acta 507, 145--150.\n", "Fei Su , K. Chakrabarty, Architectural-level synthesis of digital microfluidics-based biochips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.223-228, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382576]\n", "Fei Su , Krishnendu Chakrabarty, Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065797]\n", "Fei Su , William Hwang , Krishnendu Chakrabarty, Droplet routing in the synthesis of digital microfluidic biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Tabeling, P. 2006.Introduction to Microfluidics. Oxford University Press.\n", "Ullman, D. 1975. NP-complete scheduling problems.J. Comput. Syst. Sci. 10, 384--393.\n", "Tao Xu , Krishnendu Chakrabarty, Integrated droplet routing in the synthesis of microfluidic biochips, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278714]\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Placement of defect-tolerant digital microfluidic biochips using the T-tree formulation, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.3, p.13-es, November 2007[doi>10.1145/1295231.1295234]\n"], "doi": "doi>10.1145/2422094.2422096", "ref_links": {"9": "http://www.itrs.net/Links/2007ITRS/Home2007.htm."}, "abstract": "Microfluidic biochips represent an alternative to conventional biochemical analyzers. A digital biochip manipulates liquids not as continuous flow, but as discrete droplets on a two-dimensional array of electrodes. Several electrodes are dynamically grouped to form a virtual device, on which operations are executed by moving the droplets. So far, researchers have ignored the locations of droplets inside devices, considering that all the electrodes forming the device are occupied throughout the operation execution. In this article, we consider a droplet-aware execution of microfluidic operations, which means that we know the exact position of droplets inside the modules at each time-step. We propose a Tabu Search-based metaheuristic for the synthesis of digital biochips with droplet-aware operation execution. Experimental results show that our approach can significantly reduce the application completion time, allowing us to use smaller area biochips and thus reduce costs.", "authors": [{"name": "elena maftei", "link": "http://dl.acm.org/author_page.cfm?id=81444606710"}, {"name": "paul pop", "link": "http://dl.acm.org/author_page.cfm?id=81100479643"}, {"name": "jan madsen", "link": "http://dl.acm.org/author_page.cfm?id=81100505931"}], "title": "Module-Based Synthesis of Digital Microfluidic Biochips with Droplet-Aware Operation Execution", "citations": [], "Metrics": {"Downloads (12 months)": "31\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "280\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "denmark", "university": null, "affiliation_string": "technical university of denmark", "city": null, "Name": "elena maftei"}, {"country": "denmark", "university": null, "affiliation_string": "technical university of denmark", "city": null, "Name": "paul pop"}, {"country": "denmark", "university": null, "affiliation_string": "technical university of denmark", "city": null, "Name": "jan madsen"}]}, "Article No.: 1": {"references": ["Akers, S. B. 1981. On the use of the linear assignment algorithm in module placement. InProceedings of the 18th Conference on Design Automation (DAC). IEEE Press, Los Alamitos, CA, 137--144.\n", "Alpert, C. J. and Kahng, A. B. 1993. Geometric embeddings for faster and better multi-way netlist partitioning. InProceedings of the 30th International Conference on Design Automation (DAC).ACM, New York, NY, 743--748.\n", "Charles J. Alpert , Andrew B. Kahng, Recent directions in netlist partitioning: a survey, Integration, the VLSI Journal, v.19 n.1-2, p.1-81, Aug. 1995[doi>10.1016/0167-9260(95)00008-4]\n", "Paolo Barone , Paola Bonizzoni , Gianluca Delta Vedova , Giancarlo Mauri, An approximation algorithm for the shortest common supersequence problem: an experimental analysis, Proceedings of the 2001 ACM symposium on Applied computing, p.56-60, March 2001, Las Vegas, Nevada, USA[doi>10.1145/372202.372275]\n", "Andrew E. Caldwell , Andrew B. Kahng , Igor L. Markov, Can recursive bisection alone produce routable placements?, Proceedings of the 37th Annual Design Automation Conference, p.477-482, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337549]\n", "Cern, V. 1985. Thermodynamical approach to the traveling salesman problem: An efficient simulation algorithm.J. Optim. Theory Appl. 45, 41--51.\n", "Chin-Chih Chang , Jason Cong , Min Xie, Optimality and scalability study of existing placement algorithms, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119914]\n", "Jason Cong , Michail Romesis , Min Xie, Optimality, scalability and stability study of partitioning and placement algorithms, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640021]\n", "Cutting, D. R., Karger, D. R., Pedersen, J. O., and Tukey, J. W. 1992. Scatter/gather: A cluster-based approach to browsing large document collections. InProceedings of the 15th Annual International ACM SIGIR Conference on Research and Development in Information Retrieval. ACM, New York, NY, 318--329.\n", "Fiduccia, C. M. and Mattheyses, R. M. 1982. A linear-time heuristic for improving network partitions. InProceedings of the 19th Conference on Design Automation (DAC).IEEE Press, Los Alamitos, CA, 175--181.\n", "Lars W. Hagen , Dennis J. H. Huang , Andrew B. Kahng, Quantified suboptimality of VLSI layout heuristics, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.216-221, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217532]\n", "Hannenhalli, S., Hubbell, E., Lipshutz, R., and Pevzner , P. A. 2002. Combinatorial algorithms for design of DNA arrays. InAdvances in Biochemical Engineering/Biotechnology, Springer-Verlag.\n", "Dennis J.-H. Huang , Andrew B. Kahng, Partitioning-based standard-cell global placement with an exact objective, Proceedings of the 1997 international symposium on Physical design, p.18-25, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267674]\n", "Jiang, T. and Li, M. 2002. On the approximation of shortest common supersequences and longest common subsequences.SIAM J. Comput.\n", "A. B. Kahng , I. I. Mandoiu , S. Reda , Xu Xu , A. Z. Zelikovsky, Computer-Aided Optimization of DNA Array Design and Manufacturing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.305-320, February 2006[doi>10.1109/TCAD.2005.855940]\n", "A. B. Kahng , I. Mandoiu , P. Pevzner , S. Reda , A. Zelikovsky, Engineering a scalable placement heuristic for DNA probe arrays, Proceedings of the seventh annual international conference on Research in computational molecular biology, p.148-156, April 10-14, 2003, Berlin, Germany[doi>10.1145/640075.640095]\n", "Andrew B. Kahng , Ion Mandoiu , Sherief Reda , Xu Xu , Alex Z. Zelikovsky, Evaluation of Placement Techniques for DNA Probe Array Layout, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.262, November 09-13, 2003[doi>10.1109/ICCAD.2003.65]\n", "Andrew B. Kahng , Ion I. Mandoiu , Pavel A. Pevzner , Sherief Reda , Alexander Zelikovsky, Border Length Minimization in DNA Array Design, Proceedings of the Second International Workshop on Algorithms in Bioinformatics, p.435-448, September 17-21, 2002\n", "Kasif, S., Weng, Z., Derti, A., Beigel, R., and Delisi, C. 1995. A computational framework for optimal masking in synthesis of oligonucleotide microarrays.Nucleic Acids Res. 30, 20.\n", "Kirkpatrick, S., Gelat, C. D., Jr., and Vecchi, M. P. 1983. Optimization by simulated annealing.Science 220, 4598, 671--680.\n", "Kozawa, T., Terai, H., Ishii, T., Hayase, M., Miura, C., Ogawa, Y., Kishida, K., Yamada, N., and Ohno, Y. 1983. Automatic placement algorithms for high packing density VLSI. InProceedings of the 20th Conference on Design Automation (DAC).IEEE Press, Los Alamitos, CA, 175--181.\n", "Ning, K., Choi, K. P., Leong, H. W., and Zang, L. 2005. A post processing method for optimizing synthesis strategy for oligonucleotide microarrays.Nucleic Acids Res. 33,17.\n", "Ning, K. and Leong, H. W. 2006. Towards a better solution to the shortest common supersequence problem: The deposition and reduction algorithm.BMC Bioinform. 12, 7 Suppl. 4:S12.\n", "Majid Sarrafzadeh , Maogang Wang, NRG: global and detailed placement, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.532-537, November 09-13, 1997, San Jose, California, USA\n", "Shahookar, K. and Mazumder, P. 1991. VLSI cell placement techniques.ACM Comput. Surv. 23,2, 143--220.\n", "Srinivasan, S., Kamakoti, V., and Bhattacharya, A. 2010. Theoretical lower bound on border length for synthesis of DNA probes onto a microarray. Tech. rep. TR-RISE-CSE-2010-001, Reconfigurable Intelligent Systems Engineering Laboratory, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India.\n", "Maogang Wang , Xiaojian Yang , Majid Sarrafzadeh, Dragon2000: standard-cell placement tool for large industry circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California\n", "Watson, J. D. and Crick, F. 1953. Molecular structure of nucleic acids: A structure for deoxyribo nucleic acid.Nature 171, 737--738.\n", "Wikipedia. 2010. Photolithography.\n", "D. H. Wolpert , W. G. Macready, No free lunch theorems for optimization, IEEE Transactions on Evolutionary Computation, v.1 n.1, p.67-82, April 1997[doi>10.1109/4235.585893]\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Temporal floorplanning using the T-tree formulation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.300-305, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382590]\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Placement of digital microfluidic biochips using the t-tree formulation, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147145]\n"], "doi": "doi>10.1145/2422094.2422095", "ref_links": {}, "abstract": "DNA microarrays are used extensively for biochemical analysis that includes genomics and drug discovery. This increased usage demands large microarrays, thus complicating their computer aided design (CAD) and manufacturing methodologies. One such time-consuming design problem is to minimize the border length of masks used during the manufacture of microarrays. From the manufacturing point of view the border length of masks is one of the crucial parameters determining the reliability of the microarray. This article presents a novel algorithm for synthesis (placement and embedding) of microarrays, which consumes significantly less time than the best algorithm reported in the literature, while maintaining the quality (border length of masks) of the result. The proposed technique uses only a part of each probe to decide on the placement and the remaining parts for deciding on the embedding sequence. This is in contrast to the earlier methods that considered the entire probe for both placement and embedding. The second novelty of the proposed technique is the preclassification (prior to placement and embedding) of probes based on their prefixes. This decreases the complexity of the problem of deciding the next probe to be placed from that involving computation of Hamming distance between all probes (as used in earlier approaches) to the one involving searching of nonempty cells on a constant size grid array. The proposed algorithm is 43\u00d7 faster than the best reported in the literature for the case of synthesizing a microarray with 250,000 probes and further exhibits linear behavior in terms of computation time for larger microarrays.", "authors": [{"name": "s srinivasan", "link": "http://dl.acm.org/author_page.cfm?id=81496681810"}, {"name": "v kamakoti", "link": "http://dl.acm.org/author_page.cfm?id=81100061046"}, {"name": "a bhattacharya", "link": "http://dl.acm.org/author_page.cfm?id=81496655485"}], "title": "A Novel Algorithm for Fast Synthesis of DNA Probes on Microarrays", "citations": [], "Metrics": {"Downloads (12 months)": "13\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "298\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "s srinivasan"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "v kamakotiindian institute of technology chennai india"}, {"country": null, "university": null, "affiliation_string": null, "Name": "a bhattacharya"}]}, "Article No.: 5": {"references": ["Bryant, R. 1986. Graph-based algorithms for Boolean function manipulation.IEEE Trans. Comput. 35, 8, 677--691.\n", "Yung-Chih Chen , Soumya Eachempati , Chun-Yao Wang , Suman Datta , Yuan Xie , Vijaykrishnan Narayanan, Automated mapping for reconfigurable single-electron transistor arrays, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024920]\n", "Soumya Eachempati , Vinay Saripalli , N. Vijaykrishnan , Suman Datta, Reconfigurable BDD based quantum circuits, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.61-67, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585793]\n", "Hasegawa, H. and Kasai, S. 2001. Hexagonal binary decision diagram quantum logic circuits using schottky in-plane and wrap gate control of gaas and ingaas nanowires.Physica E 11, 2--3, 149--154.\n", "Kasai, S., Yumoto, M., and Hasegawa, H. 2001. Fabrication of gaas-based integrated 2-bit half and full adders by novel hexagonal bdd quantum circuit approach. InProceedings of the International Symposium on Semiconductor Device Research. 622--625.\n", "Michael Keating , David Flynn , Rob Aitken , Alan Gibbons , Kaijian Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer Publishing Company, Incorporated, 2007\n", "Stephen W. Keckler , Kunle Olukotun , H. Peter Hofstee, Multicore Processors and Systems, Springer Publishing Company, Incorporated, 2009\n", "Liu, L., Saripalli, V., Narayanan, V., and Datta, S. 2011. Device circuit co-design using classical and non-classical iii-v multi-gate quantum-well fets (muqfets). InProceedings of the IEEE International Electron Devices Meeting.\n", "Piguet, C. 2006.Low-Power CMOS Circuits: Technology, Logic Design and CAD Tools. CRC Press.\n", "Saripalli, V., Liu, L., Datta, S., and Narayanan, V. 2010. Energy-delay performance of nanoscale transistors exhibiting single electron behavior and associated logic circuits.J. Low Power Electron. 6, 415--428.\n", "Shin, S. J., Jung, C. S., Park, B. J., Yoon, T. K., Lee, J. J., Kim, S. J., Choi, J. B., Takahashi, Y., and Hasko, D. G. 2010. Si-based ultrasmall multiswitching single-electron transistor operating at room-temperature,Appl. Phys. Lett. 97, 103101--1--103101--3.\n", "Somenzi, F. 2009. Cudd: Cu decision diagram package - release 2.4.2. http://vlsi.colorado.edu/_fabio/CUDD/.\n", "Yang, S. 1991. Logic synthesis and optimization benchmarks, version 3.0. Tech. rep., Microelectronics Center of North Carolina.\n"], "doi": "doi>10.1145/2422094.2422099", "ref_links": {"11": "http://vlsi.colorado.edu/_fabio/CUDD/."}, "abstract": "Reducing power consumption has become one of the primary challenges in chip design, and therefore significant efforts are being devoted to find holistic solutions on power reduction from the device level up to the system level. Among a plethora of low power devices that are being explored, single-electron transistors (SETs) at room temperature are particularly attractive. Although prior work has proposed a binary decision diagram-based reconfigurable logic architecture using SETs, it lacks an automatic synthesis algorithm for the architecture. Consequently, in this work, we develop a product-term-based approach that synthesizes a logic circuit by mapping all its product terms into the SET architecture. The experimental results show the effectiveness and efficiency of the proposed approach on a set of MCNC benchmarks.", "authors": [{"name": "yung-chih chen", "link": "http://dl.acm.org/author_page.cfm?id=81553935256"}, {"name": "soumya eachempati", "link": "http://dl.acm.org/author_page.cfm?id=81331491808"}, {"name": "chun-yao wang", "link": "http://dl.acm.org/author_page.cfm?id=81553677556"}, {"name": "suman datta", "link": "http://dl.acm.org/author_page.cfm?id=81330490056"}, {"name": "yuan xie", "link": "http://dl.acm.org/author_page.cfm?id=81553840956"}, {"name": "vijaykrishnan narayanan", "link": "http://dl.acm.org/author_page.cfm?id=81502781931"}], "title": "A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays", "citations": [], "Metrics": {"Downloads (12 months)": "21\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "182\n", "Citation Count": "5\n"}, "affiliation_data": [{"country": "taiwan", "university": "chung yuan christian university", "affiliation_string": "chung yuan christian university", "city": "taoyuan", "Name": "yung-chih chen"}, {"country": null, "university": null, "affiliation_string": "intel corporation", "city": null, "Name": "soumya eachempati"}, {"country": null, "university": null, "affiliation_string": "national tsing hua university", "city": null, "Name": "chun-yao wang"}, {"country": null, "university": null, "affiliation_string": "pennsylvania state university", "city": null, "Name": "suman datta"}, {"country": null, "university": null, "affiliation_string": "pennsylvania state university", "city": null, "Name": "yuan xie"}, {"country": null, "university": null, "affiliation_string": "pennsylvania state university", "city": null, "Name": "vijaykrishnan narayanan"}]}, "Article No.: 3": {"references": ["Bennett, C. 1982. The thermodynamics of computation---a review.Int. J. Theor. Phys. 21, 12, 905--940.\n", "Brown, R. 1828. A brief account of microscopical observations made in the months of June, July and August, 1827, on the particles contained in the pollen of plants; and on the general existence of active molecules in organic and inorganic bodies.Philosophical Mag. 4, 161--173.\n", "Clocksin, W. and Mellish, C. 2003.Programming in Prolog, 5th Ed. Springer-Verlag.\n", "Commoner, F. 1972. Deadlocks in petri nets. Tech. rep. CA-7206/2311, Applied Data Research, Wakefield, Massachussets.\n", "Dasmahapatra, S., Werner, J., and Zauner, K.-P. 2006. Noise as a computational resource.Int. J. Unconventional Comput. 2, 4, 305--319.\n", "Einstein, A. 1956.Investigations on the Theory of the Brownian Movement. Dover Publications, New York, Chapter Translation ofAnnalen der Physik 17, 549--560, 1905, 1--18.\n", "Feynman, R., Leighton, R., and Sands, M. 2006.The Feynman Lectures on Physics. Vol. I. Addison Wesley, 1--9.\n", "Frey, E. and Kroy, K. 2005. Brownian motion: A paradigm of soft matter and biological physics.Annalen der Physik 14, 1--3, 20--50.\n", "Hack, M. 1972. Analysis of production schemata by petri nets. Tech. rep. TR-94, Project MAC, MIT, Boston, MA.\n", "H\u00e4nggi, P. and Ingold, G.-L. 2005. Fundamental aspects of quantum brownian motion.Chaos 15, 2, 026105.\n", "H\u00e4nggi, P., Marchesoni, F., and Nori, F. 2005. Brownian motors.Annalender Physik 14, 1--3, 51--70.\n", "Korotkov, A. and Likharev, K. 1998. Single-electron-parametron-based logic devices.J. Appl. Phys. 84, 11, 6114--6126.\n", "C. Lageweg , S. Cotofana , S. Vassiliadis, Single electron encoded latches and flip-flops, IEEE Transactions on Nanotechnology, v.3 n.2, p.237-248, June 2004[doi>10.1109/TNANO.2004.828526]\n", "Lee, J. and Peper, F. 2008. On brownian cellular automata. InProceedings of Automata 2008. Luniver Press, UK, 278--291.\n", "Jia Lee , Ferdinand Peper, Efficient circuit construction in brownian cellular automata ased on a new building-block for delay-insensitive circuits, Proceedings of the 9th international conference on Cellular automata for research and industry, September 21-24, 2010, Ascoli Piceno, Italy\n", "Lee, J., Peper, F., Adachi, S., and Mashiko, S. 2005. Universal delay-insensitive systems with buffering lines.IEEE Trans. Circuits Syst. I, Reg. Papers 52, 4, 742--754.\n", "McAdams, H. and Arkin, A. 1999. It\u2019s a noisy bussiness!Trends Genetics 15, 2, 65--69.\n", "Mead, C. and Conway, L. 1980.Introduction to VLSI Systems. Addison-Wesley Longman Publishing Co., Inc., Boston, MA.\n", "Meindl, J., Chen, Q., and Davis, J. 2001. Limits on silicon nanoelectronics for terascale integration.Science 293, 5537, 2044--2049.\n", "Molloy, M. 1982. Performance analysis using stochastic petri nets.IEEE Trans. Comput. 31,9, 913--917.\n", "Murata, T. 1989. Petri nets: Properties, analysis and applications.Proc. IEEE 77, 4, 541--580.\n", "Ono, Y., Fujiwara, A., Nishiguchi, K., Inokawa, H., and Takahashi, Y. 2005. Manipulation and detection of single electrons for future information processing.J. Appl. Phys. 97, 3, 031101--1--19.\n", "Ovchinnikov, I. and Wang, K. 2008. Variability of electronics and spintronics nanoscale devices.Appl. Phys. Lett. 92, 9, 093503--1--3.\n", "Patra, P. and Fussell, D. 1996. Conservative delay-insensitive circuits. InProceedings of the Workshop on Physics and Computation. 248--259.\n", "F. Peper , Jia Lee , F. Abo , T. Isokawa , S. Adachi , N. Matsui , S. Mashiko, Fault-tolerance in nanocomputers: a cellular array approach, IEEE Transactions on Nanotechnology, v.3 n.1, p.187-201, March 2004[doi>10.1109/TNANO.2004.824034]\n", "Reed, M., Randall, J., Aggarwal, R., Matyi, R., Moore, T., and Wetsel, A. 1988. Observation of discrete electronic states in a zero-dimensional semiconductor nanostructure.Phys. Rev. Lett. 60, 6, 535--537.\n", "Reimann, P. 2002. Brownian motors: Noisy transport far from equilibrium.Phys. Rep. 361, 2--4, 57--265.\n", "Grzegorz Rozenberg , Joost Engelfriet, Elementary Net Systems, Lectures on Petri Nets I: Basic Models, Advances in Petri Nets, the volumes are based on the Advanced Course on Petri Nets, p.12-121, September 01, 1996\n", "Sifakis, J. 1980. Deadlocks and livelocks in transition systems. InProceedings of the 9th Symposium on Mathematical Foundations of Computer Science (MFCS). Lecture Notes in Computer Science Series, vol. 88, Springer-Verlag, Berlin, UK, 587--600.\n", "Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010\n", "William J. Stewart, Probability, Markov Chains, Queues, and Simulation: The Mathematical Basis of Performance Modeling, Princeton University Press, Princeton, NJ, 2009\n", "Yamada, T., Akazawa, M., Asai, T., and Amemiya, Y. 2001. Boltzmann machine neural network devices using single-electron tunnelling.Nanotechnol. 12, 1, 60--67.\n", "Yanagida, T. 2008. Fluctuation as a tool of biological molecular machines.Biosyst. 93, 1--2, 3--7.\n"], "doi": "doi>10.1145/2422094.2422097", "ref_links": {}, "abstract": "AVAILABLE FOR DOWNLOADBuy this ArticlePDF (1.79\u00a0MB)APPENDICES and SUPPLEMENTSVideo 1 for Brownian Circuits: Fundamentals \r\n                \u00a0\r\n                This is the 1st video for article 3. The appendix supports the information on page 10.Video 2 for Brownian Circuits: Fundamentals \r\n                \u00a0\r\n                This is the 2nd video for article 3. The appendix supports the information on page 2.Videos accompanying \u201cBrownian Circuits: Fundamentals\u201d \r\n                \u00a0\r\n                This is the introduction to videos for article 3.Video 4 for Brownian Circuits: Fundamentals \r\n                \u00a0\r\n                This is the 4th video for article 3. The appendix supports the information on page 17.Video 3 for Brownian Circuits: Fundamentals \r\n                \u00a0\r\n                This is the 3rd video for article 3. The appendix supports the information on page 16.", "authors": [{"name": "ferdinand peper", "link": "http://dl.acm.org/author_page.cfm?id=81100216694"}, {"name": "jia lee", "link": "http://dl.acm.org/author_page.cfm?id=81100429770"}, {"name": "josep carmona", "link": "http://dl.acm.org/author_page.cfm?id=81100598195"}, {"name": "jordi cortadella", "link": "http://dl.acm.org/author_page.cfm?id=81340488520"}, {"name": "kenichi morita", "link": "http://dl.acm.org/author_page.cfm?id=81548501356"}], "title": "Brownian Circuits: Fundamentals", "citations": [{"Name": "Jia Lee ", "Country": null, "Affiliation": null}, {"Name": "Susumu Adachi ", "Country": null, "Affiliation": null}, {"Name": "Yun-Ni Xia ", "Country": null, "Affiliation": null}, {"Name": "Qing-Sheng Zhu", "Country": null, "Affiliation": null}, {"Name": "Emergence of universal global behavior from reversible local transitions in asynchronous systems", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "38\n", "Downloads (6 weeks) ": "12\n", "Downloads (cumulative)": "332\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "japan", "university": null, "affiliation_string": "national institute of information and communications technology japan", "city": null, "Name": "ferdinand peper"}, {"country": "china", "university": "chongqing university", "affiliation_string": "chongqing university china", "city": "chongqing", "Name": "jia lee"}, {"country": "spain", "university": null, "affiliation_string": "universitat politecnica de catalunya spain", "city": null, "Name": "josep carmona"}, {"country": "spain", "university": null, "affiliation_string": "universitat politecnica de catalunya spain", "city": null, "Name": "jordi cortadella"}, {"country": "japan", "university": "hiroshima university", "affiliation_string": "hiroshima university japan", "city": "hiroshima", "Name": "kenichi morita"}]}, "Article No.: 6": {"references": ["Nicholas Allec , Zyad Hassan , Li Shang , Robert P. Dick , Ronggui Yang, ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Ajay N. Bhoj , Niraj K. Jha, Gated-diode FinFET DRAMs: Device and circuit design-considerations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-32, December 2010[doi>10.1145/1877745.1877746]\n", "Swarup Bhunia , Hamid Mahmoodi , Debjyoti Ghosh , Saibal Mukhopadhyay , Kaushik Roy, Low-power scan design using first-level supply gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.3, p.384-395, March 2005[doi>10.1109/TVLSI.2004.842885]\n", "David R. Bild , Sanchit Misra , Thidapat Chantemy , Prabhat Kumar , Robert P. Dick , X. Sharon Hu , Li Shang , Alok Choudhary, Temperature-aware test scheduling for multiprocessor systems-on-chip, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004\n", "Chiang, M.-H., Kim, K., Tretz, C., and Chuang, C.-T. 2005. Novel high-density low-power logic circuit techniques using DG devices.IEEE Trans. Electron Devices 52, 10, 2339--2342.\n", "Min-Hao Chiu , James C. -M. Li, Jump Scan: A DFT Technique for Low Power Testing, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.277-282, May 01-05, 2005[doi>10.1109/VTS.2005.51]\n", "Cho, K. Y., Mitra, S., and McCluskey, E. J. 2007. California scan architecture for high quality and low power testing. InProceedings of the International Test Conference. 1--10.\n", "Jung Hwan Choi , Jayathi Murthy , Kaushik Roy, The effect of process variation on device temperature in FinFET circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "Czysz, D., Kassab, M., Lin, X., Mrugalski, G., Rajski, J., and Tyszer, J. 2008. Low power scan shift and capture in the EDT environment. InProceedings of the International Test Conference. 1--10.\n", "Datta, A., Goel, A., Cakici, R. T., Mahmoodi, H., Lekshmanan, D., and Roy, K. 2007. Modeling and circuit synthesis for independently controlled double gate FinFET devices.IEEE Trans. Comput.-Aided Des. 26, 11, 1957--1966.\n", "Fossum, J. G., Ge, L., Chiang, M.-H., Trivedi, V. P., Chowdhury, M. M., Mathew, L., Workman, G. O., and Nguyen, B.-Y. 2004. A process/physics-based compact model for nonclassical CMOS device and circuit design.Solid-State Electron. 8, 919--926.\n", "Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002[doi>10.1109/MDT.2002.1003802]\n", "Girard, P., Landrault, C., Pravossoudovitch, S., and Severac, D. 1998. Reducing power consumption during test application by test vector ordering. InProceedings of the International Symposium on Circuits and Systems. Vol. 2, 296--299.\n", "Giri, C., Choudhary, P. K., and Chattopadhyay, S. 2007. Scan architecture modification with test vector reordering for test power reduction. InProceedings of the International Symposium on Integrated Circuits. 449--452.\n", "Jie Gu , John Keane , Sachin Sapatnekar , Chris H. Kim, Statistical leakage estimation of double gate FinFET devices considering the width quantization property, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.206-209, February 2008[doi>10.1109/TVLSI.2007.909809]\n", "Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]\n", "W. Hung , C. Addo-Quaye , T. Theocharides , Y. Xie , N. Vijaykrishnan , M. J. Irwin, Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture, Proceedings of the IEEE International Conference on Computer Design, p.430-437, October 11-13, 2004\n", "Jha, N. K. and Gupta, S. 2003.Testing of Digital Systems. Cambridge University Press, Cambridge, UK.\n", "Kumar, A., Minch, B. A., and Tiwari, S. 2004. Low voltage and performance tunable CMOS circuit design using independently driven double gate MOSFETs. InProceedings of the International SOI Conference. 119--121.\n", "Wei Li , Sudhakar M. Reddy , Irith Pomeranz, On Reducing Peak Current and Power during Test, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.156-161, May 11-12, 2005[doi>10.1109/ISVLSI.2005.53]\n", "Xijiang Lin , Irith Pomeranz , Sudhakar M. Reddy, MIX: A Test Generation System for Synchronous Sequential Circuits, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.456, January 04-07, 1998\n", "Chunsheng Liu , Vikram Iyengar , D. K. Pradhan, Thermal-Aware Testing of Network-on-Chip Using Multiple-Frequency Clocking, Proceedings of the 24th IEEE VLSI Test Symposium, p.46-51, April 30-May 04, 2006[doi>10.1109/VTS.2006.88]\n", "Yongpan Liu , Robert P. Dick , Li Shang , Huazhong Yang, Accurate temperature-dependent integrated circuit leakage power estimation is easy, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "Prateek Mishra , Niraj K. Jha, Low-power FinFET circuit synthesis using surface orientation optimization, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n", "Prateek Mishra , Anish Muttreja , Niraj K. Jha, Low-power FinFET circuit synthesis using multiple supply and threshold voltages, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-23, July 2009[doi>10.1145/1543438.1543440]\n", "Mishra, P., Bhoj, A. N., and Jha, N. K. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. InProceedings of the International Symposium on Quality Electronic Design. 347--355.\n", "MIT. Material property database, thermal silicon oxide. http://www.mit.edu/6.777/matprops/sio2.htm.\n", "Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. InProceedings of the International Conference on Computer Design. 560--567.\n", "M. Rostami , K. Mohanram, Dual-Independent-Gate FinFETs for Low Power Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.3, p.337-349, March 2011[doi>10.1109/TCAD.2010.2097310]\n", "Mehrdad Nourani , Mohammad Tehranipoor , Nisar Ahmed, Low-Transition Test Pattern Generation for BIST-Based Applications, IEEE Transactions on Computers, v.57 n.3, p.303-315, March 2008[doi>10.1109/TC.2007.70794]\n", "Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C.-T., Bernstein, K., and Puri, R. 2004. Turning silicon on its edge {double gate CMOS/FinFET technology}.IEEE Circuits Devices Mag. 20, 1, 20--31.\n", "Ouyang, J. and Xie, Y. 2008. Power optimization for FinFET-based circuits using genetic algorithms. InProceedings of the International SOC Conference. 211--214.\n", "Pacha, C., Von Arnim, K., et al. 2007. Efficiency of low-power design techniques in multi-gate FET CMOS circuits. InProceedings of the European Solid State Circuits Conference. 111--114.\n", "Vasilis F. Pavlidis , Eby G. Friedman, Three-dimensional Integrated Circuit Design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008\n", "Poljak, M., Jovanovic, V., and Suligoj, T. 2008. SOI vs. bulk FinFET: Body doping and corner effects influence on device characteristics. InProceedings of the Mediterranean Electrotechnical Conference. 425--430.\n", "Paul Rosinger , Bashir Al-Hashimi , Krishnendu Chakrabarty, Rapid Generation of Thermal-Safe Test Schedules, Proceedings of the conference on Design, Automation and Test in Europe, p.840-845, March 07-11, 2005[doi>10.1109/DATE.2005.252]\n", "Sechen, C. and Sangiovanni-Vincentelli, A. L. 1985. The TimberWolf placement and routing package.IEEE J. Solid-State Circ. 20, 2, 510--522.\n", "Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Thermal Modeling, Characterization and Management of On-Chip Networks, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.67-78, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.35]\n", "Simsir, M. O. and Jha, N. K. 2009. Thermal characterization of BIST, scan design and sequential test methodologies. InProceedings of the International Test Conference. 1--9.\n", "Muzaffer O. Simsir , Ajay Bhoj , Niraj K. Jha, Fault modeling for FinFET circuits, Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale Architectures, June 17-18, 2010, Anaheim, California\n", "Ozgur Sinanoglu , Ismet Bayraktaroglu , Alex Orailoglu, Reducing Average and Peak Test Power Through Scan Chain Modification, Journal of Electronic Testing: Theory and Applications, v.19 n.4, p.457-467, August 2003[doi>10.1023/A:1024600311740]\n", "Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]\n", "Stan, M. R., Skadron, K., Barcella, M., Huang, W., Sankaranarayanan, K., and Velusamy, S. 2003. HotSpot: A dynamic compact thermal model at the processor-architecture level.Microelectron. J. 34, 12, 1153--1165.\n", "Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]\n", "Synopsys Corp. 2004. VCS MIX user guide. http://www.synopsys.com.\n", "Synopsys Corp. 2010a. DFT Compiler scan user guide. http://www.synopsys.com.\n", "Synopsys Corp. 2010b. TetraMAX ATPG user guide. http://www.synopsys.com.\n", "Tawfik, S. A. and Kursun, V. 2008. Low-power and compact sequential circuits with independent-gate FinFETs.IEEE Trans. Electron Devices 55, 1, 60--70.\n", "Seongmoon Wang, A BIST TPG for low power dissipation and high fault coverage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.7, p.777-789, July 2007[doi>10.1109/TVLSI.2007.899234]\n", "Xiong, S. and Bokor, J. 2003. Sensitivity of double-gate and FinFET devices to process variations.IEEE Trans. Electron Devices 50, 11, 2255--2261.\n", "Haixia Yan , Qiang Zhou , Xianlong Hong, Efficient Thermal Aware Placement Approach Integrated with 3D DCT Placement Algorithm, Proceedings of the 9th international symposium on Quality Electronic Design, p.289-292, March 17-19, 2008\n", "Y. Yang , Z. Gu , C. Zhu , R. P. Dick , L. Shang, ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.86-99, January 2007[doi>10.1109/TCAD.2006.882589]\n", "Yoshida, T. and Watati, M. 2003. A new approach for low-power scan testing. InProceedings of the International Test Conference. Vol. 1, 480--487.\n"], "doi": "doi>10.1145/2422094.2422100", "ref_links": {"47": "http://www.synopsys.com.", "45": "http://www.synopsys.com.", "46": "http://www.synopsys.com.", "27": "http://www.mit.edu/6.777/matprops/sio2.htm."}, "abstract": "Power consumption has become a very important consideration during integrated circuit (IC) design and test. During test, it can far exceed the values reached during normal operation and, thus, lead to temperatures above the allowed threshold. Without appropriate temperature reduction, permanent damage may be caused to the IC or invalid test results may be obtained. FinFET is a double-gate field-effect transistor (DG-FET) that was introduced commercially in 2012. Due to the vertical nature of FinFETs and, hence, weaker ability to dissipate heat, this problem is likely to get worse for FinFET circuits. Another technology rapidly gaining popularity is 3D IC integration. Unfortunately, the compact nature of a multidie 3D IC is likely to aggravate the temperature-during-test problem even further. Hence, before temperature-aware test methodologies can be developed, it is important to thermally analyze both FinFET and 3D circuits under test.In this article, we present a methodology for thermal characterization of various test techniques, such as scan and built-in self-test (BIST), for FinFET and 3D ICs. FinFET thermal characterization makes use of a FinFET standard cell library that is characterized with the help of the University of Florida double-gate (UFDG) SPICE model. Thermal profiles for circuits under test are produced by ISAC2 from University of Colorado for FinFET circuits and HotSpot from University of Virginia for 3D ICs. Experimental results indicate that high temperatures result under BIST and much less often under scan, and that both power consumption and test application time should be reduced to lower the temperature of circuits under test, just reducing the power consumption is not enough.", "authors": [{"name": "aoxiang tang", "link": "http://dl.acm.org/author_page.cfm?id=81553735456"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Thermal Characterization of Test Techniques for FinFET and 3D Integrated Circuits", "citations": [], "Metrics": {"Downloads (12 months)": "58\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "314\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university", "city": null, "Name": "aoxiang tang"}, {"country": null, "university": null, "affiliation_string": "princeton university", "city": null, "Name": "niraj k jha"}]}, "Article No.: 4": {"references": ["R. Ashraf , M. Chrzanowska-Jeske , S. G. Narendra, Functional Yield Estimation of Carbon Nanotube-Based Logic Gates in the Presence of Defects, IEEE Transactions on Nanotechnology, v.9 n.6, p.687-700, November 2010[doi>10.1109/TNANO.2010.2058126]\n", "Peter A. Beerel , Recep O. Ozdag , Marcos Ferretti, A Designer's Guide to Asynchronous VLSI, Cambridge University Press, New York, NY, 2010\n", "Boddapati, H., Naregalkar, A., and Raju, B. L. 2011. High speed power efficient asynchronous adders. InProceedings of the International Conference and Workshop on Emerging Trends in Technology. 27--32.\n", "J. A. Brzozowski , K. Raahemifar, Testing C-elements is not elementary, Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies, p.150, May 30-31, 1995\n", "Brzozowski, J. A. and Seger, C. J. H. 1995.Asynchronous Circuits. Springer.\n", "Rajat Subhra Chakraborty , Swarup Bhunia, Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar, Proceedings of the 9th international symposium on Quality Electronic Design, p.697-701, March 17-19, 2008\n", "Chen, T. C. 2006. Overcoming research challenges for CMOS scaling: industry directions. InProceedings of the IEEE International Conference on Solid-State and Integrated Circuit Technology. 4--7.\n", "Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors.Nano Lett. 3, 2, 149--152.\n", "Deng, J. and Wong, H. S. P. 2007. A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application---part i: Model of the intrinsic channel region.IEEE Trans. Electron. Devices 54, 12, 3186--3194.\n", "Aristides Efthymiou, Initialization-based test pattern generation for asynchronous circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.4, p.591-601, April 2010[doi>10.1109/TVLSI.2009.2013470]\n", "Stephen B. Furber , Paul Day, Four-phase micropipeline latch control circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.247-253, June 1996[doi>10.1109/92.502196]\n", "Behnam Ghavami , Hossein Pedram, High performance asynchronous design flow using a novel static performance analysis method, Computers and Electrical Engineering, v.35 n.6, p.920-941, November, 2009[doi>10.1016/j.compeleceng.2008.11.025]\n", "Behnam Ghavami , Hossein Pedram , Mehrdad Najibi, An EDA tool for implementation of low power and secure crypto-chips, Computers and Electrical Engineering, v.35 n.2, p.244-257, March, 2009[doi>10.1016/j.compeleceng.2008.06.014]\n", "Behnam Ghavami , Hamid-Reza Zarandi , Arezoo Salarpour , Hossein Pedram, Diagnosis of faults in template-based asynchronous circuits, Proceedings of the 11th international conference on System-on-chip, p.38-41, October 05-07, 2009, Tampere, Finland\n", "Ghavami, B., Pedram, H., and Niknahad, M. 2010. An efficient energy estimation methodology for quasi delay insensitive template-based asynchronous circuits.J. Low Power Electron. 6, 1, 1--9.\n", "Ghavami, B., Raji, M., and Pedram, H. 2011a. Timing yield estimation of carbon nanotube-based digital circuits in the presence of nanotube density variation and metallic-nanotubes. InProceedings of the 12th International Symposium on Quality Electronic Design. 1--8.\n", "Ghavami B., Raji, M., and Pedram, H. 2011b. A statistical-based material and process guidelines for design of carbon nanotube field-effect transistors in gigascale integrated circuits.Nanotechnol. 26, 22, 34, 345706.\n", "Gennette Gill , Vishal Gupta , Montek Singh, Performance estimation and slack matching for pipelined asynchronous architectures with choice, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Puneet Gupta , Andrew B. Kahng, Manufacturing-Aware Physical Design, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.681, November 09-13, 2003[doi>10.1109/ICCAD.2003.94]\n", "Haron, N. Z. and Hamdioui, S. 2008. Why is CMOS scaling coming to an end? InProceedings of the 3rd IEEE International Design and Test Workshop. 98--103.\n", "Haselman, M. and Hauck, S. 2009. The future of integrated circuits: A survey of nanoelectronics.Proc. IEEE 98, 1, 11--38.\n", "Safar Hatami , Hamed Abrishami , Massoud Pedram, Statistical timing analysis of flip-flops considering codependent setup and hold times, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366135]\n", "International Technology Roadmap for Semiconductor 2007 Edition Executive Summary. http://www.itrs.netiLinks/2007ITRS/ExecSum2007.pdf.\n", "Hiroshi Iwai, CMOS Scaling for sub-90 nm to sub-10 nm, Proceedings of the 17th International Conference on VLSI Design, p.30, January 05-09, 2004\n", "Javey, A., Guo, J., Farmer, D. B., Wang, Q., Wang, D., Gordon, R. G., Lundstrom, M., and Dai, H. 2003. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics.Nano Lett. 4, 447--450.\n", "Jiang Hu , S. S. Sapatnekar, A timing-constrained simultaneous global routing algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.9, p.1025-1036, November 2006[doi>10.1109/TCAD.2002.801083]\n", "Kang, S. J., Kocabas, C., Ozel, T., Shim, M. , Pimparkar, N., Alam, M. A., Rotkin, S. V., and Rogers, J. A. 2007. High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes.Nat. Nanotechnol. 2, 4, 230--236.\n", "L. Lavagno , K. Keutzer , A. L. Sangiovanni-Vincentelli, Synthesis of hazard-free asynchronous circuits with bounded wire delays, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.1, p.61-86, November 2006[doi>10.1109/43.363123]\n", "Chuan Lin , Hai Zhou, Clock Skew Scheduling with Delay Padding for Prescribed Skew Domains, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.541-546, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358042]\n", "Lin, A., Patil, N., Wei, H., Mitra, S., and Wong, H. S. P. 2009. ACCNT: A metallic-cnt-tolerant design methodology for carbon-nanotube VLSI: Concepts and experimental demonstration.IEEE Trans. Electron Devices 56, 12, 2969--2978.\n", "Jui-Hsiang Liu , Ming-Feng Tsai , Lumdo Chen , Charlie Chung-Ping Chen, Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391648]\n", "Jui-Hsiang Liu , Ming-Feng Tsai , Lumdo Chen , Charlie Chung-Ping Chen, Accurate and analytical statistical spatial correlation modeling based on singular value decomposition for VLSI DFM applications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.4, p.580-589, April 2010[doi>10.1109/TCAD.2010.2042890]\n", "Martel, R., Schmidt, T., Shea, H. R., Hertel, T., and Avouris, P. 1998. Single- and multi-wall carbon nanotube field-effect transistors.Appl. Phys. Lett. 73, 17, 2447.\n", "Martin, A. J., 1990. The limitations to delay-insensitivity in asynchronous circuits. InProceedings of the 6th MIT Conference on Advanced Research in VLSI. MIT Press.\n", "Alain J. Martin , Piyush Prakash, Asynchronous Nano-Electronics: Preliminary Investigation, Proceedings of the 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, p.58-68, April 07-10, 2008[doi>10.1109/ASYNC.2008.22]\n", "McCluskey, E. J. 1963. Fundamental mode and pulse mode sequential circuits. InProceedings of the IFIP Congress. 725--730.\n", "Miller, R. E. 1965. Sequential circuits and machines. InSwitching Theory 2, Wiley.\n", "Murata, T. 1989. Petri Nets: Properties, analysis and applications.Proc. IEEE 77, 4, 541--580.\n", "Farid N. Najm , Noel Menezes , Imad A. Ferzli, A Yield Model for Integrated Circuits and its Application to Statistical Timing Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.3, p.574-591, March 2007[doi>10.1109/TCAD.2006.883924]\n", "Recep O. Ozdag , Peter A. Beerel, High-Speed QDI Asynchronous Pipelines, Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems, p.13, April 08-11, 2002\n", "Nishant Patil , Jie Deng , H.-S. P. Wong , Subhasish Mitra, Automated design of misaligned-carbon-nanotube-immune circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278716]\n", "N. Patil , Jie Deng , S. Mitra , H. -S.P. Wong, Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits, IEEE Transactions on Nanotechnology, v.8 n.1, p.37-45, January 2009[doi>10.1109/TNANO.2008.2006903]\n", "Babak Rahbaran , Andreas Steininger, Is Asynchronous Logic More Robust Than Synchronous Logic?, IEEE Transactions on Dependable and Secure Computing, v.6 n.4, p.282-294, October 2009[doi>10.1109/TDSC.2008.37]\n", "Mohsen Raji , Behnam Ghavami , Hossein Pedram , Hamid R. Zarandi, Process variation-aware performance analysis of asynchronous circuits, Microelectronics Journal, v.41 n.2-3, p.99-108, February, 2010[doi>10.1016/j.mejo.2009.12.013]\n", "Raychowdhury, A., Keshavarzi, A., Kurtin, J., De, V., and Roy, K. 2006. Carbon nanotube field-effect transistors for high-performance digital circuits-dc analysis and modeling toward optimum transistor structure.IEEE Trans. Electron Devices 53, 11, 2711--2717.\n", "Reddy, D., Register, L. F., Carpenter, G. D., and Banerjee, S. K. 2011. Graphene field-effect transistors.J. Phys. D: Appl. Phys. 44, 313001.\n", "Ross, S. A. 2001.A First Course in Probability6th Ed. Prentice Hall.\n", "Maitham Shams , Jo C. Ebergen , Mohamed I. Elmasry, Modeling and comparing CMOS implementations of the C-element, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.563-567, Dec. 1998[doi>10.1109/92.736128]\n", "Skotnicki, T., Hutchby, J. A., King, T., Wong, H. S. P., and Boeuf, F. 2005. The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance.IEEE Circuits Devices Mag. 21,1, 16--26.\n", "Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010\n", "X. Wang , M. Kwiatkowska , G. Theodoropoulos , Q. Zhang, Opportunities and Challenges in Process-algebraic Verification of Asynchronous Circuit Designs, Electronic Notes in Theoretical Computer Science (ENTCS), v.146 n.2, p.189-206, January, 2006[doi>10.1016/j.entcs.2005.05.042]\n", "Wong, H. S. P., Appenzeller, J., Derycke, V., Martel, R., Wind, S., and Avouris, P. 2003. Carbon nanotube field effect transistors -- fabrication, device physics, and circuit implications. InProceedings of the IEEE International Solid State Circuits Conference. 370--371.\n", "Jie Zhang , Nishant Patil , Arash Hazeghi , Subhasish Mitra, Carbon nanotube circuits in the presence of carbon nanotube density variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629933]\n", "Jie Zhang , Nishant P. Patil , Subhasish Mitra, Probabilistic analysis and design of metallic-carbon-nanotube-tolerant digital logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.9, p.1307-1320, September 2009[doi>10.1109/TCAD.2009.2023197]\n", "Jie Zhang , Nishant Patil , Albert Lin , H.-S. Philip Wong , Subhasish Mitra, Carbon nanotube circuits: living with imperfections and variations, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n"], "doi": "doi>10.1145/2422094.2422098", "ref_links": {"22": "http://www.itrs.netiLinks/2007ITRS/ExecSum2007.pdf."}, "abstract": "Carbon Nanotube Field Effect Transistors (CNFETs) show great promise as extensions to silicon CMOS. However, CNFET-based circuits will face great fabrication challenges that will translate into important parameter variations and decreased reliability. Hence, asynchronous logic, which is intrinsically more robust to variability, seems an ideal and perhaps unavoidable choice for digital circuits in CNFET technology. This article presents the results on the design and analysis of a CNFET-based implementation of an asynchronous circuit primitive: the Muller C-element. Using a CNFET SPICE model, we evaluate the robustness of CNFET-based C-element in the presence of CNT fabrication-related nonidealities. We investigate a quantitative evaluation of how timing variability impacts the functionality of a C-element and then, extract the necessary delay constraints of the C-element circuit from the signal transition graph specification. Considering the large degrees of spatial correlation observed between the CNFETs fabricated on directionally grown CNTs, a layout technique is exploited to overcome the robustness challenges of a CNFET-based C-element. Extensive Monte Carlo simulations on the proposed technique have demonstrated the effectiveness of the proposed CNFET-based C-element by improving approximately 50X in its robustness in expense of 65&percnt; area, 47&percnt; delay, and 56&percnt; power consumption overheads. Experimental results indicate that implementation of some CNFET-based Quasi Delay Insensitive (QDI) benchmark circuits using the proposed C-element results in significant robustness improvement with negligible power and throughput overheads. As a promising step toward CNFET-based giga-scale integrated circuits, this article shows that the asynchronous logic is an effective approach to design robust integrated circuits in CNFET technology with inherent extreme physical variations.", "authors": [{"name": "behnam ghavami", "link": "http://dl.acm.org/author_page.cfm?id=81365594424"}, {"name": "mohsen raji", "link": "http://dl.acm.org/author_page.cfm?id=81435606507"}, {"name": "hossein pedram", "link": "http://dl.acm.org/author_page.cfm?id=81408603035"}, {"name": "mehdi b tahoori", "link": "http://dl.acm.org/author_page.cfm?id=81100219669"}], "title": "Design and Analysis of a Robust Carbon Nanotube-Based Asynchronous Primitive Circuit", "citations": [], "Metrics": {"Downloads (12 months)": "18\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "217\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology", "city": "tehran", "Name": "behnam ghavami"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology", "city": "tehran", "Name": "mohsen raji"}, {"country": "iran", "university": "amirkabir university of technology", "affiliation_string": "amirkabir university of technology", "city": "tehran", "Name": "hossein pedram"}, {"country": null, "university": null, "affiliation_string": "karlsruhe institute of technology", "city": null, "Name": "mehdi b tahoori"}]}, "Article No.: 9": {"references": ["Aratani, K., Ohba, K., et al. 2007. A novel resistance memory with high scalability and nanosecond switching. InProceedings of the International Electron Devices Meeting.IEEE. 783--786.\n", "Bez, R. and Pirovano, A. 2004. Non-volatile memory technologies: Emerging concepts and new materials.Mater. Sci. Semicond. Process. 7, 349--355.\n", "Cheng, C. H., Chin, A., and Yeh, F. S. 2010. Novel Ultra-low power RRAM with good endurance and retention. InProceedings of the Symposium on VLSI Technology. 85--86.\n", "Cheng, C. H., Tsai, C. Y., Chin, A., and Yeh, F. S. 2010. High performance ultra-low energy RRAM with good retention and endurance. InProceedings of the International Electron Devices Meeting. IEEE, 19.4.1--19.4.4.\n", "Fuchs, K. 1938. The conductivity of thin metallic films according to the electron theory of metals.Math. Proc. Cambridge Philos. Soc. 34, 100--108.\n", "Gonzalez, R. and Horowitz, M. 1996. Energy dissipation in general purpose microprocessors.IEEE J. Solid-State Circuits 31, 1277--1284.\n", "Ho, C., Hsu, C.-L., Chen, C.-C., Liu, J.-T., Wu, C.-S., Huang, C.-C., Hu, C., and Yang, F.-L. 2010. 9nm half-pitch functional resistive memory cell with <1mA programming current using thermally oxidized sub-stoichiometric WOx film. InProceedings of the International Electron Devices Meeting. IEEE, 19.1.1--19.1.4.\n", "ITRS emerging memroy chapter. 2011.\n", "Josell, D., Brongersma, S. H., and Tokei, Z. 2009. Size-dependent resistivity in nanoscale interconnects.Annu. Rev. Mater. Res. 39, 231--254.\n", "Kapur, P., McVittie, J. P., and Saraswat, K. C. 2002. Technology and reliability constrained future copper interconnects. I. Resistance modeling.IEEE Trans. Electron Devices 49, 590--597.\n", "Kim, W., Park, S. I., Zhang, Z., Yang-Liauw, Y., Sekar, D., Wong, H.-S. P., and Wong, S. S. 2011. Forming-free nitrogen-doped AlOx RRAM with sub-mA programming current. InProceedings of the Symposium on VLSI Technology. 22--23.\n", "Kitada, H., Suzuki, T., et al. 2007. The influence of the size effect of copper interconnects on RC delay variability beyond 45nm technology. InProceedings of the International Interconnect Technology Conference. IEEE, 10--12.\n", "Koo, K.-H., Cho, H., Kapur, P., and Saraswat, K. C. 2007. Performance comparisons between carbon nanotubes, optical, and cu for future high-performance on-chip interconnect applications.IEEE Trans Electron Devices 54, 3206--3215.\n", "Koo, K.-H., Kapur, P., and Saraswat, K. C. 2009. Compact performance models and comparisons for gigascale on-chip global interconnect technologies.IEEE Trans. Electron Devices 56, 1787--1798.\n", "Lee, H. Y., Chen, Y. S., et al. 2010. Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance. InProceedings of the International Electron Devices Meeting (IEDM). IEEE. 19.7.1--19.7.4.\n", "Lee, K.-J., Chandrakasan, A. P., and Kong, J. 2011. Breakdown Current Density of CVD-Grown Multilayer Graphene Interconnects.IEEE Electron Device Letters 32,557--559.\n", "Liang, J. and Wong, H. S. P. 2010. Cross-point memory array without cell selectors: Device characteristics and data storage pattern dependencies.IEEE Trans. Electron Devices 57, 2531--2538.\n", "Liang, J. and Wong, H. S. P. 2010. Size limitation of cross-point memory array and its dependence on data storage pattern and device parameters. InProceedings of the International Interconnect Technology Conference. IEEE.\n", "Liang, J., Jeyasingh, R. G. D., Chen, H.-Y., and Wong, H. P. 2012. An ultra-low reset current cross-point phase change memory with carbon nanotube electrodes.IEEE Trans Electron Devices 59, 1155--1163.\n", "Liang, J., Yeh, S., Wong, S. S., and Wong, H. S. P. 2012. Scaling challenges for the cross-point resistive memory array to sub-10nm node: An Interconnect Perspective. InProceedings of the 4th International Memory Workshop.IEEE.\n", "Lin, Y.-Y., Lee, F.-M., Chen, Y.-C., Chien, W.-C., Yeh, C.-W., Hsieh, K.-Y., and Lu, C.-Y. 2010. A novel tite buffered Cu-GeSbTe/SiO2 electrochemical resistive memory (ReRAM). InProceedings of the Symposium on VLSI Technology. 91--92.\n", "Mayadas, A. F. and Shatzkes, M. 1970. Electrical-resistivity model for polycrystalline films: The case of arbitrary reflection at external surfaces.Phys. Rev. B 1, 1382.\n", "James D. Meindl, Interconnect Opportunities for Gigascale Integration, IEEE Micro, v.23 n.3, p.28-35, May 2003[doi>10.1109/MM.2003.1209464]\n", "Murali, R., Yang, Y., Brenner, K., Beck, T., and Meindl, J. D. 2009. Breakdown current density of graphene nanoribbons.Appl. Phys. Lett. 94, 243114--3.\n", "Mustafa, J. 2006. Design and analysis of future memories based on switchable resistive elements. Ph.D. thesis, RWTH Aachen University.\n", "J. Mustafa , R. Waser, A Novel Reference Scheme for Reading Passive Resistive Crossbar Memories, IEEE Transactions on Nanotechnology, v.5 n.6, p.687-691, November 2006[doi>10.1109/TNANO.2006.885016]\n", "Naeemi, A., Sarvari, R., and Meindl, J. D. 2005. Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI).IEEE Electron Device Letters, 26, 84--86.\n", "Oh, J. H., Park, J. H., et al. 2006. Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology. InProceedings of the International Electron Devices Meeting.\n", "Rossnagel, S. M. and Kuan, T. S. 2004. Alteration of Cu conductivity in the size effect regime.J. Vac. Sci. Technol., B, 22, 240--247.\n", "Rossnagel, S. M., Wisnieff, R., Edelstein, D., and Kuan, T. S. 2005. Interconnect issues post 45nm. InProceedings of the International Electron Devices Meeting. IEEE, 89--91.\n", "Sakurai, T. and Tamaru, K. 1983. Simple formulas for two- and three-dimensional capacitances.IEEE Trans Electron Devices 30, 183--185.\n", "Sarvari, R., Naeemi, A., Venkatesan, R., and Meindl, J. D. 2005. Impact of size effects on the resistivity of copper wires and consequently the design and performance of metal interconnect networks. InProceedings of the International Interconnect Technology Conference. IEEE. 197--199.\n", "Steinhogl, W., Schindler, G., Steinlesberger, G., Traving, M., and Engelhardt, M. 2005. Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller.J. Appl. Phys. 97, 023706.\n", "Wei, B. Q., Vajtai, R., and Ajayan, P. M. 2001. Reliability and current carrying capacity of carbon nanotubes.Appl. Phys. Lett. 79, 1172--1174.\n", "Wong, H.-S. P., Raoux, S., Kim, S., Liang, J., Reifenberg, J. P., Rajendran, B., Asheghi, M., and Goodson, K. E. 2010. Phase Change Memory.Proc. IEEE 98, 2201--2227.\n", "Wu, W., Brongersma, S. H., Van Hove, M., and Maex, K. 2004. Influence of surface and grain-boundary scattering on the resistivity of copper in reduced dimensions.Appl. Phys. Lett. 84, 2838--2840.\n", "Wu, Y., Chai, Y., Chen, H.-Y., Yu, S., and Wong, H.-S. P. 2011. Resistive switching AlOx-based memory with CNT electrode for ultra-low switching current and high density memory application. InProceedings of the Symposium on VLSI Technology. 26--27.\n", "Zeng, Z. M., Amiri, P. K., et al. 2011. Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells.Appl. Phys. Lett. 98, 072512--3.\n", "Zhang, W., Brongersma, S. H., Li, Z., Li, D., Richard, O., and Maex, K. 2007. Analysis of the size effect in electroplated fine copper wires and a realistic assessment to model copper resistivity.J. Appl. Phys. 101, 063703.\n", "Ziegler, M. M. and Stan, M. R. 2002. Design and analysis of crossbar circuits for molecular nanoelectronics. InProceedings of the 2nd IEEE Conference on Nanotechnology. 323--327.\n"], "doi": "doi>10.1145/2422094.2422103", "ref_links": {}, "abstract": "The impact of wordline/bitline metal wire scaling on the write/read performance, energy consumption, speed, and reliability of the cross-point memory array is quantitatively studied for technology nodes down to single-digit nm. The impending resistivity increase in the Cu wires is found to cause significant decrease of both write and read window margins at the regime when electron surface scattering and grain boundary scattering are substantial. At deeply-scaled device dimensions, the wire energy dissipation and wire latency become comparable to or even exceed the intrinsic values of memory cells. The large current density flowing through the wordlines/bitlines raises additional reliability concerns for the cross-point memory array. All these issues are exacerbated at smaller memory resistance values and larger memory array sizes. They thereby impose strict constraints on the memory device design and preclude the realization of large-scale cross-point memory array with minimum feature sizes beyond the 10 nm node. A rethink in the design methodology of cross-point memory to incorporate and mitigate the scaling effects of wordline/bitline is necessary. Possible solutions include the use of memory wires with better conductivity and scalability, memory arrays with smaller partition sizes, and memory elements with larger resistance values and resistance ratios.", "authors": [{"name": "jiale liang", "link": "http://dl.acm.org/author_page.cfm?id=81508683017"}, {"name": "stanley yeh", "link": "http://dl.acm.org/author_page.cfm?id=81553588256"}, {"name": "s simon wong", "link": "http://dl.acm.org/author_page.cfm?id=81553750156"}, {"name": "h-s philip wong", "link": "http://dl.acm.org/author_page.cfm?id=81553742856"}], "title": "Effect of Wordline/Bitline Scaling on the Performance, Energy Consumption, and Reliability of Cross-Point Memory Array", "citations": [], "Metrics": {"Downloads (12 months)": "98\n", "Downloads (6 weeks) ": "13\n", "Downloads (cumulative)": "421\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "stanford university", "city": null, "Name": "jiale liang"}, {"country": null, "university": null, "affiliation_string": "stanford university", "city": null, "Name": "stanley yeh"}, {"country": null, "university": null, "affiliation_string": "stanford university", "city": null, "Name": "s simon wong"}, {"country": null, "university": null, "affiliation_string": "stanford university", "city": null, "Name": "h-s philip wong"}]}}, "date": {"month": "February", "year": "2013"}}, "Issue3": {"articles": {"Article No.: 22": {"references": ["Akerman, J., Brown, P., Gajewski, D., Griswold, M., Janesky, J., Martin, M., Mekonnen, H., Nahas, J., Pietambaram, S., Slaughter, J., and Tehrani, S. 2005. Reliability of 4mbit mram. In Proceedings of the 43<sup>rd</sup> IEEE International Annual Reliability Physics Symposium. 163--167.\n", "Bertram, H., Wang, X., and Safonov, V. 2001. Dynamic-thermal effects in thin film media. IEEE Trans. Magnetics 37, 4, 1521--1527.\n", "Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]\n", "Douglas C. Bossen , Joel M. Tendler , Kevin Reick, Power4 System Design for High Reliability, IEEE Micro, v.22 n.2, p.16-24, March 2002[doi>10.1109/MM.2002.997876]\n", "Diao, Z., Li, Z., Wang, S., Ding, Y., Panchula, A., et al. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Condensed Matter 19, 16, 165--209.\n", "Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]\n", "Freescale Document Number Brmramslscltrl. 2007. Freescale MRAM technology.\n", "W. J. Gallagher , S. S. P. Parkin, Development of the magnetic tunnel junction MRAM at IBM: from first junctions to a 16-Mb MRAM demonstrator chip, IBM Journal of Research and Development, v.50 n.1, p.5-23, January 2006[doi>10.1147/rd.501.0005]\n", "Xiaochen Guo , Engin Ipek , Tolga Soyata, Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816012]\n", "Hamming, R. W. 1950. Error correcting and error detecting codes. Bell Syst. Tech. J. 29, 14--160.\n", "M. Y. Hsiao, A class of optimal minimum odd-weight-column SEC-DED codes, IBM Journal of Research and Development, v.14 n.4, p.395-401, July 1970[doi>10.1147/rd.144.0395]\n", "J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005\n", "Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]\n", "Soontae Kim, Reducing Area Overhead for Error-Protecting Large L2/L3 Caches, IEEE Transactions on Computers, v.58 n.3, p.300-310, March 2009[doi>10.1109/TC.2008.174]\n", "A. KleinOsowski , E. H. Cannon , P. Oldiges , L. Wissel, Circuit design and modeling for soft errors, IBM Journal of Research and Development, v.52 n.3, p.255-263, May 2008[doi>10.1147/rd.523.0255]\n", "Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]\n", "Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]\n", "Li, H., Wang, X., Ong, Z.-L., Wong, W.-F., Zhang, Y., Wang, P., and Chen, Y. 2011. Performance, power, and reliability tradeoffs of stt-ram cell subject to architecture-level requirement. IEEE Trans. Magnetics 47, 10, 2356--2359.\n", "Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]\n", "SoftArch: An Architecture Level Tool for Modeling and Analyzing Soft Errors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.496-505, June 28-July 01, 2005[doi>10.1109/DSN.2005.88]\n", "Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]\n", "Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav H\u00e5llberg , Johan H\u00f6gberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]\n", "Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]\n", "Shubu Mukherjee, Architecture Design for Soft Errors, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008\n", "Shubhendu S. Mukherjee , Christopher Weaver , Joel Emer , Steven K. Reinhardt , Todd Austin, A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.29, December 03-05, 2003\n", "Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]\n", "Pagiamtzis, K., Azizi, N., and Najm, F. 2006. A soft-error tolerant content-addressable memory (cam) using an error-correcting-match scheme. In Proceedings of the Custom Integrated Circuits Conference. 301--304.\n", "Pagiamtzis, K. and Sheikholeslami, A. 2006. Content-addressable memory (cam) circuits and architectures: A tutorial and survey. IEEE J. Solid-State Circ. 41, 3, 712--727.\n", "Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]\n", "J. A. Rivers , P. Bose , P. Kudva , J.-D. Wellman , P. N. Sanda , E. H. Cannon , L. C. Alves, Phaser: phased methodology for modeling the system-level effects of soft errors, IBM Journal of Research and Development, v.52 n.3, p.293-306, May 2008[doi>10.1147/rd.523.0293]\n", "Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y. 2009. A novel architecture of the 3d stacked mram l2 cache for cmps. In Proceedings of the International Symposium on High-Performance Computer Architecture. 239--249.\n", "Hongbin Sun , Chuanyin Liu , Wei Xu , Jizhong Zhao , Nanning Zheng , Tong Zhang, Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.19-28, January 2012[doi>10.1109/TVLSI.2010.2090914]\n", "Tehrani, S. 2010. Status and prospect for mram technology. http://www.hotchips.org/wp-content/uploads/hc_archives/hc22/HC22.22.130-Tehrani-MRAM.pdf.\n", "Wang, W. and Jiang, Z. 2007. Magnetic content addressable memory. IEEE Trans. Magnetics 43, 6, 2355--2357.\n", "Wang, X., Chen, Y., Li, H., Dimitrov, D., and Liu, H. 2008a. Spin torque random access memory down to 22 nm technology. IEEE Trans. Magnetics 44, 11, 2479--2482.\n", "Wang, X., Zheng, Y., Xi, H., and Dimitrov, D. 2008b. Thermal fluctuation effects on spin torque induced switching: Mean and variations. J. Appl. Phys. 103, 034507.\n", "Christopher Weaver , Joel Emer , Shubhendu S. Mukherjee , Steven K. Reinhardt, Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor, Proceedings of the 31st annual international symposium on Computer architecture, p.264, June 19-23, 2004, M\u00fcnchen, Germany\n", "Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]\n", "Wei Xu , Tong Zhang , Yiran Chen, Design of spin-torque transfer magnetoresistive RAM and CAM/TCAM with high sensing and search speed, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.1, p.66-74, January 2010[doi>10.1109/TVLSI.2008.2007735]\n", "Doe Hyun Yoon , Mattan Erez, Memory mapped ECC: low-cost error protection for last level caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555771]\n", "Wangyuan Zhang , Tao Li, Managing multi-core soft-error reliability through utility-driven cross domain optimization, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.132-137, July 02-04, 2008[doi>10.1109/ASAP.2008.4580167]\n", "Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]\n", "Zhao, W., Belhaire, E., Mistral, Q., Chappert, C., Javerliac, V., et al. 2006. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-cmos design. In Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 40--43.\n", "Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]\n"], "doi": "doi>10.1145/2491679", "ref_links": {"32": "http://www.hotchips.org/wp-content/uploads/hc_archives/hc22/HC22.22.130-Tehrani-MRAM.pdf."}, "abstract": "Improving the vulnerability to soft errors is one of the important design goals for future architecture design of Chip-MultiProcessors (CMPs). In this study, we explore the soft error characteristics of CMPs with 3D stacked NonVolatile Memory (NVM), in particular, the Spin-Transfer Torque Random Access Memory (STT-RAM), whose cells are immune to radiation-induced soft errors and do not have endurance problems. We use 3D stacking as an enabler for modular integration of STT-RAM memories with minimum disruption in the baseline processor design flow, while providing further interconnection and capacity advantages. We take an in-depth look at alternative replacement schemes to explore the soft error resilience benefits and design trade-offs of 3D stacked STT-RAM and capture the multivariable optimization challenges microprocessor architectures face. We propose a vulnerability metric, with respect to the instruction and data in the core pipeline and through the cache hierarchy, to present a comprehensive system evaluation with respect to reliability, performance, and power consumption for our CMP architectures. Our experimental results show that, for the average workload, replacing memories with an STT-RAM alternative significantly mitigates soft errors on-chip, improves the performance by 14.15&percnt;, and reduces power consumption by 13.44&percnt;.", "authors": [{"name": "guangyu sun", "link": "http://dl.acm.org/author_page.cfm?id=81312480906"}, {"name": "eren kursun", "link": "http://dl.acm.org/author_page.cfm?id=81300174301"}, {"name": "jude a rivers", "link": "http://dl.acm.org/author_page.cfm?id=81100601633"}, {"name": "yuan xie", "link": "http://dl.acm.org/author_page.cfm?id=81100418590"}], "title": "Exploring the vulnerability of CMPs to soft errors with 3D stacked nonvolatile memory", "citations": [], "Metrics": {"Downloads (12 months)": "48\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "203\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "the pennsylvania state university pa", "city": null, "Name": "guangyu sun"}, {"country": null, "university": null, "affiliation_string": "ibm tj watson research center ny", "city": null, "Name": "eren kursun"}, {"country": null, "university": null, "affiliation_string": "ibm tj watson research center ny", "city": null, "Name": "jude a rivers"}, {"country": null, "university": null, "affiliation_string": "the pennsylvania state university pa", "city": null, "Name": "yuan xie"}]}, "Article No.: 25": {"references": ["Miron Abramovici , Paul Bradley, Integrated circuit security: new threats and solutions, Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies, April 13-15, 2009, Oak Ridge, Tennessee[doi>10.1145/1558607.1558671]\n", "Dakshi Agrawal , Selcuk Baktir , Deniz Karakoyunlu , Pankaj Rohatgi , Berk Sunar, Trojan Detection using IC Fingerprinting, Proceedings of the 2007 IEEE Symposium on Security and Privacy, p.296-310, May 20-23, 2007[doi>10.1109/SP.2007.36]\n", "Mainak Banga , Michael S. Hsiao, A region based approach for the identification of hardware Trojans, Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, p.40-47, June 09-09, 2008[doi>10.1109/HST.2008.4559047]\n", "Bushnell, M. and Agrawal, V. 2004. Types of testing. In Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer Academic, 21--24.\n", "Di, J. and Smith, S. 2007. A hardware threat modeling concept for trustable integrated circuits. In Proceedings of the IEEE Region 5 Technical Conference.\n", "Digilentinc.Com. 2010. http://digilentinc.com/Products/Detail.cfm&quest;NavPath=2,66,828&Prod;=ADEPT2.\n", "Embabi, S. H. K. 1993. Digital BiCMOS Integrated Circuit Design. Kluwer.\n", "Iwls Org. 2005. http://iwls.org/iwls2005/benchmarks.html.\n", "Susmit Jha , Sumit Kumar Jha, Randomization Based Probabilistic Approach to Detect Trojan Circuits, Proceedings of the 2008 11th IEEE High Assurance Systems Engineering Symposium, p.117-124, December 03-05, 2008[doi>10.1109/HASE.2008.37]\n", "Yier Jin , Yiorgos Makris, Hardware Trojan detection using path delay fingerprint, Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, p.51-57, June 09-09, 2008[doi>10.1109/HST.2008.4559049]\n", "Jolliffe, I. T. 2002. Principal Component Analysis 2<sup>nd</sup> Ed. Springer.\n", "Francis Wolff , Chris Papachristou , Swarup Bhunia , Rajat S. Chakraborty, Towards trojan-free trusted ICs: problem analysis and detection scheme, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403703]\n", "Jie Li , John Lach, At-speed delay characterization for IC authentication and Trojan Horse detection, Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, p.8-14, June 09-09, 2008[doi>10.1109/HST.2008.4559038]\n", "Narasimhan, S., Du, D., Chakraborty, R., Paul, S., Wolff, F., Papachristou, C., Roy, K., and Bhunia, S. 2010. Multiple-parameter side-channel analysis: A non-invasive hardware trojan detection approach. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST'10). 13--18.\n", "Office of the Under Secretary of Defense for Acquisition, Technology, and Logistics. 2005. Report of the defense science board task force on high performance microchip supply. Defense Science Board, US Department of Defense. http://www.acq.osd.mil/dsb/reports/2005-02-HPMSi Report Final.pdf.\n", "Miodrag Potkonjak , Ani Nahapetian , Michael Nelson , Tammara Massey, Hardware Trojan horse detection using gate-level characterization, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630091]\n", "F. P. Preparata , S. J. Hong, Convex hulls of finite sets of points in two and three dimensions, Communications of the ACM, v.20 n.2, p.87-93, Feb. 1977[doi>10.1145/359423.359430]\n", "Rabaey, J. M., Chandrakasan, A., and Nikolic, B. 2003. Digital Integrated Circuits: A Design Perspective 2<sup>nd</sup> Ed. Prentice Hall.\n", "Reza Rad , Jim Plusquellic , Mohammad Tehranipoor, Sensitivity analysis to hardware Trojans using power supply transient signals, Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, p.3-7, June 09-09, 2008[doi>10.1109/HST.2008.4559037]\n", "Reza M. Rad , Xiaoxiao Wang , Mohammad Tehranipoor , Jim Plusquellic, Power supply signal calibration techniques for improving detection resolution to hardware Trojans, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Sakurai, T. and Newton, R. 1990. Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE J. Solid-State Circ. 25, 2, 584--594.\n", "Hassan Salmani , Mohammad Tehranipoor , Jim Plusquellic, A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.112-125, January 2012[doi>10.1109/TVLSI.2010.2093547]\n", "Mohammad Tehranipoor , Farinaz Koushanfar, A Survey of Hardware Trojan Taxonomy and Detection, IEEE Design & Test, v.27 n.1, p.10-25, January 2010[doi>10.1109/MDT.2010.7]\n", "Mohammad Tehranipoor , Hassan Salmani , Xuehui Zhang , Michel Wang , Ramesh Karri , Jeyavijayan Rajendran , Kurt Rosenfeld, Trustworthy Hardware: Trojan Detection and Design-for-Trust Challenges, Computer, v.44 n.7, p.66-74, July 2011[doi>10.1109/MC.2010.369]\n", "Xiaoxiao Wang , Mohammad Tehranipoor , Jim Plusquellic, Detecting malicious inclusions in secure hardware: Challenges and solutions, Proceedings of the 2008 IEEE International Workshop on Hardware-Oriented Security and Trust, p.15-19, June 09-09, 2008[doi>10.1109/HST.2008.4559039]\n", "Xiaoxiao Wang , Hassan Salmani , Mohammad Tehranipoor , Jim Plusquellic, Hardware Trojan Detection and Isolation Using Current Integration and Localized Current Analysis, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.87-95, October 01-03, 2008[doi>10.1109/DFT.2008.61]\n", "Francis Wolff , Chris Papachristou , Swarup Bhunia , Rajat S. Chakraborty, Towards trojan-free trusted ICs: problem analysis and detection scheme, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403703]\n", "Zhang, X. and Tehranipoor, M. 2011. RON: An on-chip ring oscillator network for hardware trojan detection. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'11).\n", "Zhao, S., Roy, K., and Koh, C.-K. 2000. Frequency domain analysis of switching noise on power supply network. ECE Tech. rep. 23. http://docs.lib.purdue.edu/cgi/viewcontent.cgi&quest;article=1023&context;=ecetr.\n"], "doi": "doi>10.1145/2491677", "ref_links": {"14": "http://www.acq.osd.mil/dsb/reports/2005-02-HPMSi", "28": "http://docs.lib.purdue.edu/cgi/viewcontent.cgi&quest;article=1023&context;=ecetr.", "7": "http://iwls.org/iwls2005/benchmarks.html.", "5": "http://digilentinc.com/Products/Detail.cfm&quest;NavPath=2,66,828&Prod;=ADEPT2."}, "abstract": "Verifying the trustworthiness of Integrated Circuits (ICs) is of utmost importance, as hardware Trojans may destroy ICs bound for critical applications. A novel methodology combining on-chip structure with external current measurements is proposed to verify whether or not an IC is Trojan free. This method considers Trojans' impact on neighboring cells and on the entire IC's power consumption, and effectively localizes the measurement of dynamic power. To achieve this, we develop a new on-chip ring oscillator network structure distributed across the entire chip and place each ring oscillator's components in different rows of a standard-cell design. By developing novel statistical data analysis, the effect of process variations on the ICs' transient power will be separated from the effect of Trojans. Simulation results using 90nm technology and experimental results on Xilinx Spartan-6 FPGAs demonstrate the efficiency of our proposed method.", "authors": [{"name": "xuehui zhang", "link": "http://dl.acm.org/author_page.cfm?id=81502709523"}, {"name": "andrew ferraiuolo", "link": "http://dl.acm.org/author_page.cfm?id=81553245656"}, {"name": "mohammad tehranipoor", "link": "http://dl.acm.org/author_page.cfm?id=81319502631"}], "title": "Detection of trojans using a combined ring oscillator network and off-chip transient power analysis", "citations": [{"Name": "Md. Tauhidur Rahman ", "Country": null, "Affiliation": null}, {"Name": "Kan Xiao ", "Country": null, "Affiliation": null}, {"Name": "Domenic Forte ", "Country": null, "Affiliation": null}, {"Name": "Xuhei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Jerry Shi ", "Country": null, "Affiliation": null}, {"Name": "Mohammad Tehranipoor", "Country": null, "Affiliation": null}, {"Name": "Shane Kelly ", "Country": null, "Affiliation": null}, {"Name": "Xuehui Zhang ", "Country": null, "Affiliation": null}, {"Name": "Mohammed Tehranipoor ", "Country": null, "Affiliation": null}, {"Name": "Andrew Ferraiuolo", "Country": null, "Affiliation": null}, {"Name": "Detecting Hardware Trojans using On-chip Sensors in an ASIC Design", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "73\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "260\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of connecticut ct", "city": null, "Name": "xuehui zhang"}, {"country": null, "university": null, "affiliation_string": "university of connecticut ct", "city": null, "Name": "andrew ferraiuolo"}, {"country": null, "university": null, "affiliation_string": "university of connecticut ct", "city": null, "Name": "mohammad tehranipoor"}]}, "Article No.: 23": {"references": ["ABC-UC Berkley. 2013. A system for sequential synthesis and verification. http://www.eecs.berkeley. edu/\u223calanmi/abc/.\n", "Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003[doi>10.1109/ICCAD.2003.130]\n", "Alam, M. A. 2003. A critical examination of the mechanics of dynamic NBTI for PMOSFETs. In Proceedings of the International Electronic Devices Meeting. 345--348.\n", "Alam, M. A. and Mahapatra, S. 2005. A comprehensive model of PMOS NBTI degradation. Microelectron. Reliabil. 45, 1, 71--81.\n", "Nicholas Allec , Zyad Hassan , Li Shang , Robert P. Dick , Ronggui Yang, ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California\n", "Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006a. Differentiating the roles of IR measurement and simulation for power and temperature-aware design. In Proceedings of the Custom Integrated Circuits Conference. 189--192.\n", "Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006b. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference. 189--192.\n", "David Blaauw , Vladimir Zolotov , Savithri Sundareswaran , Chanhee Oh , Rajendran Panda, Slope propagation in static timing analysis, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California\n", "Shekhar Borkar, Electronics beyond nano-scale CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147115]\n", "Chakravarthi, S., Krishnan, A. T., Reddy, V., Machala, C. F., and Krishnan, S. 2004. A comprehensive framework for predictive modeling of negative bias temperature instability. In Proceedings of the International Reliability Physics Symposium. 273--282.\n", "Hongliang Chang , Sachin S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.621, November 09-13, 2003[doi>10.1109/ICCAD.2003.129]\n", "Chen, G., Chuah, K. Y., Li, M. F., Chan, D. S., Ang, C. H., Zheng, J. Z., Jin, Y., and Kwong, D. L. 2003. Dynamic NBTI of PMOS transistors and its impact on device lifetime. In Proceedings of the International Reliability Physics Symposium. 196--202.\n", "Chen, H. C. and Du, D. H.-C. 1993. Path sensitization in critical path problem. In Proceedings of the IEEE International Conference on Computer Aided Design (Digest of Technical Papers).\n", "Byungwoo Choi , D. M. H. Walker, Timing Analysis of Combinational Circuits Including Capacitive Coupling and Statistical Process Variation, Proceedings of the 18th IEEE VLSI Test Symposium, p.49, April 30-May 04, 2000\n", "Srinivas Devadas , Horng-Fei Jyu , Kurt Keutzer , Sharad Malik, Statistical Timing Analysis of Combinational Circuits, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.38-43, October 11-14, 1992\n", "Robert B. Hitchcock, Sr., Timing Verification and the Timing Analysis program, Proceedings of the 19th Design Automation Conference, p.594-604, January 1982\n", "Jha, N. K. and Rao, V. R. 2005. A new oxide trap-assisted NBTI degradation model. IEEE Electron. Dev. Lett. 26, 9, 687--689.\n", "Norman P. Jouppi, Timing analysis for nMOS VLSI, Proceedings of the 20th Design Automation Conference, p.411-418, June 27-29, 1983, Miami Beach, Florida, USA\n", "Kimizuka, N., Yamamoto, T., Mogami, T., Yamaguchi, K., Imai, K., and Horiuchi, T. 1999. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. In Proceedings of the VLSI Technical Symposium. 73--74.\n", "Krishnan, A. T., Chancellor, C., Chakravarthi, S., Nicollian, P. E., Reddy, V., and Varghese, A. 2005. Material dependence of hydrogen diffusion: Implication for NBTI degradation. In Proceedings of the International Electronic Devices Meeting. 688--691.\n", "Yuji Kukimoto , Robert K. Brayton, Hierarchical functional timing analysis, Proceedings of the 35th annual Design Automation Conference, p.580-585, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277197]\n", "Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]\n", "Jiayong Le , Xin Li , Lawrence T. Pileggi, STAC: statistical timing analysis with correlation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996665]\n", "Li, C. and Messerschmitt, D. G. 1992. Statistical analysis of timing rules for high-speed synchronous interconnects. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 37--40.\n", "Li, S., Ahn, J. H., Strong, R. D., Brockman, J. B., Tullsen, D. M., and Jouppi, N. P. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. ACM Trans. Archit. Code Optim. 10, 1, 469--480.\n", "Xin Li , Jiayong Le , Mustafa Celik , L. T. Pileggi, Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.844-851, November 06-10, 2005, San Jose, CA\n", "Rung-Bin Lin , Meng-Chiou Wu, A New Statistical Approach to Timing Analysis of VLSI Circuits, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.507, January 04-07, 1998\n", "Jing-Jia Liou , Kwang-Ting Cheng , Sandip Kundu , Angela Krstic, Fast statistical timing analysis by probabilistic event propagation, Proceedings of the 38th annual Design Automation Conference, p.661-666, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379043]\n", "Nassif, S. R. 2001. Modeling and analysis of manufacturing variations. In Proceedings of the Custom Integrated Circuits Conference. 223--228.\n", "Opensparc T1. 2013. http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609. html.\n", "Michael Orshansky , Kurt Keutzer, A general probabilistic framework for worst case timing analysis, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514059]\n", "Paul, B. C., Kang, K., Kufluoglu, H., Alam, M. A., and Roy, K. 2005. Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron. Dev. Lett. 26, 8, 560--562.\n", "Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Puchner, J. and Hinh, L. 2004. NBTI reliability analysis for a 90nm CMOS technology. In Proceedings of the European Solid-State Device Research Conference. 257--260.\n", "Sachin Sapatnekar, Timing, Springer-Verlag New York, Inc., Secaucus, NJ, 2004\n", "Schroder, D. K. and Babcock, J. A. 2003. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Phys. 94, 1, 1--18.\n", "Shuji Tsukiyama , Masakazu Tanaka , Masahiro Fukui, A statistical static timing analysis considering correlations between delays, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.353-358, January 2001, Yokohama, Japan[doi>10.1145/370155.370390]\n", "Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]\n", "Chandu Visweswariah , Andrew R. Conn, Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.244-252, November 07-11, 1999, San Jose, California, USA\n", "C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996663]\n", "Wang, W., Reddy, V., Krishnan, A. T., Vattikonda, R., Krishnan, S., and Cao, Y. 2007a. An integrated modeling paradigm of circuit reliability for 65nm CMOS technology. In Proceedings of the Custom Integrated Circuits Conference. 511--514.\n", "Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]\n", "Jinjun Xiong , Vladimir Zolotov , Natesan Venkateswaran , Chandu Visweswariah, Criticality computation in parameterized statistical timing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146929]\n", "S. H. Yen , D. H. Du , S. Ghanta, Efficient algorithms for extracting the K most critical paths in timing analysis, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.649-654, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74497]\n", "Yaping Zhan , A. J. Strojwas , M. Sharma , D. Newmark, Statistical critical path analysis considering correlations, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.699-704, November 06-10, 2005, San Jose, CA\n", "Zhao, W. and Cao, Y. 2006. New generation of predictive technology model for sub-45nm early design exploration. IEEE Trans. Electron. Dev. 53, 11, 2816--2823.\n"], "doi": "doi>10.1145/2491681", "ref_links": {"29": "http://www.oracle.com/technetwork/systems/opensparc/opensparc-t1-page-1444609.", "0": "http://www.eecs.berkeley."}, "abstract": "For sub-65nm technology nodes, Negative Bias Temperature Instability (NBTI) has become a primary limiting factor of circuit lifetime. During the past few years, researchers have spent considerable effort on accurate modeling and characterization of circuit delay degradation caused by NBTI at different design levels. The search for techniques and methodologies which can aid in effectively minimizing the NBTI effect on circuit delay is still underway. In this work, we present the usage of node criticality computation to drive NBTI-aware timing analysis and optimization. Circuits that have undergone this optimization flow show strong resistance to NBTI delay degradation. For the first time, this work proposes a node criticality computation algorithm under an NBTI-aware timing analysis and optimization framework. Our work provides answers to the following yet unaddressed questions: (a) what is the definition of node criticality in a circuit under the NBTI effect&quest; (b) how do we identify the critical nodes that, once protected, will be immune to NBTI timing degradation&quest; and (c) what are the NBTI effect attenuation approaches&quest; Experimental results indicate that by protecting the critical nodes found by our proposed methodology, circuit delay degradation can be reduced by up to 50&percnt;. Combined with peak temperature reduction, the delay degradation can be be further improved.", "authors": [{"name": "shengqi yang", "link": "http://dl.acm.org/author_page.cfm?id=81548301756"}, {"name": "wenping wang", "link": "http://dl.acm.org/author_page.cfm?id=83058642557"}, {"name": "mark hagan", "link": "http://dl.acm.org/author_page.cfm?id=83058852657"}, {"name": "wei zhang", "link": "http://dl.acm.org/author_page.cfm?id=83058621557"}, {"name": "pallav gupta", "link": "http://dl.acm.org/author_page.cfm?id=81100020273"}, {"name": "yu cao", "link": "http://dl.acm.org/author_page.cfm?id=81385595539"}], "title": "NBTI-aware circuit node criticality computation", "citations": [], "Metrics": {"Downloads (12 months)": "34\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "156\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "china", "university": "shanghai university", "affiliation_string": "shanghai university china", "city": "shanghai", "Name": "shengqi yang"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "wenping wang"}, {"country": null, "university": null, "affiliation_string": null, "Name": "mark hagan"}, {"country": "singapore", "university": "nanyang technological university", "affiliation_string": "nanyang technological university china", "city": "singapore", "Name": "wei zhang"}, {"country": null, "university": null, "affiliation_string": "intel corporation", "city": null, "Name": "pallav gupta"}, {"country": null, "university": null, "affiliation_string": "arizona state university usa", "city": null, "Name": "yu cao"}]}, "Article No.: 20": {"references": ["Massimo Alioto, Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.5, p.751-762, May 2011[doi>10.1109/TVLSI.2010.2040094]\n", "Hari Ananthan , Kaushik Roy, A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147020]\n", "Ajay N. Bhoj , Niraj K. Jha, Gated-diode FinFET DRAMs: Device and circuit design-considerations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-32, December 2010[doi>10.1145/1877745.1877746]\n", "Bhoj, A. N. and Jha, N. K. 2011. Design of ultralow-leakage logic gates and flip-flops in high-performance FinFET technology. In Proceedings of the International Symposium on Quality of Electronic Design.\n", "Carlson, A., Guo, Z., Balasubramanian, S., Pang, L. T., Liu, T. J. K., and Nikolic, B. 2006. FinFET SRAM with enhanced read/write margins. In Proceedings of the International SOI Conference. 105--106.\n", "Jung Hwan Choi , Aditya Bansal , Mesut Meterelliyoz , Jayathi Murthy , Kaushik Roy, Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233620]\n", "Jung Hwan Choi , Jayathi Murthy , Kaushik Roy, The effect of process variation on device temperature in FinFET circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California\n", "J.-P. Colinge, FinFETs and Other Multi-Gate Transistors, Springer Publishing Company, Incorporated, 2007\n", "A. Datta , A. Goel , R. T. Cakici , H. Mahmoodi , D. Lekshmanan , K. Roy, Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1957-1966, November 2007[doi>10.1109/TCAD.2007.896320]\n", "Endo, K., Ouchi, S.-I., Ishikawa, Y., Liu, Y., Matsukawa, T., Sakamoto, K., Masahara, M., Tsukada, J., Ishii, K., Yamauchi, H., and Suzuki, E. 2008. Independent-gate four-terminal FinFET SRAM for drastic leakage current reduction. In Proceedings of the International Conference on Integrated Circuit Design and Technology and Tutorial. 63--66.\n", "Kriszti\u00e1n Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002[doi>10.1145/545214.545232]\n", "Gangwal, S., Mukopadhyay, S., and Roy, K. 2006. Optimization for surface orientation for high-performance, low power and robust FinFET SRAM. In Proceedings of the Custom Integrated Circuits Conference. 433--436.\n", "Jie Gu , John Keane , Sachin Sapatnekar , Chris H. Kim, Statistical leakage estimation of double gate FinFET devices considering the width quantization property, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.206-209, February 2008[doi>10.1109/TVLSI.2007.909809]\n", "Zheng Guo , Sriram Balasubramanian , Radu Zlatanovici , Tsu-Jae King , Borivoje Nikoli\u0107, FinFET-based SRAM design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077607]\n", "Hajimiri, A. and Heald, R. 1998. Design issues in cross-coupled inverter sense amplifier. In Proceedings of the IEEE International Symposium on Circuits and Systems. Vol. 2. 149--152.\n", "Zyad Hassan , Nicholas Allec , Li Shang , Robert P. Dick , Vishak Venkatraman , Ronggui Yang, Multiscale thermal analysis for nanometer-scale integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.6, p.860-873, June 2009[doi>10.1109/TCAD.2009.2017428]\n", "Zhigang Hu , Stefanos Kaxiras , Margaret Martonosi, Let caches decay: reducing leakage energy via exploitation of cache generational behavior, ACM Transactions on Computer Systems (TOCS), v.20 n.2, p.161-190, May 2002[doi>10.1145/507052.507055]\n", "Huang, X., Lee, W.-C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.-K., Asano, K., Subramanian, V., King, T.-J., Bokor, J., and Hu, C. 2001. Sub-50 nm P-channel FinFET. IEEE Trans. Electron. Dev. 48, 5, 880--886.\n", "Rajiv V. Joshi , Keunwoo Kim , Richard Q. Williams , Edward J. Nowak , Ching-Te Chuang, A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.665-672, January 06-10, 2007[doi>10.1109/VLSID.2007.182]\n", "Kim, Y. B., Kim, Y.-B., and Lombardi, F. 2008. Low power 8T SRAM using 32nm independent gate FinFET technology. In Proceedings of the International SOC Conference. 247--250.\n", "Chun-Yi Lee , Niraj K. Jha, FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA\n", "Chun-Yi Lee , Niraj K. Jha, CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024918]\n", "Mahmoodi, H., Mukhopadhyay, S., and Roy, K. 2004. High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs. In Proceedings of the International SOI Conference. 67--68.\n", "Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]\n", "Mishra, P., Bhoj, A. N., and Jha, N. K. 2010. Die-level leakage power analysis of FinFET circuits considering process variations. In Proceedings of the International Symposium on Quality of Electronic Design.\n", "Prateek Mishra , Niraj K. Jha, Low-power FinFET circuit synthesis using surface orientation optimization, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n", "Prateek Mishra , Anish Muttreja , Niraj K. Jha, Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.77-84, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585795]\n", "Saibal Mukhopadhyay , Hamid Mahmoodi , Kaushik Roy, Design of High Performance Sense Amplifier Using Independent Gate Control in sub-50nm Double-Gate MOSFET, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.490-495, March 21-23, 2005[doi>10.1109/ISQED.2005.44]\n", "Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.\n", "Ouyang, J. and Xie, Y. 2008. Power optimization for FinFET based circuits using genetic algorithms. In Proceedings of the IEEE International SOC Conference. 211--214.\n", "Tarun Sairam , Wei Zhao , Yu Cao, Optimizing finfet technology for high-speed and low-power design, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy[doi>10.1145/1228784.1228807]\n", "Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]\n", "Sherif A. Tawfik , Volkan Kursun, Characterization of New Static Independent-Gate-Biased FinFET Latches and Flip-Flops under Process Variations, Proceedings of the 9th international symposium on Quality Electronic Design, p.311-316, March 17-19, 2008\n", "Tawfik, S. A. and Kursun, V. 2007a. High speed FinFET domino logic circuits using independent gate-biased double-gate keepers providing dynamically adjusted immunity to noise. In Proceedings of the International Conference on Microelectronics. 175--178.\n", "Tawfik, S. A. and Kursun, V. 2007b. Low power and stable FinFET SRAM with static independent gate bias for enhanced integration density. In Proceedings of the International Conference on Electronics, Circuits, and Systems. 443--446.\n", "Thoziyoor, S., Muralimanohar, N., Ahn, J. H., and Jouppi, N. P. 2008. Cacti5.1 technical report. Tech. rep., HP Laboratories, Palo Alto. CA.\n", "Wilton, S. J. E. and Jouppi, N. P. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circ. 31, 5, 677--688.\n", "Xiong, S. and Bokor, J. 2003. Sensitivity of double-gate and FinFET devices to process variations. IEEE Trans. Electron. Dev. 50, 2255--2261.\n", "Y. Yang , Z. Gu , C. Zhu , R. P. Dick , L. Shang, ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.1, p.86-99, January 2007[doi>10.1109/TCAD.2006.882589]\n"], "doi": "doi>10.1145/2491678", "ref_links": {}, "abstract": "Integration of cache on-chip has significantly improved the performance of modern processors. The relentless demand for ever-increasing performance has led to the need to increase the cache capacity and number of cache levels. However, the performance improvement is accompanied by an increase in chip's power dissipation, requiring the use of more expensive cooling technologies to ensure chip reliability and long product life. The emergence of FinFETs as the technology of choice for high-performance computing poses new challenges to processor designers. With the introduction of new features in FinFETs, for example, independently controllable back gates, researchers have proposed several innovative memory cells that can reduce leakage power significantly, making the integration of a larger cache more practical.In this article, we comprehensively evaluate and compare the performance, power consumption (both dynamic and leakage), area, and temperature of different FinFET SRAM caches by exploring common configurations with varying cache size, block size, associativity, and number of banks. We evaluate caches based on four well-known FinFET SRAM cells: Pass-Gate FeedBack (PGFB), Row-based Back-Gate Biasing (RBGB), 8T, and 4T. We show how the caches can be simulated at self-consistent temperatures (at which leakage and temperature are in equilibrium).Drowsy and decay caches are two well-known leakage reduction techniques. We implement them in the context of FinFET caches to investigate their impact. We show that the RBGB cell-based cache is far superior in leakage and Power-Delay Product (PDP) to those based on the other three cells, sometimes by an order of magnitude. This superiority is maintained even when drowsy or decay leakage reduction techniques are applied to caches based on the other three cells, but not to the one based on the RBGB cell. This significantly diminishes the importance of drowsy or decay cache techniques, at least when the RBGB cell is used.", "authors": [{"name": "aoxiang tang", "link": "http://dl.acm.org/author_page.cfm?id=81553735456"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Design space exploration of FinFET cache", "citations": [], "Metrics": {"Downloads (12 months)": "60\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "214\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "aoxiang tang"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 18": {"references": ["Arena, P., Fortuna, L., and Occhipinti, L. 2002. A cnn algorithm for real time analysis of dna microarrays. IEEE Trans. Circ. Syst. I: Fundam. Theory Appl. 49, 3, 335--340.\n", "Chua, L. O. and Yang, L. 1988. Cellular neural networks: Applications. IEEE Trans. Circ. Syst. 35, 1273--1290.\n", "Chang, L. L., Esaki, L., and Tsu, R. 1974. Resonant tunneling diode in semiconductor double barriers. Appl. Phys. Lett. 24, 593--595.\n", "Li Ding , P. Mazumder, Noise-tolerant quantum MOS circuits using resonant tunneling devices, IEEE Transactions on Nanotechnology, v.3 n.1, p.134-146, March 2004[doi>10.1109/TNANO.2003.820787]\n", "Haddad, G. I. and Mazumder, P. 1997. Tunneling devices and their applications in high-functionality/speed digital circuits. J. Solid State Electron. 41, 10, 1515--1524.\n", "H\u00e4nggi, M. and Chua, L. O. 2001. Cellular neural networks based on resonant tunnelling diodes. Int. J. Circ. Theory Appl. 29, 5, 487--504.\n", "Huang, W., Li, Z., Chow, T. P., Niiyama, Y., Nomura, T., and Yoshida, S. 2008. Enhancement-mode gan hybrid mos-hemts with ron, sp of 20 m\u03c9-cm2. In Proceedings of the 20<sup>th</sup> International Symposium on Power Semiconductor Devices and IC's (ISPSD'08). 295--298.\n", "Karahaliloglu, K. and Balkir, S. 2002. Image processing with quantum dot nanostructures. In Proceedings of the International Symposium on Circuits and Systems. Vol. 5. 217--220.\n", "Karahaliloglu, K., Balkir, S., Pramanik, S., and Bandyopadhyay, S. 2003. A quantum dot image processor. IEEE Trans. Electron. Dev. 50, 7.\n", "Bong-Hoon Lee , Yoon-Ha Jeong, A novel SET/MOSFET hybrid static memory cell design, IEEE Transactions on Nanotechnology, v.3 n.3, p.377-382, September 2004[doi>10.1109/TNANO.2004.828581]\n", "Woo Hyung Lee , P. Mazumder, Motion Detection by Quantum-Dots-Based Velocity-Tuned Filter, IEEE Transactions on Nanotechnology, v.7 n.3, p.355-362, May 2008[doi>10.1109/TNANO.2007.915019]\n", "Mazumder, P., Kulkarni, S., Haddad, G. I., and Sun, J. P. 1998. Digital applications of quantum tunneling devices. Proc. IEEE 664--688.\n", "William K. Pratt, Digital Image Processing: PIKS Inside, John Wiley & Sons, Inc., New York, NY, 2001\n", "Roychowdhury, V. P., Janes, D. B., and Bandyopadhyay, S. 1996. Collective computational activity in self-assembled arrays of quantum dots: A novel neuromorphic architecture for nanoelectronics. IEEE Trans. Electron. Dev. 43, 10, 1688--1699.\n", "Seabaugh, A. and Mazumder, P. 1999. Quantum devices and their applications. Proc. IEEE 87, 4, 535--536.\n", "Seabaugh, A. C., Kao, Y. C., and Yuan, H. T. 1992. Nine-state resonant tunneling diode memory. IEEE Electron. Dev. Lett.13, 9, 479-481.\n", "Sun, J. P., Haddad, G. I., Mazumder, P., and Schulman, J. N. 1998. Resonant tunneling diodes: Models and properties. Proc. IEEE 86, 641--660.\n", "Tetzlaff, R., Kunz, R., Ames, C., and Wolf, D. 1999. Analysis of brain electrical activity in epilepsy with cellular neural networks (cnn). In Proceedings of the European Conference on Circuit Theory and Design.\n", "Texas Instruments. 2013a. TMS320C6711 dsk. http://focus.ti.com/docs/toolsw/folders/print/tmds320006711. html.\n", "Texas Instruments. 2013b. TMS320DM642 product folder. http://focus.ti.com/docs/toolsw/folders/print/tmds320dm642.html.\n", "Texas Instruments. 2013c. TMS320DM642 power consumption. http://focus.ti.com/lit/an/spra962a/spra962a. pdf.\n", "Texas Instruments. 2013d. TMS320C6416 product folder. http://focus.ti.com/docs/prod/folders/print/tms320c6416.html.\n", "Texas Instruments. 2013e. TMS320C6416 power consumption. http://focus.ti.com/lit/an/spra811c/spra811c. pdf. http://focus.ti.com/dsp/docs/dsphome.tsp&quest;sectionId=46&DCMP;=TIHeaderTracking&HQS;=Other&plus;&HQS;=Other&plus;&plus; OT&plus;hdr_p_dsp.\n", "Waho, T., Chen, K. J., and Yamamoto, M. 1998. Resonant-tunneling diode and hemt logic circuits with multiple thresholds and multilevel output. IEEE J. Solid-State Circ. 33, 2.\n", "Lei Wang , Jos\u00e9 de Gyvez Pineda , Edgar S\u00e1nchez-Sinencio, Time multiplexed color image processing based on a CNN with cell-state outputs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.2, p.314-322, June 1998[doi>10.1109/92.678895]\n"], "doi": "doi>10.1145/2503128", "ref_links": {"19": "http://focus.ti.com/docs/toolsw/folders/print/tmds320dm642.html.", "20": "http://focus.ti.com/lit/an/spra962a/spra962a.", "21": "http://focus.ti.com/docs/prod/folders/print/tms320c6416.html.", "22": "http://focus.ti.com/dsp/docs/dsphome.tsp&quest;sectionId=46&DCMP;=TIHeaderTracking&HQS;=Other&plus;&HQS;=Other&plus;&plus;", "18": "http://focus.ti.com/docs/toolsw/folders/print/tmds320006711."}, "abstract": "The article introduces a novel approach to color image processing that utilizes multi-peak resonant tunneling diodes for encoding color information in quantized states of the diodes. The Multi-Peak Resonant Tunneling Diodes (MPRTDs) are organized as a two-dimensional array of vertical pillars which are locally connected by programmable passive and active elements with a view to realizing a wide variety of color image processing functions such as quantization, color extraction, image smoothing, edge detection, and line detection. In order to process color information in the input images, two different methods for color representation schemes have been used: one using color mapping and the other using direct RGB representation. Finally, the article uses HSPICE simulation methods for the nestlist of the proposed RTD-based nanoarchitecture in order to verify a candidate of image functions by using the afore-mentioned representation methods.", "authors": [{"name": "woo hyung lee", "link": "http://dl.acm.org/author_page.cfm?id=83059079757"}, {"name": "pinaki mazumder", "link": "http://dl.acm.org/author_page.cfm?id=81100324511"}], "title": "Color image processing with multi-peak resonant tunneling diodes", "citations": [], "Metrics": {"Downloads (12 months)": "27\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "158\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Cuba", "university": null, "affiliation_string": "intel corporation santa clara ca", "city": "santa clara", "Name": "woo hyung lee"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan at ann arbor mi", "city": "michigan", "Name": "pinaki mazumder"}]}, "Article No.: 24": {"references": ["Albert, R. and Barabasi, A.-L. 2002. Statistical mechanics of complex networks. Rev. Modern Phys. 74, 47--97.\n", "Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]\n", "Paul Bogdan , Radu Marculescu, Quantum-like effects in network-on-chip buffers behavior, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278546]\n", "Mark Buchanan, Nexus: Small Worlds and the Groundbreaking Theory of Networks, W. W. Norton  & Co., Inc., New York, NY, 2003\n", "Chang, M.-C. C. F., Cong, J. J., Kaplan, A., Naik, M., Reinman, G., Socher, E., and Tam, S.-W. 2008. CMP network-on-chip overlaid with multi-band rf-interconnect. In Proceeding of the IEEE International Symposium on High-Performance Computer Architecture (HPCA'08). 191--202.\n", "Hsin-Chou Chi , Chih-Tsung Tang, A Deadlock-Free Routing Scheme for Interconnection Networks with Irregular Topologies, Proceedings of the 1997 International Conference on Parallel and Distributed Systems, p.88-95, December 11-13, 1997\n", "Deb, S., Ganguly, A., Chang, K., Pande, P. P., Belzer, B., and Heo, D. 2010. Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects. In Proceedings of the 21<sup>st</sup> IEEE International Conference on Application-specific Systems Architectures and Processors (ASAP'10). 73--80.\n", "Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002\n", "Brett Stanley Feero , Partha Pratim Pande, Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation, IEEE Transactions on Computers, v.58 n.1, p.32-45, January 2009[doi>10.1109/TC.2008.142]\n", "Amlan Ganguly , Kevin Chang , Sujay Deb , Partha Pratim Pande , Benjamin Belzer , Christof Teuscher, Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems, IEEE Transactions on Computers, v.60 n.10, p.1485-1502, October 2011[doi>10.1109/TC.2010.176]\n", "Green, W. M., Rooks, M. J., Sekaric, L., and Vlasov, Y. A. 2007. Ultra-compact, low rf power, 10gb/s silicon mach-zehnder modulator. Optics Express 15, 25, 17106--17113.\n", "Ho, R., Mai, K. W., and Horowitz, M. A. 2001. The future of wires. Proc. IEEE. 89, 4, 490--504.\n", "Yi Huang , Wen-Yan Yin , Qing Huo Liu, Performance Prediction of Carbon Nanotube Bundle Dipole Antennas, IEEE Transactions on Nanotechnology, v.7 n.3, p.331-337, May 2008[doi>10.1109/TNANO.2007.915017]\n", "Humphries, M. D. and Gurney, K. 2008. Network \u2018small-world-ness\u2019: A quantitative method for determining canonical network equivalence. PLoS ONE 3, 4.\n", "Ajay Joshi , Christopher Batten , Yong-Jin Kwon , Scott Beamer , Imran Shamim , Krste Asanovic , Vladimir Stojanovic, Silicon-photonic clos networks for global on-chip communication, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.124-133, May 10-13, 2009[doi>10.1109/NOCS.2009.5071460]\n", "Kempa, K., Rybczynski, J., Huang, Z., Gregorczyk, K., Vidan, A., Kimball, B., Carlson, J., Benham, G., Wang, Y., Herczynski, A., and Ren, Z. 2007. Carbon nanotubes as optical antennae. Adv. Mater. 19, 421--426.\n", "Tushar Krishna , Amit Kumar , Patrick Chiang , Mattan Erez , Li-Shiuan Peh, NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.11-20, August 26-28, 2008[doi>10.1109/HOTI.2008.22]\n", "Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Toward Ideal On-Chip Communication Using Express Virtual Channels, IEEE Micro, v.28 n.1, p.80-90, January 2008[doi>10.1109/MM.2008.18]\n", "George Kurian , Jason E. Miller , James Psota , Jonathan Eastep , Jifeng Liu , Jurgen Michel , Lionel C. Kimerling , Anant Agarwal, ATAC: a 1000-core cache-coherent processor with on-chip optical network, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854332]\n", "Suk-Bok Lee , Sai-Wang Tam , Ioannis Pefkianakis , Songwu Lu , M. Frank Chang , Chuanxiong Guo , Glenn Reinman , Chunyi Peng , Mishali Naik , Lixia Zhang , Jason Cong, A scalable micro wireless interconnect structure for CMPs, Proceedings of the 15th annual international conference on Mobile computing and networking, September 20-25, 2009, Beijing, China[doi>10.1145/1614320.1614345]\n", "Umit Y. Ogras , Radu Marculescu, \"It's a small world after all\": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]\n", "Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005[doi>10.1109/TC.2005.134]\n", "Dongkook Park , Soumya Eachempati , Reetuparna Das , Asit K. Mishra , Yuan Xie , N. Vijaykrishnan , Chita R. Das, MIRA: A Multi-layered On-Chip Interconnect Router Architecture, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.251-261, June 21-25, 2008[doi>10.1109/ISCA.2008.13]\n", "Vasilis F. Pavlidis , Eby G. Friedman, 3-D topologies for networks-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1081-1090, October 2007[doi>10.1109/TVLSI.2007.893649]\n", "Petermann, T. and De Los Rios, P. 2005. Spatial small-world networks: A wiring cost perspective. http://arxiv.org/pdf/cond-mat/0501420.pdf.\n", "Assaf Shacham , Keren Bergman , Luca P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, v.57 n.9, p.1246-1260, September 2008[doi>10.1109/TC.2008.78]\n", "Teuscher, C. 2007. Nature-inspired interconnects for self-assembled large-scale network-on-chip designs. Chaos 17, 2, 026106.\n", "Tilera Corporation. 2013. http://www.tilera.com.\n", "Vangal, S. R., Howard, J., Ruhl, G., Dighe, S., Wilson, H. A., Tschanz, J. W., Finan, D., Iyer, P., Singh, A. P., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y. V., and Borkar, N. Y. 2007. An 80-tile 1.28tflops network-on-chip in 65nm cmos. In Proceedings of the IEEE International Solid-State Circuits Conference. 98--589.\n", "Watts, D. J. and Strogatz, S. H. 1998. Collective dynamics of \u2018small-world\u2019 networks. Nature 393, 440--442.\n", "Dan Zhao , Yi Wang, SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1230-1245, September 2008[doi>10.1109/TC.2008.86]\n", "Zhou, Y., Johnson, J. L., Wu, L., Maley, S. B., Ural, A., and Xie, H. K. 2008. Design and fabrication of microheaters for localized carbon nanotube growth. In Proceedings of the IEEE Conference on Nanotechnology. 452--455.\n"], "doi": "doi>10.1145/2491676", "ref_links": {"24": "http://arxiv.org/pdf/cond-mat/0501420.pdf.", "27": "http://www.tilera.com."}, "abstract": "The Network-on-Chip (NoC) paradigm has emerged as a scalable interconnection infrastructure for modern multicore chips. However, with growing levels of integration, the traditional NoCs suffer from high latency and energy dissipation in on-chip data transfer due to conventional multihop metal/dielectric-based interconnects. Three-dimensional integration, on-chip photonics, RF, and wireless links have been proposed as radical low-power and low-latency alternatives to the conventional planar wire-based designs. Wireless NoCs with Carbon NanoTube (CNT) antennas are shown to outperform traditional wire-based NoCs significantly in achievable data rate and energy dissipation. However, such emerging and transformative technologies will be prone to high levels of failures due to various issues related to manufacturing challenges and integration. On the other hand, several naturally occurring complex networks such as colonies of microbes and the World Wide Web are known to be inherently robust against high rates of failures and harsh environments. This article advocates adoption of such complex network-based architectures to minimize the effect of wireless link failures on the performance of the NoC. Through cycle-accurate simulations it is shown that the wireless NoC architectures inspired by natural complex networks perform better than their conventional wired counterparts even in the presence of high degrees of link failures. We demonstrate the robustness of the proposed wireless NoC architecture by incorporating both uniform and application-specific traffic patterns.", "authors": [{"name": "paul wettin", "link": "http://dl.acm.org/author_page.cfm?id=81486654995"}, {"name": "anuroop vidapalapati", "link": "http://dl.acm.org/author_page.cfm?id=81502800379"}, {"name": "amlan gangul", "link": "http://dl.acm.org/author_page.cfm?id=83059041557"}, {"name": "partha pratim pande", "link": "http://dl.acm.org/author_page.cfm?id=81319499120"}], "title": "Complex network-enabled robust wireless network-on-chip architectures", "citations": [], "Metrics": {"Downloads (12 months)": "54\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "255\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "paul wettin"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "anuroop vidapalapati"}, {"country": null, "university": null, "affiliation_string": "rochester institute of technology", "city": null, "Name": "amlan gangul"}, {"country": null, "university": null, "affiliation_string": "washington state university", "city": null, "Name": "partha pratim pande"}]}, "Article No.: 19": {"references": ["Batude, P., Vinet, M., Pouydebasque, A., Clavelier, L., Previtali, B., et al. 2008a. Enabling 3D monolithic integration. In Proceedings of the Electro-Chemical Society Spring Meeting (ECS'08). Vol. 16, 47.\n", "Batude, P., Jaud, M.-A., Thomas, O., Clavelier, L., Pouydebasque, A., et al. 2008b. 3d cmos integration: Introduction of dynamic coupling and application to compact and robust 4t sram. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology and Tutorial (ICICDT'08). 281--284.\n", "Batude, P., Vinet, M., Pouydebasque, A., Le Royer, C., Previtali, B., et al. 2009a. Advances in 3d cmos sequential integration. In Proceedings of the IEEE International Electronic Devices Meeting (IEDM'09). 1--4.\n", "Batude, P., Vinet, M., Pouydebasque, A., Le Royer, C., Previtali, B., et al. 2009b. GeOI and soi 3d monolithic cell integrations for high density applications. In Proceedings of the Symposium on VLSI Technology. 166--167.\n", "Batude, P., Vinet, M., Xu, C., Previtali, B., Tabone, C., et al. 2011. Demonstration of low temperature 3d sequential fdsoi integration down to 50nm gate length. In Proceedings of the IEEE Symposium on VLSI Technology. 158--159.\n", "Bobba, S., Chakraborty, A., Thomas, O., Batude, P., Pavlidis, V. F., and de Micheli, G. 2010. Performance analysis of 3D monolithic integrated circuits. In Proceedings of the IEEE International 3D Systems Integration Conference (3DIC'10). 1--4.\n", "Shashikanth Bobba , Ashutosh Chakraborty , Olivier Thomas , Perrine Batude , Thomas Ernst , Olivier Faynot , David Z. Pan , Giovanni De Micheli, CELONCEL: effective design technique for 3-D monolithic integration targeting high performance integrated circuits, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.336-343, January 25-28, 2011, Yokohama, Japan\n", "Ashutosh Chakraborty , Anurag Kumar , David Z. Pan, RegPlace: a high quality open-source placement framework for structured ASICs, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630029]\n", "Tony F. Chan , Jason Cong , Joseph R Shinnerl , Kenton Sze , Min Xie, mPL6: enhanced multilevel mixed-size placement, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123055]\n", "Jason Cong , Guojie Luo , Jie Wei , Yan Zhang, Thermal-Aware 3D IC Placement Via Transformation, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.780-785, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358084]\n", "Shamik Das , Anantha Chandrakasan , Rafael Reif, Design tools for 3-D integrated circuits, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119783]\n", "Yangdong Deng , Wojciech P. Maly, Interconnect characteristics of 2.5-D system integration scheme, Proceedings of the 2001 international symposium on Physical design, p.171-175, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369763]\n", "Encounter. 2013. SOC encounter tool. http://www.cadence.com/products/di/soc_encounter/pages/default.aspx.\n", "Gurobi. 2013. Gurobi optimization. http://www.gurobi.com/.\n", "Havemann, R. H. and Hutchby, J. A. 2001. High-performance interconnects: An integration overview. Proc. IEEE 89, 5, 586--601.\n", "Ieong, M., Guarini, K. W., Chan, V., Bernstein, K., Joshi, R., Kedzierski, J., and Haensch, W. 2003. Three dimensional cmos devices and integrated circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference. 207--213.\n", "ITC99. 1999. http://www.cerc.utexas.edu/itc99-benchmarks/bendoc1.html.\n", "Itrs. 2009. www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables.\n", "Zhe-Wei Jiang , Tung-Chieh Cheny , Tien-Chang Hsuy , Hsin-Chen Chenz , Yao-Wen Changyz, NTUplace2: a hybrid placer using partitioning and analytical techniques, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123056]\n", "Jung, S.-M, Jang, J., Cho, W., Moon, J., Kwak, K., et al. 2004. The revolutionary and truly 3-dimensional 25f2 sram technology with the smallest s3 (stacked single-crystal si) cell, 0.16um2, and sstft (stacked single-crystal thin film transistor) for ultra high density sram. In Proceedings of the Symposium on VLSI Technology, Digest of Technical Papers. 228--229.\n", "Jung, S.-M., Lim, H., Yeo, C., Kwak, K., Son, B., et al. 2007. High speed and highly cost effective 72m bit density s3 sram technology with doubly stacked si layers, peripheral only cosix layers and tungsten shunt w/l scheme for standalone and embedded memory. In Proceedings of the Symposium on VLSI Technology. 68--69. http://toc.proceedings.com/02217webtoc.pdf.\n", "Kim, H. S., Xue, L., Kumar, A., and Tiwari, S. 2002. Fabrication and electrical properties of buried tungsten structure for direct three dimensional integration. In Proceedings of the International Conference on Solid State Device and Materials (SSDM'02).\n", "Dae Hyun Kim , Krit Athikulwongse , Sung Kyu Lim, A study of Through-Silicon-Via impact on the 3D stacked IC layout, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687524]\n", "S. J. Koester , A. M. Young , R. R. Yu , S. Purushothaman , K.-N. Chen , D. C. La Tulipe , N. Rana , L. Shi , M. R. Wordeman , E. J. Sprogis, Wafer-level 3D integration technology, IBM Journal of Research and Development, v.52 n.6, p.583-597, November 2008[doi>10.1147/JRD.2008.5388565]\n", "M. Lin , A. El Gamal , Y. -C. Lu , S. Wong, Performance Benefits of Monolithically Stacked 3-D FPGA, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.216-229, February 2007[doi>10.1109/TCAD.2006.887920]\n", "Gabriel H. Loh , Yuan Xie , Bryan Black, Processor Design in 3D Die-Stacking Technologies, IEEE Micro, v.27 n.3, p.31-48, May 2007[doi>10.1109/MM.2007.59]\n", "Mentor. 2013. Calibre xrc. http://www.mentor.com/products/ic_nanometer_design/verification-signoff/circuit-verification/calibre-xrc/.\n", "Mit. 2013. 3D Design Kits, version 3DEM.\n", "Nangate. 2013. 45nm library. http://www.nangate.com/.\n", "Opencores. 2013. www.opencores.org.\n", "Vasilis F. Pavlidis , Eby G. Friedman, Three-dimensional Integrated Circuit Design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008\n", "Jarrod A. Roy , David A. Papa , Saurabh N. Adya , Hayward H. Chan , Aaron N. Ng , James F. Lu , Igor L. Markov, Capo: robust and scalable open-source min-cut floorplacer, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055184]\n", "Saraswat, K. C. 2010. 3-D ics: Motivation, performance analysis, technology and applications. In Proceedings of the 17<sup>th</sup> IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA'10). 1--6.\n", "Sdc. 2013. Synopsys design compiler. http://www.synopsys.com/home.aspx.\n", "Sillon, N., Astier, A., Boutry, H., Di Cioccio, L., Henry, D., and Leduc, P. 2008. Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ics. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'08). 1--4.\n", "Son, Y.-H., Lee, J.-W., Kang, P., Kang, M.-G., Kim, J.- B., et al. 2007. Laser induced epitaxial growth (leg) technology for high density 3d stacked memory with high productivity. In Proceedings of the IEEE Symposium on VLSI Technology, Digest of Technical Papers. 80--81.\n", "Tezzaron. 2013. Wafer stack with super contacts. http://www.tezzaron.com/about/PhotoAlbum/Products/Wafer_Pair_Super-Contacts.html.\n", "Wong, S., El-Gamal, A., Griffin, P., Nishi, Y., Pease, F., and Plummer, J. 2007. Monolithic 3d integrated circuits. In Proceedings of the International Symposium on VLSI Technology, Systems and Applications. 1--4.\n", "X. Yang , M. Wang , R. Kastner , S. Ghiasi , M. Sarrafzadeh, Congestion reduction during placement with provably good approximation bound, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.316-333, July 2003[doi>10.1145/785411.785414]\n", "Lili Zhou , C. Wakayama , C. -J.R. Shi, CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.7, p.1270-1282, July 2007[doi>10.1109/TCAD.2006.888266]\n"], "doi": "doi>10.1145/2491675", "ref_links": {"16": "http://www.cerc.utexas.edu/itc99-benchmarks/bendoc1.html.", "26": "http://www.mentor.com/products/ic_nanometer_design/verification-signoff/circuit-verification/calibre-xrc/.", "13": "http://www.gurobi.com/.", "12": "http://www.cadence.com/products/di/soc_encounter/pages/default.aspx.", "33": "http://www.synopsys.com/home.aspx.", "36": "http://www.tezzaron.com/about/PhotoAlbum/Products/Wafer_Pair_Super-Contacts.html.", "28": "http://www.nangate.com/.", "20": "http://toc.proceedings.com/02217webtoc.pdf."}, "abstract": "3D Monolithic Integration (3DMI), also termed as sequential integration, is a potential technology for future gigascale circuits. In 3DMI technology the 3D contacts, connecting different active layers, are in the order of few 100nm. Given the advantage of such small contacts, 3DMI enables fine-grain (gate-level) partitioning of circuits. In this work we present three cell transformation techniques for standard cell-based ICs with 3DMI technology. As a major contribution of this work, we propose a design flow comprising of a cell transformation technique,cell-on-cell stacking, and a physical design technique (CELONCELPD) aimed at placing cells transformed withcell-on-cellstacking. We analyze and compare various cell transformation techniques for 3DMI technology without disrupting the regularity of the IC design flow. Our experiments demonstrate the effectiveness of CELONCEL design technique, yielding us an area reduction of 37.5&percnt;, 16.2&percnt; average reduction in wirelength, and 6.2&percnt; average improvement in overall delay, compared with a 2D case when benchmarked across various designs in 45nm technology node.", "authors": [{"name": "shashikanth bobba", "link": "http://dl.acm.org/author_page.cfm?id=81466647184"}, {"name": "ashutosh chakraborty", "link": "http://dl.acm.org/author_page.cfm?id=81313483558"}, {"name": "olivier thomas", "link": "http://dl.acm.org/author_page.cfm?id=81481644300"}, {"name": "perrine batude", "link": "http://dl.acm.org/author_page.cfm?id=81330488234"}, {"name": "giovanni de micheli", "link": "http://dl.acm.org/author_page.cfm?id=81367595002"}], "title": "Cell transformations and physical design techniques for 3D monolithic integrated circuits", "citations": [], "Metrics": {"Downloads (12 months)": "50\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "170\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "france", "university": "ecole polytechnique", "affiliation_string": "ecole polytechnique federale de lausanne epfl switzerland", "city": "palaiseau", "Name": "shashikanth bobba"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "ashutosh chakraborty"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "olivier thomascea-leti france"}, {"country": "france", "university": "ecole polytechnique", "affiliation_string": "perrine batudeecole polytechnique federale de lausanne epfl switzerland", "city": "palaiseau", "Name": "perrine batudecea-leti france"}]}, "Article No.: 17": {"references": ["Hafiz Md. Hasan Babu , Ahsan Raja Chowdhury, Design of a compact reversible binary coded decimal adder circuit, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.5, p.272-282, May 2006[doi>10.1016/j.sysarc.2005.05.005]\n", "Bayrakci, A. and Akkas, A. 2007. Reduced delay bcd adder. http://www.csie.ncue.edu.tw/csie/ic/Seminar_new/9701/971020/971020_02.pdf.\n", "Ashis Kumer Biswas , Md. Mahmudul Hasan , Ahsan Raja Chowdhury , Hafiz Md. Hasan Babu, Efficient approaches for designing reversible Binary Coded Decimal adders, Microelectronics Journal, v.39 n.12, p.1693-1703, December, 2008[doi>10.1016/j.mejo.2008.04.003]\n", "Efficient Adder Circuits Based on a Conservative Reversible Logic Gate, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.83, April 25-26, 2002\n", "Chang, L., Frank, D. J., Montoye, R. K., Koester, S. J., Ji, B. L., Coteus, P. W., Dennard, R. H., and Haensch, W. 2010. Practical strategies for power-efficient computing technologies. Proc. IEEE 98, 2, 215--236.\n", "Min-Lun Chuang , Chun-Yao Wang, Synthesis of reversible sequential elements, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-19, January 2008[doi>10.1145/1324177.1324181]\n", "Michael F. Cowlishaw, Decimal Floating-Point: Algorism for Computers, Proceedings of the 16th IEEE Symposium on Computer Arithmetic (ARITH-16'03), p.104, June 15-18, 2003\n", "Cowlishaw, M. 2010. Decimal arithmetic faq part 3 hardware questions. http://speleotrove.com/decimal/decifaq3.html.\n", "Cuccaro, S. A., Draper, T. G., Kutin, S. A., and Moulton, D. P. 2004. A new quantum ripple-carry addition circuit. http://arXiv.org/quant-ph/0410184.\n", "Bart Desoete , Alexis De Vos, A reversible carry-look-ahead adder using control gates, Integration, the VLSI Journal, v.33 n.1, p.89-104, December 2002[doi>10.1016/S0167-9260(02)00051-2]\n", "Michael P. Frank, Approaching the Physical Limits of Computing, Proceedings of the 35th International Symposium on Multiple-Valued Logic, p.168-185, May 19-21, 2005[doi>10.1109/ISMVL.2005.9]\n", "Fredkin, E. and Toffoli, T. 1982. Conservative logic. Int. J. Theor. Phys. 21, 219--253.\n", "Daniel Gro\u00dfe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]\n", "Daniel Gro\u03b2e , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.214-219, May 22-24, 2008[doi>10.1109/ISMVL.2008.42]\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "Haghparast, M., Jassbi, S., Navi, K., and Hashemipour, O. 2008. Design of a novel reversible multiplier circuit using hng gate in nanotechnology. World Appl. Sci. J. 3, 6, 974--978.\n", "Hari, S. K. S., Shroff, H. S., Mahammad, S. N., and Kamakoti, V. 2006. Efficient building blocks for reversible sequential circuit design. In Proceedings of the 49<sup>th</sup> IEEE International Midwest Symposium on Circuits and Systems. 437--441.\n", "W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]\n", "James, R. K., Jacob, K. P., and Sasi, S. 2008. Reversible binary coded decimal adders using toffoli gates. In Advances in Computational Algorithms and Data Analysis, Lecture Notes in Electrical Engineering, vol. 14, Springer, 117--131.\n", "Khan, M. 2002. Design of full-adder with reversible gates. In Proceedings of the International Conference on Computer and Information Technology. 515--519.\n", "Mozammel H. A. Khan , Marek A. Perkowski, Quantum ternary parallel adder/subtractor with partially-look-ahead carry, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.7, p.453-464, July, 2007[doi>10.1016/j.sysarc.2007.01.007]\n", "X. Ma , J. Huang , C. Metra , F. Lombardi, Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA, Journal of Electronic Testing: Theory and Applications, v.24 n.1-3, p.297-311, June      2008[doi>10.1007/s10836-007-5042-2]\n", "Xiaojun Ma , Jing Huang , Cecilia Metra , Fabrizio Lombardi, Detecting Multiple Faults in One-Dimensional Arrays of Reversible QCA Gates, Journal of Electronic Testing: Theory and Applications, v.25 n.1, p.39-54, February  2009[doi>10.1007/s10836-008-5078-y]\n", "D. Maslov , G. W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.11, p.1497-1509, November 2006[doi>10.1109/TCAD.2004.836735]\n", "Maslov, D. and Miller, D. M. 2006. Comparison of the cost metrics for reversible and quantum logic synthesis. http://arxiv.org/abs/quant-ph/0511008.\n", "Rodney Van Meter , W. J. Munro , Kae Nemoto , Kohei M. Itoh, Arithmetic on a distributed-memory quantum multicomputer, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-23, January 2008[doi>10.1145/1324177.1324179]\n", "Majid Mohammadi , Mohammad Eshghi, On figures of merit in reversible and quantum logic designs, Quantum Information Processing, v.8 n.4, p.297-318, August    2009[doi>10.1007/s11128-009-0106-0]\n", "Mohammadi, M., Eshghi, M., Haghparast, M., and Bahrololoom, A. 2008. Design and optimization of reversible bcd adder/subtractor circuit for quantum and nanotechnology based systems. World Appl. Sci. J. 4, 6, 787--792.\n", "Mohammadi, M., Haghparast, M., Eshghi, M., and Navi, K. 2009. Minimization optimization of reversible bcd-full adder/subtractor using genetic algorithm and don't care concept. Int. J. Quantum Inf. 7, 5, 969--989.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Parhami, B. 2006. Fault-tolerant reversible circuits. In Proceedings of the 40<sup>th</sup> Asilomar Conference on Signals, Systems, and Computers. 1726--1729.\n", "Behrooz Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford University Press, Inc., New York, NY, 2009\n", "Peres, A. 1985. Reversible logic and quantum computers. Phys. Rev. A, Gen. Phys. 32, 6, 3266--3276.\n", "Aditya K. Prasad , Vivek V. Shende , Igor L. Markov , John P. Hayes , Ketan N. Patel, Data structures and algorithms for simplifying reversible circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.277-293, October 2006[doi>10.1145/1216396.1216399]\n", "J. E. Rice, An Introduction to Reversible Latches, The Computer Journal, v.51 n.6, p.700-709, November 2008[doi>10.1093/comjnl/bxm116]\n", "V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]\n", "Smolin, J. A. and Di Vincenzo, D. P. 1996. Five two-bit quantum gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A 53, 4, 2855--2856.\n", "Takahashi, Y. 2010. Quantum arithmetic circuits: A survey. IEICE Trans. Fundam. E92-A, 5, 276--1283.\n", "Yasuhiro Takahashi , Noboru Kunihiro, A linear-size quantum circuit for addition with no ancillary qubits, Quantum Information & Computation, v.5 n.6, p.440-448, September 2005\n", "Yasuhiro Takahashi , Seiichiro Tani , Noboru Kunihiro, Quantum addition circuits and unbounded fan-out, Quantum Information & Computation, v.10 n.9, p.872-890, September 2010\n", "Taraphdara, C., Chattopadhyay, T., and Roy, J. 2010. Machzehnder interferometer-based all-optical reversible logic gate. Optics Laser Technol. 42, 2, 249--259.\n", "Himanshu Thapliyal , Nagarajan Ranganathan, Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate, Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, p.229-234, May 13-15, 2009[doi>10.1109/ISVLSI.2009.49]\n", "Himanshu Thapliyal , Nagarajan Ranganathan, Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-31, December 2010[doi>10.1145/1877745.1877748]\n", "H. Thapliyal , N. Ranganathan, Reversible Logic-Based Concurrently Testable Latches for Molecular QCA, IEEE Transactions on Nanotechnology, v.9 n.1, p.62-69, January 2010[doi>10.1109/TNANO.2009.2025038]\n", "Thapliyal, H. and Ranganathan, N. 2011. A new reversible design of bcd adder. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11).\n", "Thapliyal, H., Ranganathan, N., and Ferreira, R. 2010. Design of a comparator tree based on reversible logic. In Proceedings of the 10<sup>th</sup> IEEE International Conference on Nanotechnology. 1113--1116.\n", "Michael Kirkedal Thomsen , Robert Gl\u00fcck, Optimized reversible binary-coded decimal adders, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.7, p.697-706, July, 2008[doi>10.1016/j.sysarc.2007.12.006]\n", "Toffoli, T. 1980. Reversible computing. Tech. memo MIT/LCS/TM-151, MIT Lab for Computer Science.\n", "Trisetyarso, A. and Van Meter, R. 2009. Circuit design for a measurement-based quantum carry-lookahead adder. http://arxiv.org/abs/0903.0748.\n", "Vedral, V., Barenco, A., and Ekert, A. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 1, 147--153.\n", "L.-K. Wang , M. A. Erle , C. Tsen , E. M. Schwarz , M. J. Schulte, A survey of hardware designs for decimal arithmetic, IBM Journal of Research and Development, v.54 n.2, p.216-230, March 2010[doi>10.1147/JRD.2010.2040930]\n", "Robert Wille , Mathias Soeken , Rolf Drechsler, Reducing the number of lines in reversible circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837439]\n", "Guowu Yang , Xiaoyu Song , William N. N. Hung , Marek A. Perkowski, Bi-Directional Synthesis of 4-Bit Reversible Circuits, The Computer Journal, v.51 n.2, p.207-215, March 2008[doi>10.1093/comjnl/bxm042]\n"], "doi": "doi>10.1145/2491682", "ref_links": {"1": "http://www.csie.ncue.edu.tw/csie/ic/Seminar_new/9701/971020/971020_02.pdf.", "7": "http://speleotrove.com/decimal/decifaq3.html.", "8": "http://arXiv.org/quant-ph/0410184.", "24": "http://arxiv.org/abs/quant-ph/0511008.", "48": "http://arxiv.org/abs/0903.0748."}, "abstract": "Reversible logic is gaining significance in the context of emerging technologies such as quantum computing since reversible circuits do not lose information during computation and there is one-to-one mapping between the inputs and outputs. In this work, we present a class of new designs for reversible binary and BCD adder circuits. The proposed designs are primarily optimized for the number of ancilla inputs and the number of garbage outputs and are designed for possible best values for the quantum cost and delay. In reversible circuits, in addition to the primary inputs, some constant input bits are used to realize different logic functions which are referred to as ancilla inputs and are overheads that need to be reduced. Further, the garbage outputs which do not contribute to any useful computations but are needed to maintain reversibility are also overheads that need to be reduced in reversible designs. First, we propose two new designs for the reversible ripple carry adder: (i) one with no input carryc0and no ancilla input bits, and (ii) one with input carryc0and no ancilla input bits. The proposed reversible ripple carry adder designs with no ancilla input bits have less quantum cost and logic depth (delay) compared to their existing counterparts in the literature. In these designs, the quantum cost and delay are reduced by deriving designs based on the reversible Peres gate and the TR gate. Next, four new designs for the reversible BCD adder are presented based on the following two approaches: (i) the addition is performed in binary mode and correction is applied to convert to BCD when required through detection and correction, and (ii) the addition is performed in binary mode and the result is always converted using a binary to BCD converter. The proposed reversible binary and BCD adders can be applied in a wide variety of digital signal processing applications and constitute important design components of reversible computing.", "authors": [{"name": "himanshu thapliyal", "link": "http://dl.acm.org/author_page.cfm?id=81340493413"}, {"name": "nagarajan ranganathan", "link": "http://dl.acm.org/author_page.cfm?id=81100282996"}], "title": "Design of efficient reversible logic-based binary and BCD adder circuits", "citations": [{"Name": "Chia-Chun Lin ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "63\n", "Downloads (6 weeks) ": "8\n", "Downloads (cumulative)": "420\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Cameroon", "university": null, "affiliation_string": "university of south florida tampa fl", "city": "south", "Name": "himanshu thapliyal"}, {"country": "Cameroon", "university": null, "affiliation_string": "university of south florida tampa fl", "city": "south", "Name": "nagarajan ranganathan"}]}, "Article No.: 21": {"references": ["Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Australian Computer Science Communications, v.24 n.3, p.141-150, January-February 2002[doi>10.1145/563952.563950]\n", "Cassell, A. M., Mccool, G. C., Ng, H. T., Koehne, J. E., Chen, B., Li, J., Han, J., and Meyyappan, M. 2003. Carbon nanotube networks by chemical vapor deposition. Appl. Phys. Lett. 82, 5, 817--819.\n", "Rajat Subhra Chakraborty , Somnath Paul , Swarup Bhunia, Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits, Proceedings of the 21st International Conference on VLSI Design, p.441-446, January 04-08, 2008[doi>10.1109/VLSI.2008.44]\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Diehl, M., Yaliraki, S. N., Beckman, A. R., Barahona, M., and Heath, J. R. 2002. Self-assembled, deterministic carbon nanotube wiring networks. Angewandte Chemie Int. Ed. 41, 2, 353--356.\n", "Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979\n", "Gojman, B. and Dehon, A. 2009. VMATCH: Using logical variation to counteract physical variation in bottom-up, nanoscale systems. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'09). 78--87.\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Sci. 280, 5370, 1716--1721.\n", "Tad Hogg , Greg Snider, Defect-tolerant Logic with Nanoscale Crossbar Circuits, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.117-129, June      2007[doi>10.1007/s10836-006-0547-7]\n", "Jo, S. H. and Lu, W. 2008. CMOS compatible nanoscale nonvolatile resistance switching memory. Nano Lett. 8, 2, 392--397.\n", "Mandar V. Joshi , Waleed K. Al-Assadi, Nanofabric PLA architecture with Redundancy Enhancement, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.427-438, September 26-28, 2007\n", "Kantorovich, L. V. 1940. A new method of solving some classes of extremal problems. Comptes Rendus (Dok-lady) Acad. Sci. USSR 28, 5, 211--214.\n", "Li, Z., Pickett, M., Stewart, D., Ohlberg, D. A., Li, X., Wu, W., Robinett, W., and Williams, S. 2008. Experimental demonstration of a defect-tolerant nanocrossbar demultiplexer. Nanotechnol. 19, 16, 1--5.\n", "Lieber, C. 2001. The incredible shrinking circuit. Sci. Amer. 285, 50--56.\n", "Liu, B. 2010. Advancements on crossbar-based nanoscale reconfigurable computing platforms. In Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'10). 17--20.\n", "Lu, W. and Lieber, C. M. 2007. Nanoelectronics from the bottom up. Nature Mater. 6, 841--850.\n", "Manem, H., Rose, G. S., and Dehon, A. 2009. Inversion schemes for sublithographic programmable logic arrays. IET Comput. Digit. Techn. 3, 6, 625--642.\n", "Alain J. Martin , Piyush Prakash, Asynchronous Nano-Electronics: Preliminary Investigation, Proceedings of the 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, p.58-68, April 07-10, 2008[doi>10.1109/ASYNC.2008.22]\n", "Naeimi, H. and Dehon, A. 2004. A greedy algorithm for tolerating defective crosspoints in nanoPLA design. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'04). 49--56.\n", "Paul, B. C., Fujita, S., Okajima, M., Lee, T. H., Wong, H., and Nishi, Y. 2007. Impact of a process variation on nanowire and nanotube device performance. IEEE Trans. Electron. Dev. 54, 9, 2369--2376.\n", "Reza M. P. Rad , Mohammad Tehranipoor, SCT: An Approach For Testing and Configuring Nanoscale Devices, Proceedings of the 24th IEEE VLSI Test Symposium, p.370-377, April 30-May 04, 2006[doi>10.1109/VTS.2006.61]\n", "Wenjing Rao , Alex Orailoglu , Ramesh Karri, Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France\n", "RASP. 2013. http://cadlab.cs.ucla.edu/software_release/rasp/htdocs/.\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Sci. 289, 5476, 94--97.\n", "Shrestha, A., Tayu, S., and Ueno, S. 2009. Orthogonal ray graphs and nano-pla design. In Proceedings of the International Symposium on Computer Architecture (ISCAS'09). 2930--2933.\n", "Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotechnol. 15, 881--891.\n", "Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnol. 18, 3.\n", "Stan, M. R., Franzon, P. D., Member, S., Goldstein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. Proc. IEEE 91, 11, 1940--1957.\n", "Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnol. 16, 888--900.\n", "Sverdlov, V., Walls, T., and Likharev, K. 2003. Nanoscale silicon mosfets: A theoretical study. IEEE Trans. Electron. Dev. 50, 9, 1926--1933.\n", "Mehdi B. Tahoori, Application-independent defect tolerance of reconfigurable nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.197-218, July 2006[doi>10.1145/1167943.1167945]\n", "Tunc, C. and Tahoori, M. 2010a. On-the-fly variation tolerant mapping in crossbar nano-architectures. In Proceedings of the IEEE VLSI Test Symposium (VTS'10). 105--110.\n", "Cihan Tunc , Mehdi B. Tahoori, Variation tolerant logic mapping for crossbar array nano architectures, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan\n", "Joon-Sung Yang , Rudrajit Datta, Efficient Function Mapping in Nanoscale Crossbar Architecture, Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, p.190-196, October 03-05, 2011[doi>10.1109/DFT.2011.39]\n", "Wu, Y., Xiang, J., Yang, C., Lu, W., and Lieber, C. M. 2003. Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures. Nature 430, 6995, 61--65.\n", "Zamani, M. and Tahoori, M. B. 2011a. Variation tolerance for nano-pla architectures. In Proceedings of the 20<sup>th</sup> IEEE North Atlantic Test Workshop (NATW'11).\n", "Masoud Zamani , Mehdi B. Tahoori, Variation-aware logic mapping for crossbar nano-architectures, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.317-322, January 25-28, 2011, Yokohama, Japan\n", "Yexin Zheng , Chao Huang, Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n"], "doi": "doi>10.1145/2491680", "ref_links": {"24": "http://cadlab.cs.ucla.edu/software_release/rasp/htdocs/."}, "abstract": "Several emerging nano-technologies, including crossbar nano-architectures, have recently been studied as possible replacement or supplement to CMOS technology in the future. However, extreme process variation and high failure rates, mainly due to atomic device sizes, are major challenges for crossbar nano-architectures.This article presents variation- and defect-tolerant logic mapping on crossbar nano-architectures. Since variation/defect-aware mapping is an NP-hard problem, we introduce a set ofInteger Linear Programming(ILP) formulations to effectively solve the problem in a reasonable time. The proposed ILP formulations can be used for both diode-based and FET-based crossbars. Experimental results on benchmark circuits show that our approach can reduce the critical-path delay 39&percnt; compared to theSimulated Annealing (SA)method. It can also successfully achieve 97&percnt; defect-free mapping with 40&percnt; defect density. It can tolerate process variations to meet timing constraints in 95&percnt; of the cases, compared to only 77&percnt; achieved by SA.", "authors": [{"name": "masoud zamani", "link": "http://dl.acm.org/author_page.cfm?id=81474647027"}, {"name": "hanieh mirzaei", "link": "http://dl.acm.org/author_page.cfm?id=83058968957"}, {"name": "mehdi b tahoori", "link": "http://dl.acm.org/author_page.cfm?id=81100219669"}], "title": "ILP formulations for variation/defect-tolerant logic mapping on crossbar nano-architectures", "citations": [], "Metrics": {"Downloads (12 months)": "48\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "152\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "masoud zamani"}, {"country": "United States", "university": null, "affiliation_string": "boston university boston ma", "city": "boston", "Name": "hanieh mirzaei"}, {"country": "Germany", "university": null, "affiliation_string": "karlsruhe institute of technology karlsruhe germany", "city": "karlsruhe", "Name": "mehdi b tahoori"}]}}, "date": {"month": "September", "year": "2013"}}, "Issue2": {"articles": {"Article No.: 15": {"references": ["Subho Chatterjee , Mitchelle Rasquinha , Sudhakar Yalamanchili , Saibal Mukhopadhyay, A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687489]\n", "Subho Chatterjee , Sayeef Salahuddin , Satish Kumar , Saibal Mukhopadhyay, Analysis of thermal behaviors of spin-torque-transfer RAM: a simulation study, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840849]\n", "Yiran Chen , Hai (Helen) Li , Xiaobin Wang , Wenzhong Zhu , Wei Xu , Tong Zhang, A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM), Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany\n", "Yiran Chen , Xiaobin Wang , Hai Li , Harry Liu , Dimitar V. Dimitrov, Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM), Proceedings of the 9th international symposium on Quality Electronic Design, p.684-690, March 17-19, 2008\n", "Ting Yen Chiang , Kaustav Banerjee , Krishna C. Saraswat, Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California\n", "Datta, D., Behin-Aein, B., Datta, S., and Salahuddin, S. 2011. Voltage asymmetry of spin-transfer torques. IEEE Trans. Nanotechnol. 11, 2, 261--272.\n", "Diao, D., Li, Z., Wang, S., Ding, Y., Panchula, A., Chen, E., Wang, L.-C., and Huai, Y. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Condens. Matter 19, 16.\n", "Diao, Z., Panchula, A., et al. 2007. Spin transfer switching in dual MgO magnetic tunnel junctions. Appl. Phys. Lett. 90, 13.\n", "Driskill-Smith, A. and Huai, Y. 2008 TTRAM: A new spin on universal memory. Future Fab Intl. Report.\n", "Driskill-Smith, A., Watts, S., et al. 2010. Non-volatile spin-transfer torque RAM (STT-RAM): An analysis of chip data, thermal stability and scalability. In Proceedings of the IEEE International Memory Workshop.\n", "Halupka, D., Huda, S., Song, W., Sheikholeslami, A., Tsunoda, K., Yoshida, C., and Aoki, M. 2010. Negative-resistance read and write schemes for STT-MRAM in 0.13<sub>\u03bcm</sub> CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference. 256--257.\n", "Harms, J. D., Ebrahimi, F., Yao, X., and Wang, J.-P. 2010. SPICE macromodel of spin-torque-transfer-operated magnetic tunnel junctions. IEEE Trans. Electron Devices 57, 6, 1425--1430.\n", "Hosomi, M., Yamagishi, H., et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-RAM. In Proceedings of the IEEE International Electron Devices Meeting. 459--462.\n", "Huai, Y., Apalkov, D., Diao, Z., Ding, Y., Panchula, A., Pakala, M., Wang, L.-C., and Chen, E. 2006. Structure, materials and shape optimization of magnetic tunnel junction devices: Spin-transfer switching current reduction for future magnetoresistive random access memory application. Jpn J. Appl Phys, Part 1, 45, 5A, 3835--3841.\n", "Huai, Y., Pakala, M., Diao, Z., and Ding, Y. 2005. Spin-transfer switching current distribution and reduction in magnetic tunneling junction-based structures. IEEE Trans. Magn. 41, 10, 2621--2626.\n", "Ikeda, S., Hayakawa, J., Lee, Y. M., Matsukura, F.; Ohno, Y., Hanyu, T., and Ohno, H. 2007. Magnetic tunnel junctions for spintronic memories and beyond. IEEE Trans. Electron Devices 54, 5, 991--1002.\n", "Kawahara, T., Takemura, R., et al. 2008. 2Mb SPRAM (spin-transfer torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read. In Proceedings of the IEEE International Solid-State Circuits Conference.\n", "Jing Li , Charles Augustine , Sayeef Salahuddin , Kaushik Roy, Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391540]\n", "Mazumdar, D., Liu, X., Schrag, B. D., Shen, W., Carter, M., and Xiao, G. 2007. Thermal stability, sensitivity and noise characteristics of MgO based magnetic tunnel junctions. J. Appl. Phys. 101, 09B502.\n", "Raychowdhury, A., Somasekhar, D., Karnik, T., and De, V. Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances. In Proceedings of the IEEE International Electron Devices Meeting. 1--4.\n", "Salahuddin, S. and Datta, D. 2006. Self-consistent simulation of quantum transport and magnetization dynamics in spin-torque based devices. Appl. Phys. Lett. 15, 153504.\n", "Salahuddin, S. and Datta, D. 2006. Electrical detection of spin excitations. Phys. Rev. B 8, 081301.\n", "Salahuddin, S., Datta, D., Srivastava, P., and Datta, S. 2007. Quantum transport simulation of tunneling based spin torque transfer (STT) devices: Design trade offs and torque efficiency. In Proceedings of the IEEE International Electron Devices Meeting. 121--124.\n", "Tsuchida, K., Inaba, T., et al. 2010. A 64Mb MRAM with clamped-reference and adequate-reference schemes. In Proceedings of the IEEE International Solid-State Circuits Conference. 258--259.\n", "Zhao, W., Belhaire, E., Mistral, Q., Chappert, C., Javerliac, V., Dieny, B., and Nicolle, E. 2006. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design. In Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop. 40--43.\n"], "doi": "doi>10.1145/2463585.2463591", "ref_links": {}, "abstract": "Spin Transfer Torque RAM (STTRAM) is a promising candidate for fast, scalable, high-density, nonvolatile memory in nanometer technology. However, relatively high write current density and small volume of the memory device indicate the possibility of significant self-heating in the STTRAM structure. This article performs a critical analysis of the self-heating induced temperature variations in STTRAM. We perform a 3D finite volume method based study to characterize self-heating effect in a single cell. The analysis is extended for STTRAM arrays by developing a computationally efficient RC compact model based thermal analyzer. The analysis shows that self-heating can results in considerable increase in both steady-state value and transient change in temperature of individual cells. The effect is less pronounced at the array level and depends on the activity level, that is, number of active cells within an array size. The analysis further illustrates that self-heating negatively impacts electrical reliability metrics namely, read margin and detection accuracy; degrades cell performance; and modulates energy dissipation.", "authors": [{"name": "subho chatterjee", "link": "http://dl.acm.org/author_page.cfm?id=81458654224"}, {"name": "sayeef salahuddin", "link": "http://dl.acm.org/author_page.cfm?id=81363600628"}, {"name": "satish kumar", "link": "http://dl.acm.org/author_page.cfm?id=81467643080"}, {"name": "saibal mukhopadhyay", "link": "http://dl.acm.org/author_page.cfm?id=81336491566"}], "title": "Electrothermal analysis of spin-transfer-torque random access memory arrays", "citations": [], "Metrics": {"Downloads (12 months)": "30\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "188\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "georgia", "university": null, "affiliation_string": "georgia institute of technology", "city": null, "Name": "subho chatterjee"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california berkeley", "city": "california", "Name": "sayeef salahuddin"}, {"country": "georgia", "university": null, "affiliation_string": "georgia institute of technology", "city": null, "Name": "satish kumar"}, {"country": "georgia", "university": null, "affiliation_string": "georgia institute of technology", "city": null, "Name": "saibal mukhopadhyay"}]}, "Article No.: 10": {"references": [], "doi": "doi>10.1145/2463585.2463586", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "bipul c paul", "link": "http://dl.acm.org/author_page.cfm?id=81502772315"}, {"name": "arijit raychowdhury", "link": "http://dl.acm.org/author_page.cfm?id=81100653946"}], "title": "Introduction to the special issue on memory technologies", "citations": [], "Metrics": {"Downloads (12 months)": "16\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "332\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "bipul c paul"}, {"country": null, "university": null, "affiliation_string": null, "Name": "arijit raychowdhury"}]}, "Article No.: 16": {"references": ["Baek, I., Kim, D., et al. 2005. Multi-layer cross-point binary oxide resistive memory (oxrram) for post-nand storage application. In Proceedings of the IEEE International Electron Devices Meeting. 750--753.\n", "C. Calligaro , V. Daniele , R. Gastaldi , A. Manstretta , G. Torelli, A new serial sensing approach for multistorage non-volatile memories, Proceedings of the 1995 IEEE International Workshop on Memory Technology, Design and Testing, p.21, August 07-08, 1995\n", "C. Calligaro , R. Gastaldi , A. Manstretta , G. Torelli, A high-speed parallel sensing scheme for multi-level non-volatile memories, Proceedings of the 1997 IEEE International Workshop on Memory Technology, Design and Testing, p.96, August 11-12, 1997\n", "Chang, L., Fried, D. M. et al. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology. 128--129.\n", "Yiran Chen , Weng-Fai Wong , Hai Li , Cheng-Kok Koh, Processor caches with multi-level spin-transfer torque ram cells, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan\n", "Chen, Y., Li, H., Sun, Z., Wang, X., Zhu, W., Sun G., and Xie, Y. 2010. Access scheme of multi-level cell spin-transfer torque random access memory and its optimization. In Proceedings of the 53rd IEEE International Midwest Symposium on Circuits and Systems. 1109--1112\n", "Ching-Te Chuang , Saibal Mukhopadhyay , Jae-Joon Kim , Keunwoo Kim , Rahul Rao, High-performance SRAM in nanoscale CMOS: Design challenges and techniques, Proceedings of the 2007 IEEE International Workshop on Memory Technology, Design and Testing, p.4-12, December 03-05, 2007[doi>10.1109/MTDT.2007.4547603]\n", "Croes, K. and Tokei, Z. 2010. e&mdas;and \u221aE-model too conservative to describe low field time dependent dielectric breakdown. In Proceedings of the Internationa'l Reliability Physics Symposium. 543--548.\n", "Desikan, R., Lefurgy, C. R., Keckler, S. W., and Burger, D. 2002. On-chip MRAM as a high-bandwidth low-latency replacement for DRAM physical memories. http://www.cs.utexas.edu/ftp/pub/techreports/tr02-47.pdf.\n", "Diao, Z., Li, Z.,Wang, S., Ding, Y., Panchula, A., Chen, E.,Wang, L.-C., and Huai, Y. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Conden. Matter 19, 16, 165209.\n", "Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]\n", "Durlam, M., Addie, D., et al. 2003. A 0.18 <sub>\u03bcm</sub> 4mb toggling mram. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'03 Technical Digest). 34.6.1--34.6.3.\n", "Horiguchi, M., Aoki, M., Nakagome, Y., Ikenaga, S., and Shimohigashi, K. 1988. An experimental large-capacity semiconductor file memory using 16-levels/cell storage. IEEE J. Solid State Circ. 23, 27--33.\n", "Hosomi, M., Yamagishi, H., et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. In Proceedings of the IEEE International Electron Devices Meeting. 459--462.\n", "Ishigaki, T., Kawahara, T., Takemura, R., Ono, K., Ito, K., Matsuoka, H., and Ohno, H. 2010. A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In Proceedings of the Symposium on VLSI Technology. 47--48.\n", "ITRS 2008. The International Technology Roadmap for Semiconductors. http://www.itrs.net.\n", "Kawahara, T., Takemura, R., et al. 2008. 2 mb SPRAM (spin-transfer torque ram) with bit-by-bit bi-directional current write and parallelizing-direction current read. IEEE J. Solid-State Circ. 43, 1, 109--120.\n", "Moo-Young Kim , Hokyu Lee , Chulwoo Kim, PVT variation tolerant current source with on-chip digital self-calibration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.737-741, April 2012[doi>10.1109/TVLSI.2011.2109971]\n", "Sanjeev Kumar , Christopher Wilkerson, Exploiting spatial locality in data caches using spatial footprints, Proceedings of the 25th annual international symposium on Computer architecture, p.357-368, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279404]\n", "Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]\n", "Lee, K.-J., Cho, B.-H., et al. 2007. A 90nm 1.8v 512mb diode-switch pram with 266mb/s read throughput. In Proceedings of the IEEE International Solid-State Circuits Conference. 472--616.\n", "Kevin M. Lepak , Mikko H. Lipasti, On the value locality of store instructions, Proceedings of the 27th annual international symposium on Computer architecture, p.182-191, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339678]\n", "Kevin M. Lepak , Mikko H. Lipasti, Silent stores for free, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.22-31, December 2000, Monterey, California, USA[doi>10.1145/360128.360133]\n", "Hai Li , Yiran Chen, An overview of non-volatile memory technology and the implication for tools and architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France\n", "Jing Li , Charles Augustine , Sayeef Salahuddin , Kaushik Roy, Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391540]\n", "Lou, X., Gao, Z., Dimitrov, D. V., and Tang, M. X. 2008. Demonstration of multilevel cell spin transfer switching in MgO magnetic tunnel junctions. Appl. Phys. Lett. 93, 242502.\n", "Asit K. Mishra , Xiangyu Dong , Guangyu Sun , Yuan Xie , N. Vijaykrishnan , Chita R. Das, Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000074]\n", "Park, J.-H., Hur, S.-H., et al. 2004. 8 gb mlc (multi-level cell) nand ash memory using 63 nm process technology. In Proceedings of the IEEE International Electron Devices Meeting. 873--876.\n", "Parkin, S. S. P., Kaiser, C., Panchula, A., Rice, P. M., Hughes, B., Samant, M., and Yang, S.-H. 2004. Giant tunneling magnetoresistance at room temperature with MgO (100) tunnel barriers. Nat. Mater. 3, 862--867.\n", "Brian M. Rogers , Anil Krishna , Gordon B. Bell , Ken Vu , Xiaowei Jiang , Yan Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555801]\n", "Rusu, S., Tam, S., et al. 2007. A dual-core multi-threaded xeon processor with 16MB L3 cache. IEEE J. Solid-State Circ. 42, 1, 17--25.\n", "Sun, G., Dong, X., Xie, Y., Li, J., and Chen, Y. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 239--249.\n", "Takeda, K., Hagihara, Y., Aimoto, Y., Nomura, M., Nakazawa, Y., Ishii, T., and Kobatake, H. 2006. A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications. IEEE J. Solid-State Circ. 41, 1, 113--121.\n", "Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. CACTI 4.0. Tech. rep., HP Western Research Labs.\n", "Wang, X., Chen, Y., Li, H., Liu, H., and Dimitrov, D. 2008. Spin torque random access memory down to 22nm technology. IEEE Trans. Magn. 44, 11, 2479--2482.\n", "Jun Yang , Jia Yu , Youtao Zhang, A low energy cache design for multimedia applications exploiting set access locality, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.10-11, p.653-664, October/November 2005[doi>10.1016/j.sysarc.2005.02.003]\n", "Yourst, M. T. 2007. PTLsim: A cycle accurate full system x86-64 microarchitectural simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. 23--34.\n", "Yuasa, S., Nagahama, T., Fukushima, A., Suzuki, Y., and Ando, K. 2004. Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junction. Nat. Mater. 3, 868--873.\n", "Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]\n", "Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]\n"], "doi": "doi>10.1145/2463585.2463592", "ref_links": {"15": "http://www.itrs.net.", "8": "http://www.cs.utexas.edu/ftp/pub/techreports/tr02-47.pdf."}, "abstract": "It has been predicted that a processor's caches could occupy as much as 90&percnt; of chip area a few technology nodes from the current ones. In this article, we investigate the use of multilevel spin-transfer torque RAM (STT-RAM) cells in the design of processor caches. We start with examining the access (read and write) scheme for multilevel cell (MLC) STT-RAM from a circuit design perspective, detailing the read and write circuits. Compared to traditional SRAM caches, a multilevel cell (MLC) STT-RAM cache design is denser, fast, and requires less energy. However, a number of critical architecture-level issues remain to be solved before MLC STT-RAM technology can be deployed in processor caches. We shall offer solutions to the issue of bit encoding as well as tackle the write endurance problem. In particular, the latter has been neglected in previous works on STT-RAM caches. We propose a set remapping scheme that can potentially prolong the lifetime of a MLC STT-RAM cache by 80\u00d7 on average. Furthermore, a method for recovering the performance that may be lost in some applications due to set remapping is proposed. The impacts of process variations of the MLC STT-RAM cell on the robustness of the memory hierarchy is also discussed, together with various enhancement techniques, namely, ECC and design redundancy.", "authors": [{"name": "yiran chen", "link": "http://dl.acm.org/author_page.cfm?id=81758848457"}, {"name": "weng-fai wong", "link": "http://dl.acm.org/author_page.cfm?id=81758921157"}, {"name": "hai li", "link": "http://dl.acm.org/author_page.cfm?id=81758876757"}, {"name": "cheng-kok koh", "link": "http://dl.acm.org/author_page.cfm?id=81452593359"}, {"name": "yaojun zhang", "link": "http://dl.acm.org/author_page.cfm?id=81502750890"}, {"name": "wujie wen", "link": "http://dl.acm.org/author_page.cfm?id=81758683157"}], "title": "On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations", "citations": [{"Name": "Wujie Wen ", "Country": null, "Affiliation": null}, {"Name": "Mengjie Mao ", "Country": null, "Affiliation": null}, {"Name": "Xiaochun Zhu ", "Country": null, "Affiliation": null}, {"Name": "Seung H. Kang ", "Country": null, "Affiliation": null}, {"Name": "Danghui Wang ", "Country": null, "Affiliation": null}, {"Name": "Yiran Chen", "Country": null, "Affiliation": null}, {"Name": "Sparsh Mittal ", "Country": null, "Affiliation": null}, {"Name": "Jeffrey S. Vetter ", "Country": null, "Affiliation": null}, {"Name": "Dong Li", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "80\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "434\n", "Citation Count": "5\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of pittsburgh", "city": null, "Name": "yiran chen"}, {"country": "singapore", "university": "national university of singapore", "affiliation_string": "national university of singapore", "city": "singapore", "Name": "weng-fai wong"}, {"country": "canada", "university": "york university", "affiliation_string": "polytechnic institute of new york university", "city": "toronto", "Name": "hai li"}, {"country": null, "university": null, "affiliation_string": "purdue university", "city": null, "Name": "cheng-kok koh"}, {"country": null, "university": null, "affiliation_string": "university of pittsburgh", "city": null, "Name": "yaojun zhang"}, {"country": null, "university": null, "affiliation_string": "university of pittsburgh", "city": null, "Name": "wujie wen"}]}, "Article No.: 12": {"references": ["Abbott, L. F. and Blum, K. I. 1994. Functional significance of long-term potentiation for sequence learning and prediction. Cerebral Cortex 6, 406--416.\n", "Abbott, L. F. and Nelson, S. B. 2000. Synaptic plasticity: taming the beast. Nat. Neurosci. 3 Suppl, 1178--1183.\n", "Adler, D., Henisch, H. K., and Mott, S. N. 1978. The mechanism of threshold switching in amorphous alloys. Rev. Mod. Phys. 50, 2, 209--220.\n", "Allen, C. and Stevens, C. F. 1994. An evaluation of causes for unreliability of synaptic transmission. Proc. Nat. Acad. Sci. 91, 10380--10383.\n", "Rajagopal Ananthanarayanan , Steven K. Esser , Horst D. Simon , Dharmendra S. Modha, The cat is out of the bag: cortical simulations with 109neurons, 1013synapses, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654124]\n", "Rajagopal Ananthanarayanan , Dharmendra S. Modha, Anatomy of a cortical simulator, Proceedings of the 2007 ACM/IEEE conference on Supercomputing, November 10-16, 2007, Reno, Nevada[doi>10.1145/1362622.1362627]\n", "Arthur, J. V. and Boahen, K. 2006. Learning in silicon: Timing is everything. In Advances in Neural Information Processing Systems 17, B. Sholkopf and Y. Weiss, Eds., MIT Press, 281--1185.\n", "Bell, C. C., Han, V. Z., Sugawara, Y., and Grant, K. 1997. Synaptic plasticity in a cerebellum-like structure depends on temporal order. Nature 387, 278--281.\n", "Bi, G. Q. and Poo, M. M. 1998. Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. J. Neurosci. 18, 10464--10472.\n", "Kenneth I. Blum , L. F. Abbott, A model of spatial map formation in the hippocampus of the rat, Neural Computation, v.8 n.1, p.85-93, January 1996[doi>10.1162/neco.1996.8.1.85]\n", "Bofill, A., Murray, A. F., and Thompson, D. P. 2001. Circuits for VLSI implementation of temporally asymmetric Hebbian learning. In Advances in Neural Information Processing Systems 14. MIT Press, 1091--1098.\n", "Boniardi, M., Ielmini, D., Lavizzari, S., Lacaita, A., Redaelli, A., and Pirovano, A. 2009. Statistical and scaling behavior of structural relaxation effects in phase-change memory (pcm) devices. In Proceedings of the IEEE International.Reliability Physics Symposium. 122--127.\n", "Joseph M. Brader , Walter Senn , Stefano Fusi, Learning Real-World Stimuli in a Neural Network with Spike-Driven Synaptic Dynamics, Neural Computation, v.19 n.11, p.2881-2912, November 2007[doi>10.1162/neco.2007.19.11.2881]\n", "Breitwisch, M., Nirschl, T., et al. 2007. Novel lithography-independent pore phase change memory. In Proceedings of the IEEE Symposium on VLSI Technology. 100--101.\n", "Burr, G. W., Breitwisch, M. J., et al. 2010. Phase change memory technology. J. Vac. Sci. Technol., B 28.\n", "Choi, H., Jung, H., Lee, J., Yoon, J., Park, J., Jun Seong, D., Lee, W., Hasan, M., Jung, G.-Y., and Hwang, H. 2009. An electrically modifiable synapse array of resistive switching memory. Nanotechnology 20, 34, 345201.\n", "Chou, S. Y., Krauss, P. R., and Renstrom, P. J. 1996. Imprint lithography with 25-nanometer resolution. Science 272, 5258, 85--87.\n", "Dan, Y. and Poo, M. M. 2004. Spike timing-dependent plasticity of neural circuits. Neuron 44, 23--30.\n", "Debanne, D., Gahwiler, B. H., and Thompson, S. M. 1998. Long-term synaptic plasticity between pairs of individual CA3 pyramidal cells in rat hippocampal slice cultures. J. Physiol. (Lond.) 507 (Pt 1), 237--247.\n", "M. Djurfeldt , M. Lundqvist , C. Johansson , M. Rehn , \u00d6. Ekeberg , A. Lansner, Brain-scale simulation of the neocortex on the IBM Blue Gene/L supercomputer, IBM Journal of Research and Development, v.52 n.1/2, p.31-41, January 2008\n", "Egger, V., Feldmeyer, D., and Sakmann, B. 1999. Coincidence detection and efficacy changes in synaptic connections between spiny stellate neurons of the rat barrel cortex. Nat. Neurosci. 2, 10981105.\n", "Feldman, D. E. 2000. Timing-based LTP and LTD at vertical inputs to layer II/III pyramidal cells in rat barrel cortex. Neuron 27, 45--56.\n", "Friesz, A. K., Parker, A. C., Zhou, C., Ryu, K., and Sanders, J. M. 2007. A biomimetic carbon nanotube synapse circuit. In Proceedings of the Biomedical Engineering Society (BMES) Annual Fall Meeting.\n", "W. J. Gallagher , S. S. P. Parkin, Development of the magnetic tunnel junction MRAM at IBM: from first junctions to a 16-Mb MRAM demonstrator chip, IBM Journal of Research and Development, v.50 n.1, p.5-23, January 2006[doi>10.1147/rd.501.0005]\n", "Gao, C. and Hammerstrom, D. 2007. Cortical models onto cmol and cmos: Architectures and performance/price. IEEE Trans. Circuits Syst. Regul. Pap. 54, 11, 2502--2515.\n", "Gerstner, W., Kempter, R., Van Hemmen, J. L., and Wagner, H. 1996. A neuronal learning rule for sub-millisecond temporal coding. Nature 383, 76--78.\n", "Hasegawa, T., Ohno, T., Terabe, K., Tsuruoka, T., Nakayama, T., Gimzewski, J. K., and Aono, M. 2010. Learning abilities achieved by a single solid-state atomic switch. Adv. Mater. 22, 16, 1831--1834.\n", "Hopfield, J. J. and Brody, C. D. 2004. Learning rules and network repair in spike-timing-based computation networks. Proc. Nat. Acad. Sci. 101, 1, 337--342.\n", "Hynna, K. and Boahen, K. 2007. Silicon neurons that burst when primed. In Proceedings of the IEEE International Symposium on Circuits and Systems. 3363--3366.\n", "G. Indiveri , E. Chicca , R. Douglas, A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity, IEEE Transactions on Neural Networks, v.17 n.1, p.211-221, January 2006[doi>10.1109/TNN.2005.860850]\n", "Eugene M. Izhikevich, Polychronization: Computation with Spikes, Neural Computation, v.18 n.2, p.245-282, February 2006[doi>10.1162/089976606775093882]\n", "Izhikevich, E. M. and Edelman, G. M. 2008. Large-scale model of mammalian thalamocortical systems. Proc. Nat. Acad. Sci. 105, 9, 3593--3598.\n", "Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu, W. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 4, 1297--1301.\n", "Kandel, E. R. 2000. Nobel Lectures, Physiology or Medicine 1996--2000.\n", "Lai, S. and Lowrey, T. 2001. Oum: A 180nm nonvolatile memory cell element technology for stand alone and embedded applications. In Proceedings of the International Electron Devices Meeting, IEDM Technical Digest. 36.5.1--36.5.4.\n", "Lazzaro, J. 1992. Low-power silicon spiking neurons and axons. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'92). Vol. 5. 2220--2223.\n", "Likharev, K. and Strukov, D. 2005. Cmol - devices, circuits, and architectures. In Introducing Molecular Electronics, G. Cuniberti, K. Richter, and G. Fages, Eds., Springer, 447--477.\n", "Wolfgang Maass , Thomas Natschl\u00e4ger, A Model for Fast Analog Computation Based on Unreliable Synapses, Neural Computation, v.12 n.7, p.1679-1704, July 2000[doi>10.1162/089976600300015303]\n", "Magee, J. C. and Johnston, D. 1997. A synaptically controlled, associative signal for Hebbian plasticity in hippocampal neurons. Science 275, 5297, 209--213.\n", "Markram, H., L\u00fcbke, J., Frotscher, M., and Sakmann, B. 1997. Regulation of synaptic efficacy by coincidence of postsynaptic APs and EPSPs. Science 275, 5297, 213--215.\n", "Mead, C. 1990. Neuromorphic electronic systems. Proc. IEEE 78, 10, 1629--1636.\n", "Mehta, M. R., Quirk, M. C., and Wilson, M. A. 2000. Experience-dependent asymmetric shape of hippocampal receptive fields. Neuron 25, 707--715.\n", "Minai, A. A. and Levy, W. B. 1993. Sequence learning in a single trial. In Proceedings of the INNS World Congress on Neural Networks. Erlbaum, 505--508.\n", "Nirschl, T., Phipp, J., et al. 2007. Write strategies for 2 and 4-bit multi-level phase-change memory. In Proceedings of the IEEE International Electron Devices Meeting. 461--464.\n", "Ovshinsky, S. R. 1968. Reversible electrical switching phenomena in disordered structures. Phys. Rev. Lett. 21, 20, 1450--1453.\n", "Ovshinsky, S. R. 2004a. Optical cognitive information processing\u2014A new field. Japanese J. Appl. Phys. 43, 7B, 4695--4699.\n", "Ovshinsky, S. R. 2004b. The ovonic cognitive computer: A new paradigm. In EPCOS Library.\n", "Pirovano, A., Lacaita, A., Pellizzer, F., Kostylev, S., Benvenuti, A., and Bez, R. 2004. Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials. IEEE Trans. Electron Devices 51, 5, 714--719.\n", "Rajesh P. N. Rao , Terrence J. Sejnowski, Spike-Timing-Dependent Hebbian Plasticity as Temporal Difference Learning, Neural Computation, v.13 n.10, p.2221-2237, October 2001[doi>10.1162/089976601750541787]\n", "Raoux, S. and Wuttig, M. 2009. Phase Change Materials. Springer.\n", "Redaelli, A., Pirovano, A., Benvenuti, A., and Lacaita, A. L. 2008. Threshold switching and phase transition numerical models for phase change memory simulations. J. Appl. Phys. 103, 11, 111101.\n", "Roberts, P. D. 1999. Computational consequences of temporally asymmetric learning rules: I. Differential Hebbian learning. J. Comput. Neurosci. 7, 235--246.\n", "Rochester, N., Holland, J. H., Haibt, L. H., and Duda, W. L. 1956. Tests on a cell assembly theory of the action of the brain using a large digital computer. IRE Trans. Inf. Theory PGIT-2, 3, 80--93.\n", "Scott, J. and Bozano, L. 2007. Nonvolatile memory elements based on organic materials. Adv. Mater. 19, 11, 1452--1463.\n", "Silver, R., Boahen, K., Grillner, S., Kopell, N., and Olsen, K. L. 2007. Neurotech for neuroscience: Unifying concepts, organizing principles, and emerging tools. J. Neurosci. 27, 44, 11807--11819.\n", "Song, S., Miller, K. D., and Abbott, L. F. 2000. Competitive Hebbian learning through spike-timingdependent synaptic plasticity. Nat. Neurosci. 3, 919--926.\n", "J. M. Tour , W. L. Van Zandt , C. P. Husband , S. M. Husband , L. S. Wilson , P. D. Franzon , D. P. Nackashi, Nanocell logic gates for molecular computing, IEEE Transactions on Nanotechnology, v.1 n.2, p.100-109, June 2002[doi>10.1109/TNANO.2002.804744]\n", "Waser, R., Dittmann, R., Staikov, G., and Szot, K. 2009. Redox-based resistive switching memories nanoionic mechanisms, prospects, and challenges. Adv. Mater. 21, 25, 2632--2663.\n", "Wuttig, M. and Yamada, N. 2007. Phase-change materials for rewriteable data storage. Nat. Mater. 6, 5258, 824--832.\n", "Zhang, L. I., Tao, H. W., Holt, C. E., Harris, W. A., and Poo, M. 1998. A critical window for cooperation and competition among developing retinotectal synapses. Nature 395, 37--44.\n"], "doi": "doi>10.1145/2463585.2463588", "ref_links": {}, "abstract": "The memory capacity, computational power, communication bandwidth, energy consumption, and physical size of the brain all tend to scale with the number of synapses, which outnumber neurons by a factor of 10,000. Although progress in cortical simulations using modern digital computers has been rapid, the essential disparity between the classical von Neumann computer architecture and the computational fabric of the nervous system makes large-scale simulations expensive, power hungry, and time consuming. Over the last three decades, CMOS-based neuromorphic implementations of \u201celectronic cortex\u201d have emerged as an energy efficient alternative for modeling neuronal behavior. However, the key ingredient for electronic implementation of any self-learning system\u2014programmable, plastic Hebbian synapses scalable to biological densities\u2014has remained elusive. We demonstrate the viability of implementing such electronic synapses using nanoscale phase change devices. We introduce novel programming schemes for modulation of device conductance to closely mimic the phenomenon of Spike Timing Dependent Plasticity (STDP) observed biologically, and verify through simulations that such plastic phase change devices should support simple correlative learning in networks of spiking neurons. Our devices, when arranged in a crossbar array architecture, could enable the development of synaptronic systems that approach the density (\u223c1011synapses per sq cm) and energy efficiency (consuming \u223c1pJ per synaptic programming event) of the human brain.", "authors": [{"name": "bryan l jackson", "link": "http://dl.acm.org/author_page.cfm?id=81758983357"}, {"name": "bipin rajendran", "link": "http://dl.acm.org/author_page.cfm?id=81329491496"}, {"name": "gregory s corrado", "link": "http://dl.acm.org/author_page.cfm?id=99658989047"}, {"name": "matthew breitwisch", "link": "http://dl.acm.org/author_page.cfm?id=81100285479"}, {"name": "geoffrey w burr", "link": "http://dl.acm.org/author_page.cfm?id=81375618008"}, {"name": "roger cheek", "link": "http://dl.acm.org/author_page.cfm?id=81758963557"}, {"name": "kailash gopalakrishnan", "link": "http://dl.acm.org/author_page.cfm?id=81385596832"}, {"name": "simone raoux", "link": "http://dl.acm.org/author_page.cfm?id=81385599832"}, {"name": "charles t rettner", "link": "http://dl.acm.org/author_page.cfm?id=81100168832"}, {"name": "alvaro padilla", "link": "http://dl.acm.org/author_page.cfm?id=81759010357"}, {"name": "alex g schrott", "link": "http://dl.acm.org/author_page.cfm?id=81100392048"}, {"name": "rohit s shenoy", "link": "http://dl.acm.org/author_page.cfm?id=81375606151"}, {"name": "bulent n kurdi", "link": "http://dl.acm.org/author_page.cfm?id=81385602902"}, {"name": "chung h lam", "link": "http://dl.acm.org/author_page.cfm?id=81759009457"}, {"name": "dharmendra s modha", "link": "http://dl.acm.org/author_page.cfm?id=81100503072"}], "title": "Nanoscale electronic synapses using phase change devices", "citations": [], "Metrics": {"Downloads (12 months)": "174\n", "Downloads (6 weeks) ": "30\n", "Downloads (cumulative)": "821\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "bryan l jackson"}, {"country": null, "university": null, "affiliation_string": "ibm t j watson research center yorktown heights ny", "city": null, "Name": "bipin rajendran"}, {"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "gregory s corrado"}, {"country": null, "university": null, "affiliation_string": "ibm t j watson research center yorktown heights ny", "city": null, "Name": "matthew breitwisch"}, {"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "geoffrey w burr"}, {"country": null, "university": null, "affiliation_string": "ibm t j watson research center yorktown heights ny", "city": null, "Name": "roger cheek"}, {"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "kailash gopalakrishnan"}, {"country": null, "university": null, "affiliation_string": "ibm t j watson research center yorktown heights ny", "city": null, "Name": "simone raoux"}, {"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "charles t rettner"}, {"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "alvaro padilla"}, {"country": null, "university": null, "affiliation_string": "ibm t j watson research center yorktown heights ny", "city": null, "Name": "alex g schrott"}, {"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "rohit s shenoy"}, {"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "bulent n kurdi"}, {"country": null, "university": null, "affiliation_string": "ibm t j watson research center yorktown heights ny", "city": null, "Name": "chung h lam"}, {"country": "Paraguay", "university": null, "affiliation_string": "ibm almaden research center san jose ca", "city": "san jose", "Name": "dharmendra s modha"}]}, "Article No.: 13": {"references": ["D. W. Abraham , P. L. Trouilloud , D. C. Worledge, Rapid-turnaround characterization methods for MRAM development, IBM Journal of Research and Development, v.50 n.1, p.55-67, January 2006[doi>10.1147/rd.501.0055]\n", "Albert, F., Katine, J., Buhrman, R., and Ralph, D. 2000. Spin-polarized current switching of a Co thin film nanomagnet. Appl. Phys. Lett. 77, 23, 3809.\n", "Apalkov, D., Watts, S., Driskill-Smith, A., Chen, E., Diao, Z., and Nikitin, V. 2010. Comparison of scaling of in-plane and perpendicular spin transfer switching technologies by micromagnetic simulation. IEEE Trans. Magn. 46, 6, 2240--2243.\n", "Apalkov, D., Watts, S., et al. 2010. Spin transfer switching efficiency in magnetic tunneling junctions with dual barriers. In Proceedings of the Annual Magnetism and Magnetic Materials Conference.\n", "Berger, L. 1996. Emission of spin waves by a magnetic multilayer traversed by a current. Phys. Rev. B 54, 13, 9353--9358.\n", "Butler, W. H., Zhang, X.-G., and Schulthess, T. C. 2001. Spin-dependent tunneling conductance of Fe|MgO|Fe sandwiches. Phys. Rev. B, 63, 5, 054416.\n", "Chen, E., Apalkov, D., et al. 2010. Advances and future prospects of spin-transfer torque random access memory. IEEE Trans. Magn. 46, 6, 1873--1878.\n", "Yiran Chen , Hai Li , Xiaobin Wang , Wenzhong Zhu , Wei Xu , Tong Zhang, Combined magnetic- and circuit-level enhancements for the nondestructive self-reference scheme of STT-RAM, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840847]\n", "Chung, S., Rho, K., et al. 2010. Fully integrated 54nm STTRAM with the smallest bit cell dimension for high density memory application. In Proceedings of the IEEE International Electron Devices Meeting. 304--307.\n", "Daibou, T., Yoshikawa, M. et al. 2010. Spin transfer torque switching in perpendicular magnetic tunnel junctions using L1zero ordered FePd. In Proceedings of the Joint MMM-Intermag Conference.\n", "Diao, Z., Apalkov, D., Pakala, M., Ding, Y., Panchula, A., and Huai, Y. 2005. Spin transfer switching and spin polarization in magnetic tunnel junctions with MgO and AlO{sub x} barriers. Appl. Phys. Lett. 87, 23, 232502.\n", "Diao, Z., Panchula, A., et al. 2007. Spin transfer switching in dual MgO magnetic tunnel junctions. Appl. Phys. Lett. 90, 13, 132508.\n", "Fukami, S., Suzuki, T., et al. 2009. Low-current perpendicular domain wall motion cell for scalable high-speed MRAM. In Proceedings of the Symposium on VLSI Technology.\n", "Hosomi, M., Yamagishi, H., et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. In Proceedings of the IEEE International Electron Devices Meeting. 473.\n", "Huai, Y., Albert, F., Nguyen, P., Pakala, M., and Valet, T. 2004. Observation of spin-transfer switching in deep submicron-sized and low-resistance magnetic tunnel junctions. Appl. Phys. Lett. 84, 16, 8.\n", "Ikeda, S., Miura, K., et al. 2010. A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. Nat. Mater. 9, 8, 1--4.\n", "Ishigaki, T., Kawahara, T., Takemura, R., Ono, K., Ito, K., Matsuoka, H., and Ohno, H. 2010. A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In Proceedings of the Symposium on VLSI Technology. 234--235.\n", "Johnson, M., Bloemen, P., Broeder, F. J. A., and Vries, J. J. 1996. Magnetic anisotropy in metallic multilayers. Rep. Prog. Phys. 59, 1409.\n", "Johnson, M. T., Jungblut, R., and Kelly, P. J. 1995. Perpendicular magnetic anisotropy of multilayers - recent insights. Science 148, 118--124.\n", "Katine, J., Albert, F., Buhrman, R., Myers, E., and Ralph, D. 2000. Current-driven magnetization reversal and spin-wave excitations in Co/Cu/Co pillars. Phys. Rev. Lett. 84, 14, 3149--3152.\n", "Kawahara, T., Miura, K., et al. 2007. 2Mb SPRAM design: Bi-directional current write and parallelizing-direction current read schemes based on spin-transfer torque switching. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology. 238--241.\n", "Kent, A. D., \u00d6zyilmaz, B., and Del Barco, E. 2004. Spin-transfer-induced precessional magnetization reversal. Appl. Phys. Lett. 84, 19, 3897.\n", "Koch, R. H., Katine, J. A., and Sun, J. Z. 2004. Time-resolved reversal of spin-transfer switching in a nanomagnet. Phys. Rev. Lett. 92, 8, 2--5.\n", "Kugler, Z., Drewello, V., Sch\u00e4fers, M., Schmalhorst, J., Reiss, G., and Thomas, A. 2011. Temperature and bias voltage dependence of Co/Pd multilayer-based magnetic tunnel junctions with perpendicular magnetic anisotropy. J. Magn. Magn. Mater. 323, 2, 198--201.\n", "Lee, Y. M., Hayakawa, J., Ikeda, S., Matsukura, F., and Ohno, H. 2007. Effect of electrode composition on the tunnel magnetoresistance of pseudo-spin-valve magnetic tunnel junction with a MgO tunnel barrier. Appl. Phys. Lett. 90, 21, 212507.\n", "Lee, Y. M., Yoshida, C., Tsunoda, K., Umehara, S., Aoki, M., and Sugii, T. 2010. Highly scalable STTMRAM with MTJs of top-pinned structure in 1T/1MTJ Cell. In Proceedings of the Symposium on VLSI Technology. 49--50.\n", "Lin, C. J., Kang, S. H., et al. 2009. 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ Cell. In Proceedings of the IEEE International Electron Devices Meeting. 279--282.\n", "Mangin, S., Ravelosona, D., Katine, J. A., Carey, M. J., Terris, B. D., and Fullerton, E. E. 2006. Current-induced magnetization reversal in nanopillars with perpendicular anisotropy. Nat. Mater. 5, 3, 210--215.\n", "Morise, H., and Nakamura, S. 2006. Relaxing-precessional magnetization switching. J. Magn. Magn. Mater. 306, 2, 260--264.\n", "Nakayama, M., Kai, T., et al. 2008. Spin transfer switching in TbCoFe/CoFeB/MgO/CoFeB/TbCoFe magnetic tunnel junctions with perpendicular magnetic anisotropy. J. Appl. Phys. 103, 7, 07A710.\n", "Parkin, S. S. P., Kaiser, C., Panchula, A., Rice, P. M., Hughes, B., Samant, M., and Yang, S.-H. 2004. Giant tunnelling magnetoresistance at room temperature with MgO 100 tunnel barriers. Nat. Mater. 3, 12, 862--7.\n", "Prejbeanu, I. L., Kerekes, M., Sousa, R. C., Sibuet, H., Redon, O., Dieny, B., and Nozi\u00e8res, J. P. 2007. Thermally assisted MRAM. J. Phys. Condens. Matter 19, 16, 165218.\n", "Seki, T., Mitani, S., Yakushiji, K., and Takanashi, K. 2006. Magnetization switching in nanopillars with FePt alloys by spin-polarized current. J. Appl. Phys. 99, 8, 08G521.\n", "Slonczewski, J. 1996. Current-driven excitation of magnetic multilayers. J. Magn. Magn. Mater. 159, 1, L1.\n", "Sun, J. 2000. Spin-current interaction with a monodomain magnetic body: A model study. Phys. Rev. B 62, 1, 570--578.\n", "Tehrani, S., Slaughter, J., et al. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91, 5, 703--714.\n", "Theodonis, I., Kalitsov, A., and Kioussis, N. 2007. Spin transfer torque in double barrier magnetic tunnel junctions. J. Magn. Magn. Mater., 310, 2, 2043--2045.\n", "Wolf, S., Awschalom, D., Buhrman, R., Daughton, J., Von Molnar, S., Roukes, M., Chtchelkanova, A., and Treger, D. M. 2001. Spintronics: A spin-based electronics vision for the future. Science 294, 5546, 1488.\n", "Worledge, D. C., Hu, G., et al. 2010. Switching distributions and write reliability of perpendicular spin torque MRAM. In Proceedings of the IEEE International Electron Devices Meeting. 296--299.\n", "Worledge, D. C., Hu, G., et al. 2011. Spin torque switching of perpendicular Ta|CoFeB|MgO-based magnetic tunnel junctions. Appl. Phys. Lett. 98, 2, 022501.\n", "Yoda, H., Kishi, et al. 2010. High efficient spin transfer torque writing on perpendicular magnetic tunnel junctions for high density MRAMs. Curr. Appl. Phys. 10, 1, e87--e89.\n", "Yuasa, S., Nagahama, T., Fukushima, A., Suzuki, Y., and Ando, K. 2004. Giant room-temperature magnetoresistance in single-crystal Fe/MgO MgO/Fe magnetic tunnel junctions. Nat. Mater. 3, 12, 868--71.\n"], "doi": "doi>10.1145/2463585.2463589", "ref_links": {}, "abstract": "Spin-transfer torque magnetic random access memory (STT-MRAM) is a novel, magnetic memory technology that leverages the base platform established by an existing 100&plus;nm node memory product called MRAM to enable a scalable nonvolatile memory solution for advanced process nodes. STT-MRAM features fast read and write times, small cell sizes of 6F2and potentially even smaller, and compatibility with existing DRAM and SRAM architecture with relatively small associated cost added. STT-MRAM is essentially a magnetic multilayer resistive element cell that is fabricated as an additional metal layer on top of conventional CMOS access transistors. In this review we give an overview of the existing STT-MRAM technologies currently in research and development across the world, as well as some specific discussion of results obtained at Grandis and with our foundry partners. We will show that in-plane STT-MRAM technology, particularly the DMTJ design, is a mature technology that meets all conventional requirements for an STT-MRAM cell to be a nonvolatile solution matching DRAM and/or SRAM drive circuitry. Exciting recent developments in perpendicular STT-MRAM also indicate that this type of STT-MRAM technology may reach maturity faster than expected, allowing even smaller cell size and product introduction at smaller nodes.", "authors": [{"name": "dmytro apalkov", "link": "http://dl.acm.org/author_page.cfm?id=81758722257"}, {"name": "alexey khvalkovskiy", "link": "http://dl.acm.org/author_page.cfm?id=81758969857"}, {"name": "steven watts", "link": "http://dl.acm.org/author_page.cfm?id=81758926857"}, {"name": "vladimir nikitin", "link": "http://dl.acm.org/author_page.cfm?id=81758759557"}, {"name": "xueti tang", "link": "http://dl.acm.org/author_page.cfm?id=81758624057"}, {"name": "daniel lottis", "link": "http://dl.acm.org/author_page.cfm?id=81758767657"}, {"name": "kiseok moon", "link": "http://dl.acm.org/author_page.cfm?id=81758851157"}, {"name": "xiao luo", "link": "http://dl.acm.org/author_page.cfm?id=81758922157"}, {"name": "eugene chen", "link": "http://dl.acm.org/author_page.cfm?id=81759009557"}, {"name": "adrian ong", "link": "http://dl.acm.org/author_page.cfm?id=81758988657"}, {"name": "alexander driskill-smith", "link": "http://dl.acm.org/author_page.cfm?id=81758846457"}, {"name": "mohamad krounbi", "link": "http://dl.acm.org/author_page.cfm?id=81758781657"}], "title": "Spin-transfer torque magnetic random access memory (STT-MRAM)", "citations": [{"Name": "Hsiang-Yun Cheng ", "Country": null, "Affiliation": null}, {"Name": "Jia Zhan ", "Country": null, "Affiliation": null}, {"Name": "Jishen Zhao ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie ", "Country": null, "Affiliation": null}, {"Name": "Jack Sampson ", "Country": null, "Affiliation": null}, {"Name": "Mary Jane Irwin", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "546\n", "Downloads (6 weeks) ": "42\n", "Downloads (cumulative)": "1730\n", "Citation Count": "5\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "dmytro apalkov"}, {"country": null, "university": null, "affiliation_string": null, "Name": "alexey khvalkovskiy"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "steven watts"}, {"country": null, "university": null, "affiliation_string": null, "Name": "vladimir nikitin"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "xueti tang"}, {"country": null, "university": null, "affiliation_string": null, "Name": "daniel lottis"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "kiseok moon"}, {"country": null, "university": null, "affiliation_string": null, "Name": "xiao luo"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "eugene chen"}, {"country": null, "university": null, "affiliation_string": null, "Name": "adrian ong"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "alexander driskill-smith"}, {"country": null, "university": null, "affiliation_string": null, "Name": "mohamad krounbi"}]}, "Article No.: 11": {"references": ["Akinaga, H. and Shima, H. 2010. Resistive random access memory (ReRAM) based on metal oxides. Proc. IEEE 98, 2237--2251.\n", "Baikalov, A., Wang, Y. Q., Shen, B., Lorenz, B., Tsui, S., Sun, Y. Y., Xue, Y. Y., and Chu, C. W. 2003. Field-driven hysteretic and reversible resistive switch at the AGPR0.7CA0.3MNO3 Interface. Appl. Phys. Lett. 83, 957--959.\n", "Borghetti, J., Snider, G. S., Kuekes, P. J., Yang, J. J., Stewart, D. R., and Williams, R. S. 2010. \u2018Memristive\u2019 switches enable \u2018stateful\u2019 logic operations via material implication. Nature 464, 873--876.\n", "Chen, X., Wu, N., Strozier, J., and Ignatiev, A. 2006. Spatially extended nature of resistive switching in perovskite oxide thin films. Appl. Phys. Lett. 89, 063507.\n", "Chien, W. C. Chen, Y. C., et al. 2010. Unipolar switching behaviors of RTO WOX RRAM. IEEE Electron Device Lett. 31, 126--128.\n", "Choi, B. J. 2005. Resistive switching mechanism of TiO<sub>2</sub> thin films grown by atomic-layer deposition. J. Appl. Phys. 98, 033715.\n", "Chopra, K. L. 1965. Avalanche-induced negative resistance in thin oxide films. J. Appl. Phys. 36, 184--187.\n", "Chua, L. O. 1971. Memristor: Missing circuit element. IEEE Trans. Circuit Theory CT-18, 507--519.\n", "Chua, L. O. and Kang, S. M. 1976. Memristive devices and systems. Proc. IEEE 64, 209--223.\n", "Chua, L. O. 2011. Resistance switching memories are memristors. Appl. Phys. A 102, 765--783.\n", "Dearnaley, G., Stoneham, A. M., and Morgan, D. V. 1970. Electrical phenomena in amorphous oxide films. Rep. Prog. Phys. 33, 1129--1191.\n", "Fors, R., Khartsev, S. I., and Grishin, A. M. 2005. Giant resistance switching in metal-insulator-manganite junctions: Evidence for MOTT tRANSITION. Phys. Rev. B 71.\n", "Kawasaki, T., Fujii, M., Sawa, A., and Akoh, H. 2005. Hysteretic current-voltage characteristics and resistance switching at an epitaxial oxide Schottky junction SrRuO<sub>3</sub>/SrTi<sub>0.99</sub>Nb<sub>0.01</sub>O<sub>3</sub>. Appl. Phys. Lett. 86, 012107.\n", "Gregory, S. S. and Williams, R. S. 2007. NANO/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnol. 18, 035204.\n", "Hasegawa, T., Ohno, T., Terabe, K., Tsuruoka, T., Nakayama, T., Gimzewski, J. K., and Aono, M. 2010. Learning abilities achieved by a single solid-state atomic switch. Adv. Mater. 22, 1831--1834.\n", "Hasegawa, T., Terabe, K., Tsuruoka, T., and Aono, M. 2012. Atomic switch: atom/ion movement controlled devices for beyond Von Neumann computers. Adv. Mater. 24, 252--267.\n", "Hickmott, T. W. 1962. Low-frequency negative resistance in thin anodic oxide films. J. Appl. Phys. 33, 2669--2682.\n", "Hutchby, J. and Garner, M. 2010. Assessment of the potential and maturity of selected emerging research memory technologies. Workshop and ERD/ERM Working Group Meeting. http://www.itrs.net/links/2010itrs/2010update/topost/erd_erm_2010finalreportmemoryassessment_itrs.pdf.\n", "Inoue, I. H. and Rozenberg, M. J. 2008. Taming the Mott transition for a novel Mott transistor. Adv. Funct. Mater. 18, 2289--2292.\n", "Jameson, J. R. 2007. Field-programmable rectification in rutile TiO<sub>2</sub> Crystals. Appl. Phys. Lett. 91, 112101.\n", "Jeon, S. H., Park, B. H., Lee, J., Lee, B., and Han, S. 2006. First-principles modeling of resistance switching in perovskite oxide material. Appl. Phys. Lett. 89, 42904.\n", "Jo, S. H.,Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu. W. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 1297--1301.\n", "Kim, K. M., Choi, B. J., Shin, Y. C., Choi, S., and Hwang, C. S. 2007. Anode-interface localized filamentary mechanism in resistive switching of tio2 thin films. Appl. Phys. Lett. 91, 012907.\n", "Kim, K.-H., Gaba, S., Wheeler, D., Cruz-Albrecht, J.-M., Hussain, T., Srinivasa, N., and Lu, W. 2012. A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Lett. 12, 389--395.\n", "Knauth, P. and Tuller, H. L. 1999. Electrical and defect thermodynamic properties of nanocrystalline titanium dioxide. J. Appl. Phys. 85, 897--902.\n", "Kwon, D. H., Kim, K. M., et al. 2010. Atomic structure of conducting nanofilaments in TiO<sub>2</sub> resistive switching memory. Nat. Nanotechnol. 5, 148--153.\n", "Lee, D. 2007. Resistance switching of copper doped moox films for nonvolatile memory applications. Appl. Phys. Lett. 90, 122104.\n", "Lee, H. Y., Chen, Y. S. et al. 2010. Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance. In Proceedings of the International Electron Devices Meeting. IEEE, 460.\n", "Likharev, K. K. 2011. Crossnets: Neuromorphic hybrid CMOS/Nanoelectronic networks. Sci. Adv. Mater. 3, 322--331.\n", "Liu, S. Q., Wu, N. J., and Ignatiev, A. 2000. Electric-pulse-induced reversible resistance change effect in magnetoresistive films. Appl. Phys. Lett. 76, 2749--2751.\n", "Miao, F., Strachan, J. P., et al. 2011. Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor. Adv. Mater. 23, 5633--5640.\n", "Miao, F., Yi, W., et al. 2012. Continuous electrical tuning of the chemical composition of TaOx-based memristors. ACS Nano 6, 2312--2318.\n", "Nian, Y. B., Strozier, J., Wu, N. J., Chen, X., and Ignatiev, A. 2007. Evidence for an oxygen diffusion model for the electric pulse induced resistance change effect in transition-metal oxides. Phys. Rev. Lett. 98, 146403.\n", "Norton, D. P. 2004. Synthesis and properties of epitaxial electronic oxide thin-film materials. Mat. Sci. Eng., R: 43, 139--247.\n", "Ohno, T., Hasegawa, T., Tsuruoka, T., Terabe, K., Gimzewski, J. K., and Aono, M. 2011. Short-term plasticity and long-term potentiation mimicked in single inorganic synapses. Nat Mater. 10, 591--595.\n", "Parkin, S. S. P., Kaiser, C., Panchula, A., Rice, P. M., Hughes, B., Samant, M., and Yang, S. H. 2004. Giant tunnelling magnetoresistance at room temperature with MgO (100) tunnel barriers. Nat. Mater. 3, 862--867.\n", "Pickett, M. D., Strukov, D. B., Borghetti, J. L., Yang, J. J., Snider, G. S., Stewart, D. R., and Williams, R. S. 2009. Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. 106, 074508.\n", "Rohde, C. 2005. Identification of a determining parameter for resistive switching of TiO<sub>2</sub> thin films. Appl. Phys. Lett. 86, 262907.\n", "Rozenberg, M. J., Inoue, I. H., and Sanchez, M. J. 2004. Nonvolatile memory with multilevel switching: A basic model. Phys. Rev. Lett. 92, 178302.\n", "Sawa, A., Fujii, T., Kawasaki, M., and Tokura, Y. 2004. Hysteretic current-voltage characteristics and resistance switching at a rectifying Ti//Pr<sub>0.7</sub>Ca<sub>0.3</sub>MnO<sub>3</sub> interface. Appl. Phys. Lett. 85, 4073--4075.\n", "Shannon, C. E. 1938. Symbolic analysis of relay and switching circuits. Trans. AIEE 57, 713--723.\n", "Simmons, J. G. and Verderber, R. R. 1967. New conduction and reversible memory phenomena in thin insulating films. Proc. R. Soc. London, Ser. A 301, 77--102.\n", "Greg S. Snider, Spike-timing-dependent learning in memristive nanodevices, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.85-92, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585796]\n", "Strachan, J. P., Pickett, M. D., Yang, J. J., Aloni, S., David Kilcoyne, A. L., Medeiros-Ribeiro, G., and Williams, R. S. 2010. Direct identification of the conducting channels in a functioning memristive device. Adv. Mater. 22, 3573--3577.\n", "Strukov, D. B., Snider, G. S., Stewart, D. R., and Williams, R. S. 2008. The missing memristor found. Nature 453, 80--83.\n", "Strukov, D. B. and Williams, R. S. 2009a. Four-dimensional address topology for circuits with stacked multilayer crossbar arrays. Proc. Nat. Acad. Sci. 106, 20155--20158.\n", "Strukov, D. B. and Williams, R. S. 2009b. Exponential ionic drift: fast switching and low volatility of thin-film memristors. Appl. Phys. A 94, 515--519.\n", "Szot, K., Speier, W., Bihlmayer, G., and Waser, R. 2006. Switching the electrical resistance of individual dislocations in single-crystalline SrTiO<sub>3</sub>. Nat. Mater. 5, 312--320.\n", "Torrezan, A. C., Strachan, J. P., Medeiros-Ribeiro, G., and Williams, R. S. 2011. Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnol. 22, 485203.\n", "Tsui, S., Wang, Y. Q., Xue, Y. Y., and Chu, C. W. 2006. Mechanism and scalability in resistive switching of metal-Pr<sub>0.7</sub>Ca<sub>0.3</sub>MnO<sub>3</sub> interface. Appl. Phys. Lett. 89.\n", "Tsunoda, K. 2007. Bipolar resistive switching in polycrystalline TiO<sub>2</sub> films. Appl. Phys. Lett. 90, 113501.\n", "Vogel, E. M. 2007. Technology and metrology of new electronic materials and devices. Nat. Nanotechnol. 2, 25--32.\n", "Waser, R., Dittmann, R., Staikov, G., and Szot, K. 2009. Redox-based resistive switching memories: Nanoionic mechanisms, prospects, and challenges. Adv. Mater. 21, 2632--2663.\n", "Watanabe, Y., Bednorz, J. G., Bietsch, A., Gerber C., Widmer, D., Beck, A., and Wind, S. J. 2001. Current-driven insulator-conductor transition and nonvolatile memory in chromium-doped SrTiO<sub>3</sub> single crystals. Appl. Phys. Lett. 78, 3738--3740.\n", "Whitehead, A. N. and Russell, B. 1910. Principia Mathematica. Cambridge University Press.\n", "Wong, H. S. P., Heng-Yuan, L., et al. 2012. Metal-oxide RRAM. Proc. IEEE 100, 1951--1970.\n", "Xia, Q. F., Robinett, W., et al. 2009. Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9, 3640--3645.\n", "Yang, J. J., Strachan, J. P., et al. 2010. Diffusion of adhesion layer metals controls nanoscale memristive switching. Adv. Mater. 22, 4034--4038.\n", "Yang, J. J., Miao, F., Pickett, M. D., Ohlberg, D. A. A., Stewart, D. R., Lau, C. N., and Williams, R. S. 2009. The mechanism of electroforming of metal oxide memristive switches. Nanotechnol. 20, 215201.\n", "Yang, J. J., Pickett, M. D., Li, X., Ohlberg, D. A. A., Stewart, D. R., and Williams, R. S. 2008. Memristive switching mechanism for metal/oxide/metal nanodevices. Nat. Nanotchnol. 3, 429--433.\n", "Yang, J. J., Inoue, I. H., Mikolajick, T., and Hwang, C. S. 2012a. Metal oxide memories based on thermochemical and valence change mechanisms. MRS Bull. 37, 131--137.\n", "Yang, J. J., Kobayashi, N. P., Strachan, J. P., Zhang, M. X., Ohlberg, D. A. A., Pickett, M. D., Li, Z., Medeiros-Ribeiro, G., and Williams, R. S. 2011a. Dopant control by atomic layer deposition in oxide films for memristive switches. Chem. Mater. 23, 123--125.\n", "Yang, J. J., Strachan, J. P., Miao, F., Zhang, M.-X., Pickett, M., Yi, W., Ohlberg, D., Medeiros-Ribeiro, G., and Williams, R. S. 2011b. Metal/TiO<sub>2</sub> Interfaces for memristive switches. Appl. Phys. A 102, 785--789.\n", "Yang, J. J., Zhang, M. X., et al. 2012b. Engineering nonlinearity into memristors for passive crossbar applications. Appl. Phys. Lett. 100, 113501.\n", "Yoshida, C., Tsunoda, K., Noshiro, H., and Sugiyama, Y. 2007. High speed resistive switching in Pt/TiO<sub>2</sub>/tin film for nonvolatile memory application. Appl. Phys. Lett. 91, 223510.\n", "Yuasa, S., Nagahama, T., Fukushima, A., Suzuki, Y., and Ando, K. 2004. Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions. Nat Mater 3, 868--871.\n", "Zhirnov, V. V., Cavin, R. K., Menzel, S., Linn, E., Schmelzer, S., Brauhaus, D., Schindler, C., and Waser, R. 2010. Memory devices: Energy-space-time trade-offs. Proc. IEEE 98, 2185--2200.\n", "Zhirnov, V. V., Meade, R., Cavin, R. K., and Sandhu, G. 2011. Scaling limits of resistive memories. Nanotechnol. 22, 254027.\n", "Zhirnov, V. V. and Cavin, R. K. 2008. Nanodevices: Charge of the heavy brigade. Nat. Nanotech. 3, 377--378.\n"], "doi": "doi>10.1145/2463585.2463587", "ref_links": {"17": "http://www.itrs.net/links/2010itrs/2010update/topost/erd_erm_2010finalreportmemoryassessment_itrs.pdf."}, "abstract": "Memristive devices with a simple structure are not only very small but also very versatile, which makes them an ideal candidate used for the next generation computing system in the post-Si era. The working mechanism of the devices and a family of nanodevices built based on this working mechanism are introduced first followed by some proposed applications of these novel devices. The promises and challenges of these devices are then discussed, together with the significant progresses made recently in dealing with these challenges.", "authors": [{"name": "j joshua yang", "link": "http://dl.acm.org/author_page.cfm?id=81408596070"}, {"name": "r stanley williams", "link": "http://dl.acm.org/author_page.cfm?id=81552708356"}], "title": "Memristive devices in computing system: Promises and challenges", "citations": [], "Metrics": {"Downloads (12 months)": "90\n", "Downloads (6 weeks) ": "17\n", "Downloads (cumulative)": "676\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "hewlett-packard laboratories", "city": null, "Name": "j joshua yang"}]}, "Article No.: 14": {"references": ["Apalkov, D., Diao, Z., Panchula, A., Wang, S., Huai, Y., and Kawabata, K. 2006. IEEE Trans. Magn. 42, 10, 2685--2687.\n", "Apalkov, D., Watts, S., Driskill-Smith, A., Chen, E., Zhitao, D., and Nikitin, V. 2010. Comparison of scaling of in-plane and perpendicular spin transfer switching technologies by micromagnetic simulation. IEEE Trans. Magn. 46, 6, 2240--2243.\n", "Assefa, S., Nowak, J., Sun, J. Z., O'Sullivan, E., Kanakasabapathy, V., Gallagher, W. J., Nagamine, Y., Tsunekawa, K., Djayaprawira, D. D., and N. Watanabe. 2007. Fabrication and characterization of MgO-based magnetic tunnel junctions for spin momentum transfer switching. J. Appl. Phys. 102, 063901.\n", "Bedau, D., Liu, H., Sun, J. Z., Katine, J. A., Fullerton, E. E., Mangin, S., and Kent, A. D. 2010. Spin-transfer pulse switching: From the dynamic to the thermally activated regime. Appl. Phys. Lett. 97, 262502.\n", "Berger, L. 1996. Emission of spin waves by a magnetic multilayer traversed by a current. Phys. Rev. B 54, 9353--9358.\n", "Bette, A., De Brosse, J., et al. 2003. A high-speed 128Kbit MRAM core for future universal memory application. In Proceedings of the Symposium on VLSI Circuits (Digest of Technical Papers). 217--220.\n", "P. M. Braganca , J. A. Katine , N. C. Emley , D. Mauri , J. R. Childress , P. M. Rice , E. Delenia , D. C. Ralph , R. A. Buhrman, A Three-Terminal Approach to Developing Spin-Torque Written Magnetic Random Access Memory Cells, IEEE Transactions on Nanotechnology, v.8 n.2, p.190-195, March 2009[doi>10.1109/TNANO.2008.2005187]\n", "Chang, L., Fried, D. M., et al. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology (Digest of Technical Papers). 128--129.\n", "Chen, E. Y., Whig, R., Slaughter, J. M., Cronk, D., Goggin, J., Steiner, G., and Tehrani, S. 2000. Comparison of oxidation methods for magnetic tunnel junction material. J. Appl. Phys. 87, 6061.\n", "Chen, E., Apalkov, D., et al. 2010. Advances and future prospects of spin-transfer torque random access memory. IEEE Trans. Magn. 46, 6, 1873--1878.\n", "Diao, Z., Panchula, A., et al. 2007. Spin transfer switching in dual MgO magnetic tunnel junctions. Appl. Phys. Lett. 90, 132508.\n", "Dimitrov, D. V., Gao, Z., Wang, X., Jung, W., Lou, X., and Heinonen, O. G. 2009. Dielectric breakdown of MgO magnetic tunnel junctions. Appl. Phys. Lett. 94, 123110.\n", "Xuanyao Fong , Sri Harsha Choday , Kaushik Roy, Bit-Cell Level Optimization for Non-volatile Memories Using Magnetic Tunnel Junctions and Spin-Transfer Torque Switching, IEEE Transactions on Nanotechnology, v.11 n.1, p.172-181, January 2012[doi>10.1109/TNANO.2011.2169456]\n", "Huai, Y. 2008. Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects. AAPS Bull. 18, 6, 33--40.\n", "Jing Li , Patrick Ndai , Ashish Goel , Sayeef Salahuddin , Kaushik Roy, Design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.12, p.1710-1723, December 2010[doi>10.1109/TVLSI.2009.2027907]\n", "Kawahara, T., Takemura, R., et al. 2007. 2 Mb SPin-transfer torque RAM (SPRAM)with bit-by-bit bidirectional current write and parallelizing-direction current read. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'07) (Digest of Technical Papers). 480--482.\n", "Koch, R. H., Katine, J. A., and Sun, J. Z. 2004. Time-resolved reversal of spin-transfer switching in a nanomagnet. Phys. Rev. Lett. 92, 088302.\n", "Lee, K. and Kang, S. H. 2010. Design consideration of magnetic tunnel junctions for reliable high-temperature operation of STT-MRAM. IEEE Trans. Magn. 46, 6, 1537--1540.\n", "Lin, C. J., Kang, S. H., et al. 2009. 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell. In Proceedings of the IEEE International Electron Devices Meeting.\n", "Min, T., Chen, Q., et al. 2010. A study of write margin of spin torque transfer magnetic random access memorytechnology. IEEE Trans. Magn. 46, 6, 2322--2327.\n", "Mojumder, N. N. and Roy, K. 2012. Proposal for switching current reduction using reference layer with tilted magnetic anisotropy in magnetic tunnel junctions for spin-transfer torque (STT) MRAM. IEEE Trans. Electron Devices 59, 11, 3054--3060.\n", "Mojumder, N. N., Augustine, C., Nikonov, D. E., and Roy, K. 2010. Effect of quantum confinement on spin transport and magnetization dynamics in dual barrier spin transfer torque magnetic tunnel junctions. J. Appl. Phys. 108, 104306.\n", "Mojumder, N. N., Gupta, S. K., and Roy, K. 2011. Dual pillar spin transfer torque MRAM with tilted magnetic anisotropy for fast and error-free switching and near-disturb-free read operations. In Proceedings of the Device Research Conference.\n", "Mojumder, N. N., Gupta, S. K., Choday, S. H., Nikonov, D. E., and Roy, K. 2011. A three-terminal dual-pillar STTMRAM for high-performance robust memory applications. IEEE Trans. Electron Devices 58, 5, 1508--1516.\n", "Nebashi, R., Sakimura, N., et al. 2009. A 90nm 12ns 32Mb 2T1MTJ MRAM. In Proceedings of the IEEE International Solid-State Circuits Conference. 462--463.\n", "Raychowdhury, A., Somasekhar, D., Karnik, T., and De, V. 2009. Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances. In Proceedings of the IEEE International Electron Devices Meeting. 1--4, 7--9.\n", "Salahuddin, S. and Datta, S. 2007. Interacting systems for self-correcting low power switching. Appl. Phys. Lett. 90, 9, 093503-1--3.\n", "Salahuddin, S., Datta, D., Srivastava, P., and Datta, S. 2007. Quantum transport simulation of tunneling based spin torque transfer (STT) devices: Design trade offs and torque efficiency. In Proceedings of the IEEE International Electron Devices Meeting. 121--124.\n", "Slonczewski, J. C. 1996. Current-driven excitation of magnetic multilayers. J. Magn. Magn. Mater. 159, 1--2, L1--L7.\n", "Sun, J. Z. 1999. Current-driven magnetic switching in manganite trilayer junctions. J. Magn. Mater. 202, 157.\n", "Sun, J. Z., Gaidis, M. C., et al. 2009. Spin-transfer-driven reversal in magnetic tunnel junctions: Torques, dynamics, and thermal activation effects. In Proceedings of Intermag'09.\n", "Wang, X., Zhu, W., Siegert, M., and Dimitrov, D. 2009. Spin torque induced magnetization switching variations. IEEE Trans. Magn. 45, 4, 2038--2041.\n", "Wang, X., Zhu, W., and Dimitrov, D. 2008. From spin torque random access memory to spintronic memristor. Phys. Rev. B 79, 104408.\n", "Worledge, D. C., Hu, G., et al. 2011. Spin torque switching of perpendicular Ta&verbar;CoFeB&verbar;MgO-based magnetic tunnel junctions. Appl. Phys. Lett. 98, 022501.\n", "Yao, X., Meng, H., Zhang, Y., and Wang, J. 2008. Improved current switching symmetry of magnetic tunneling junction and giant magnetoresistance devices with nano-current-channel structure. J. Appl. Phys. 103, 07A717.\n"], "doi": "doi>10.1145/2463585.2463590", "ref_links": {}, "abstract": "Electron-spin based data storage for on-chip memories has the potential for ultra-high density, low power consumption, very high endurance, and reasonably low read/write latency. In this article, we discuss the design challenges associated with spin-transfer torque (STT) MRAM in its state-of-the-art configuration. We propose an alternative bit cell configuration and three new genres of magnetic tunnel junction (MTJ) structures to improve STT-MRAM bit cell stabilities, write endurance, and reduce write energy consumption. The proposed multi-port, multi-pillar MTJ structures offer the unique possibility of electrical and spatial isolation of memory read and write. In order to realize ultralow power under process variations, we propose device, bit-cell and architecture level design techniques. Such design alternatives at multiple levels of design abstraction has been found to achieve substantially enhanced robustness, density, reliability and low power as compared to their charge-based counterparts for future embedded applications.", "authors": [{"name": "niladri n mojumder", "link": "http://dl.acm.org/author_page.cfm?id=81385594956"}, {"name": "xuanyao fong", "link": "http://dl.acm.org/author_page.cfm?id=81414601888"}, {"name": "charles augustine", "link": "http://dl.acm.org/author_page.cfm?id=81363591403"}, {"name": "sumeet k gupta", "link": "http://dl.acm.org/author_page.cfm?id=81444605458"}, {"name": "sri harsha choday", "link": "http://dl.acm.org/author_page.cfm?id=81503693704"}, {"name": "kaushik roy", "link": "http://dl.acm.org/author_page.cfm?id=81100654574"}], "title": "Dual pillar spin-transfer torque MRAMs for low power applications", "citations": [], "Metrics": {"Downloads (12 months)": "41\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "276\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette indiana", "city": "west", "Name": "niladri n mojumder"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette indiana", "city": "west", "Name": "xuanyao fong"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette indiana", "city": "west", "Name": "charles augustine"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette indiana", "city": "west", "Name": "sumeet k gupta"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette indiana", "city": "west", "Name": "sri harsha choday"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette indiana", "city": "west", "Name": "kaushik roy"}]}}, "date": {"month": "May", "year": "2013"}}}, "Volume4": {"Issue4": {"articles": {"Article No.: 19": {"references": ["Baas, B. M. 1999. A low-power, high-performance 1024-point FFT processor. IEEE J. Solid-State Circ. 34, 3, 380--387.\n", "John Baliga, Chips go vertical, IEEE Spectrum, v.41 n.3, p.43-47, March 2004[doi>10.1109/MSPEC.2004.1270547]\n", "Banerjee, K., Souri, S. J., Kaput, P., and Saraswat, K. C. 2001. 3-D ICs: A novel chip design for deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 5, 602--633.\n", "Peter Benkart , Alexander Kaiser , Andreas Munding , Markus Bschorr , Hans-Joerg Pfleiderer , Erhard Kohn , Arne Heittmann , Holger Huebner , Ulrich Ramacher, 3D Chip Stack Technology Using Through-Chip Interconnects, IEEE Design & Test, v.22 n.6, p.512-518, November 2005[doi>10.1109/MDT.2005.125]\n", "Beyne, E. 2004. 3D interconnection and packaging: Impending reality or still a dream&quest; In Proceedings of the IEEE International Solid-State Circuits Conference, 138--139.\n", "Sarvesh Bhardwaj , Sarma Vrudhula , Praveen Ghanta , Yu Cao, Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147109]\n", "Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]\n", "Bowman, K., Duvall, S., and Meindl, J. 2002. Impact of die-to-die and within-die parameter fluctations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid State Electron. 37, 2, 183--190.\n", "Burger, D. C. and Austin, T. M. 1997. The SimpleScalar tool set, version 2.0. Tech. Rep. CS-TR-1997-1342.\n", "Burns, J. A., Aull, B. F., Chen, C., Chen, C.-L., Keast, C. L., Knecht, J., Suntharalingam, V., Warner, K., Wyatt, P., and Yost, D.-R. 2006. A wafer-scale 3-D circuit integration technology. IEEE Trans. Electron. Devices 53, 10, 2507--2516.\n", "William Cook , Andre Rohe, Computing Minimum-Weight Perfect Matchings, INFORMS Journal on Computing, v.11 n.2, p.138-148, February 1999[doi>10.1287/ijoc.11.2.138]\n", "Bruce D. Cory , Rohit Kapur , Bill Underwood, Speed Binning with Path Delay Test in 150-nm Technology, IEEE Design & Test, v.20 n.5, p.41-45, September 2003[doi>10.1109/MDT.2003.1232255]\n", "Shamik Das , Anantha Chandrakasan , Rafael Reif, Timing, energy, and thermal performance of three-dimensional integrated circuits, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.989034]\n", "Animesh Datta , Swarup Bhunia , Jung Hwan Choi , Saibal Mukhopadhyay , Kaushik Roy, Speed binning aware design methodology to improve profit under parameter variations, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118466]\n", "Davis, J. A., Venkatesan, R., Kaloyeros, A., Beylansky, M., Souri, S. J., Banerjee, K., Saraswat, K. C., Rahman, A., Reif, R., and Meindl, J. 2001. Interconnect limits on gigascale integration (GSI) in the 21st century. Proc. IEEE 89, 3, 305--324.\n", "W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]\n", "Fukushima, T., Yamada, Y., and Koyanagi, M. 2006. New three-dimensional integration technology using chip-to-wafer bonding to acheive ultimate super-chip integration. Japan. J. Appl. Phys. 45, 4B, 3030--3035.\n", "Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979\n", "Evelyn Grossar , Michele Stucchi , Karen Maex , Wim Dehaene, Statistically Aware SRAM Memory Array Design, Proceedings of the 7th International Symposium on Quality Electronic Design, p.25-30, March 27-29, 2006[doi>10.1109/ISQED.2006.122]\n", "Humenay, E., Arjan, D., and Skadron, K. 2006. Impact of parameter variations on multi-core chips. In Proceedings of the Workshop on Architectural Support for Gigascale Integration, 1--9.\n", "Im, S. and Banerjee, K. 2000. Full chip thermal analysis of planar (2-D) and vertically intergrated (3-D) high performance ICs. In Proceedings of the IEEE International Electron Devices Meeting, 727--730.\n", "ITRS. 2008. International technology roadmap for semiconductors. http://public.itrs.net.\n", "Philip Jacob , Okan Erdogan , Aamir Zia , Paul M. Belemjian , Russell P. Kraft , John F. McDonald, Predicting the Performance of a 3D Processor-Memory Chip Stack, IEEE Design & Test, v.22 n.6, p.540-547, November 2005[doi>10.1109/MDT.2005.151]\n", "Kim, C., Kim, J.-J., Chang, I.-J., and Roy, K. 2006. PVT-Aware leakage reduction for on-die caches with improved read stability. IEEE J. Solid-State Circ. 41, 1, 170--178.\n", "Kuhn, H. W. 1955. The Hungarian method for the assignment problem. Naval Res. Logist. Q. 2, 83--97.\n", "Lattice. 2008. LatticeMico32 asynchronous SRAM controller datasheet. http://www.latticesemi.com/documents/doc21610x19.pdf.\n", "Feihui Li , Chrysostomos Nicopoulos , Thomas Richardson , Yuan Xie , Vijaykrishnan Narayanan , Mahmut Kandemir, Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Proceedings of the 33rd annual international symposium on Computer Architecture, p.130-141, June 17-21, 2006[doi>10.1109/ISCA.2006.18]\n", "Christianto C. Liu , Ilya Ganusov , Martin Burtscher , Sandip Tiwari, Bridging the Processor-Memory Performance Gapwith 3D IC Technology, IEEE Design & Test, v.22 n.6, p.556-564, November 2005[doi>10.1109/MDT.2005.134]\n", "Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]\n", "Diana Marculescu , Emil Talpes, Variability and energy awareness: a microarchitecture-level perspective, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065588]\n", "Ke Meng , Russ Joseph, Process variation aware cache leakage management, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165636]\n", "Munkres, J. 1957. Algorithms for the assignment and transportation problems. J. Soc. Industrial Appl. Math. 5, 1, 32--38.\n", "M. Orshansky , L. Milor , Pinhong Chen , K. Keutzer , Chenming Hu, Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.5, p.544-553, November 2006[doi>10.1109/43.998626]\n", "Patti, R. S. 2006. Three-Dimensional integrated circuits and the future of systems-on-chip designs. Proc. IEEE 94, 6, 1214--1224.\n", "PTM. 2008. Predictive technology model. http://www.eas.asu.edu/~ptm/introduction.html.\n", "Sreeja Raj , Sarma B. K. Vrudhula , Janet Wang, A methodology to improve timing yield in the presence of process variations, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996694]\n", "Rajeev R. Rao , David Blaauw , Dennis Sylvester , Anirudh Devgan, Modeling and Analysis of Parametric Yield under Power and Performance Constraints, IEEE Design & Test, v.22 n.4, p.376-385, July 2005[doi>10.1109/MDT.2005.89]\n", "Fabrication Technologies for Three-Dimensional Integrated Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.33, March 18-21, 2002\n", "P. Saxena , N. Menezes , P. Cocchini , D. A. Kirkpatrick, Repeater scaling and its impact on CAD, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.4, p.451-463, November 2006[doi>10.1109/TCAD.2004.825841]\n", "Scheiring, C. 2004. Advanced-Chip-to-Wafer technology: Enabling technology for volume production of 3D system integration on wafer level. In Proceedings of the International Microelectronics And Packaging Society, 1--11.\n", "Smith, L., Smith, G., Hosali, S., and Arkalgud, S. 2007a. 3-D: It all comes down to cost. In Proceedings of the 3-D Architectures for Semiconductor Integration and Packaging.\n", "Smith, L., Smith, G., Hosali, S., and Arkalgud, S. 2007b. Yield considerations in the choice of 3D technology. In Proceedings of the IEEE International Symposium on Semiconductor Manufacturing, 535--537.\n", "SPEC. 2000. SPEC 2000 benchmarks. http://www.spec.org/cpu/.\n", "A. W. Topol , D. C. La Tulipe, Jr. , L. Shi , D. J. Frank , K. Bernstein , S. E. Steen , A. Kumar , G. U. Singco , A. M. Young , K. W. Guarini , M. Ieong, Three-dimensional integrated circuits, IBM Journal of Research and Development, v.50 n.4/5, p.491-506, July 2006\n", "Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005[doi>10.1109/ICCD.2005.108]\n", "Wilton, S. and Jouppi, N. P. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circ. 31, 5, 677--688.\n", "Wuu, J., Weiss, D., Morganti, C., and Dreesen, M. 2005. The asynchronous 24MB on-chip level-3 cache for a dual-core itanium family processor. In Proceedings of the International Solid-State Circuits Conference, 488--612.\n", "Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]\n", "Annie (Yujuan) Zeng , James (JianQiang) Lu , Kenneth Rose , Ronald J. Gutmann, First-Order Performance Prediction of Cache Memory with Wafer-Level3D Integration, IEEE Design & Test, v.22 n.6, p.548-555, November 2005[doi>10.1109/MDT.2005.138]\n"], "doi": "doi>10.1145/1412587.1412592", "ref_links": {"34": "http://www.eas.asu.edu/~ptm/introduction.html.", "25": "http://www.latticesemi.com/documents/doc21610x19.pdf.", "21": "http://public.itrs.net.", "42": "http://www.spec.org/cpu/."}, "abstract": "Three-Dimensional (3D) Integrated Circuits (ICs) that integrate die with Through-Silicon Vias (TSVs) promise to continue system and functionality scaling beyond the traditional geometric 2D device scaling. 3D integration also improves the performance of ICs by reducing the communication time between different chip components through the use of short TSV-based vertical wires. This reduction is particularly attractive in processors where it is desirable to reduce the access time between the main logic die and the L2 cache or the main memory die. Process variations in 2D ICs lead to a drop in parametric yield (as measured by speed, leakage and sales profits), which forces manufacturers to speed bin their chips and to sell slow chips at reduced prices. In this paper we develop a model to quantify the impact of process variations on the parametric yield of 3D ICs, and then we propose a number of integration strategies that use a graph-theoretic framework to maximize the performance, parametric yield and profits of 3D ICs. Comparing our proposed strategies to current yield-oblivious methods, it is demonstrated that it is possible to increase the number of 3D ICs in the fastest speed bins by almost 2\u00d7, while simultaneously reducing the number of slow ICs by 29.4&percnt;. This leads to an improvement in performance by up to 6.45&percnt; and an increase of about 12.48&percnt; in total sales revenue using up-to-date market price models.", "authors": [{"name": "cesare ferri", "link": "http://dl.acm.org/author_page.cfm?id=81313485107"}, {"name": "sherief reda", "link": "http://dl.acm.org/author_page.cfm?id=81100366402"}, {"name": "r iris bahar", "link": "http://dl.acm.org/author_page.cfm?id=81314487447"}], "title": "Parametric yield management for 3D ICs: Models and strategies for improvement", "citations": [], "Metrics": {"Downloads (12 months)": "26\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "597\n", "Citation Count": "6\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "brown university providence ri", "city": "providence", "Name": "cesare ferri"}, {"country": "United States", "university": null, "affiliation_string": "brown university providence ri", "city": "providence", "Name": "sherief reda"}, {"country": "United States", "university": null, "affiliation_string": "brown university providence ri", "city": "providence", "Name": "r iris bahar"}]}, "Article No.: 18": {"references": ["Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003[doi>10.1109/TVLSI.2003.817546]\n", "Austin, T. and Burger, D. 2008. Simplescalar tutorial. http://www.simplescalar.com/docs/simple_tutorial_v2.pdf.\n", "Banerjee, K., Souri, S. J., Kapur, P., and Saraswat, K. C. 2001. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and system-on-chip integration. Proc. IEEE 89, 5 (May), 602--633.\n", "E. Chiprout, Fast flip-chip power grid analysis via locality and grid shells, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.485-488, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382626]\n", "Jason Cong , Guojie Luo , Jie Wei , Yan Zhang, Thermal-Aware 3D IC Placement Via Transformation, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.780-785, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358084]\n", "J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382591]\n", "W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]\n", "Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003[doi>10.1109/ICCAD.2003.60]\n", "B. Goplen , S. S. Sapatnekar, Placement of thermal vias in 3-D ICs using various thermal objectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.4, p.692-709, November 2006[doi>10.1109/TCAD.2006.870069]\n", "Brent Goplen , Sachin Spatnekar, Placement of 3D ICs with thermal and interlayer via considerations, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278637]\n", "Jie Gu , Chris H. Kim, Multi-story power delivery for supply noise reduction and low voltage operation, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077651]\n", "Karp, R. M. 1972. Reducibility among combinatorial problems. In R. E. Miller and J. W. Thatcher, eds. Complexity of Computer Computations. Plenum, New York, 85--103.\n", "Peng Li , L. T. Pileggi , M. Asheghi , R. Chandra, IC thermal simulation and modeling via efficient multigrid-based approaches, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1763-1776, September 2006[doi>10.1109/TCAD.2005.858276]\n", "Vidyasagar Nookala , David J. Lilja , Sachin S. Sapatnekar, Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165644]\n", "Rajapandian, S., Shepard, K., Hazucha, P., and Karnik, T. 2005. High-Tension power delivery: Operating 0.18\u03bcm CMOS digital logic at 5.4V. In Digest of Technical Papers, Proceedings of the IEEE International Solid-State Circuits Conference, 298--299.\n", "Sadiq M. Sait , Habib Youssef, VISI Physical Design Automation: Theory and Practice, McGraw-Hill, Inc., New York, NY, 1994\n", "Semiconductor Industry Association. 2006. International technology roadmap for semiconductors. http://public.itrs.net/Links/2006Update/2006UpdateFinal.htm.\n", "Tsai, J. L., Chen, C. C. P., Chen, G., Goplen, B., Qian, H., Zhan, Y., Kang, S. M., Wong, M. D. F., and Sapatnekar, S. S. 2006. Temperature-Aware placement for SOCs. Proc. IEEE 94, 8 (Aug.), 1502--1518.\n", "Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859629]\n", "Yong Zhan , S. S. Sapatnekar, High-Efficiency Green Function-Based Thermal Simulation Algorithms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.9, p.1661-1675, September 2007[doi>10.1109/TCAD.2007.895754]\n"], "doi": "doi>10.1145/1412587.1412591", "ref_links": {"16": "http://public.itrs.net/Links/2006Update/2006UpdateFinal.htm.", "1": "http://www.simplescalar.com/docs/simple_tutorial_v2.pdf."}, "abstract": "With aggressive reductions in feature sizes and the integration of multiple functionalities on the same die, bottlenecks due to I/O pin limitations have become a critical issue in today's VLSI designs, especially for 3D IC technologies. To alleviate the pin limitation problem, a stacked-Vdd circuit paradigm has recently been proposed in the literature. However, for a circuit designed using this paradigm, a significant amount of power may be wasted if modules are not carefully assigned to different Vdd domains. In this article, we present a partition-based algorithm for efficiently assigning modules at the floorplanning level, so as to reuse currents between Vdd domains and minimize the power wasted during the operation of the circuit. Experimental results on both 3D and 2D ICs show that compared with assigning modules to different Vdd domains using enumeration and simulated annealing, our algorithm can generate circuits with competitive power and IR noise performance, while being orders of magnitude faster.", "authors": [{"name": "yong zhan", "link": "http://dl.acm.org/author_page.cfm?id=81384605242"}, {"name": "sachin s sapatnekar", "link": "http://dl.acm.org/author_page.cfm?id=81100163040"}], "title": "Automated module assignment in stacked-Vdd designs for high-efficiency power delivery", "citations": [{"Name": "Ehsan K. Ardestani ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "9\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "327\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Paraguay", "university": null, "affiliation_string": "cadence design systems san jose ca", "city": "san jose", "Name": "yong zhan"}, {"country": "United States", "university": null, "affiliation_string": "university of minnesota minneapolis mn", "city": "minneapolis", "Name": "sachin s sapatnekar"}]}, "Article No.: 16": {"references": ["3DRISC. 2004. FaStack 3D RISC super-8051 microcontroller. http://www.tachyonsemi.com/OtherICs/datasheets/TSCR8051Lx_1_5Web.pdf.\n", "ARM11MPcore. 2004. ARM 11 MPcore. http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html.\n", "Banerjee, K., Souri, S. J., Kapur, P., and Saraswat, K. C. 2001. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 5 (May), 602--533.\n", "Paul Barford , Mark Crovella, Generating representative Web workloads for network and server performance evaluation, Proceedings of the 1998 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.151-160, June 22-26, 1998, Madison, Wisconsin, USA[doi>10.1145/277851.277897]\n", "Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]\n", "Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]\n", "Bryan Black , Donald W. Nelson , Clair Webb , Nick Samra, 3D Processing Technology and Its Impact on iA32 Microprocessors, Proceedings of the IEEE International Conference on Computer Design, p.316-318, October 11-13, 2004\n", "Bryant, R., Hawkes, J., Steiner, J., Barnes, J., and Higdon, J. 2004. Scaling Linux to the extreme from 64 to 512 processors. In the Linux Symposium.\n", "Chiang, T.-Y., Souri, S. J., Chui, C. O., and Saraswat, K. C. 2001. Thermal analysis of heterogeneous 3-D ICs with various integration scenario. In IEDM Tech. Digest, 681--684.\n", "Clark, L. T., Hoffman, E. J., Miller, J., Biyani, M., Liao, Y., Strazdus, S., Morrow, M., Verlarde, K. E., and Yarch, M. A. 2001. An embedded 32-b microprocessor core for low-power and high-performance applications. IEEE J. Solid State Circ. 36, 11 (Nov.), 1599--1608.\n", "Congduc, E. L. 2004. Packet classification in the NIC for improved SMP-based Internet servers. In Proceedings of the International Conference on Networking.\n", "W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]\n", "Flynn, M. J. and Hung, P. 2004. Computer architecture and technology: Some thoughts on the road ahead. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 3--16.\n", "Mrinmoy Ghosh , Hsien-Hsin S. Lee, Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.134-145, December 01-05, 2007[doi>10.1109/MICRO.2007.38]\n", "Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055171]\n", "Gupta, S., Hilbert, M., Hong, S., and Patti, R. 2004. Techniques for producing 3D ICs with high-density interconnect. www.tezzaron.com/about/papers/ieee_vmic_2004_finalsecure.pdf.\n", "Ho, R. and Horowitz, M. 2001. The future of wires. Proc. IEEE 89, 4 (Apr.).\n", "Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996800]\n", "ITRS 2005. ITRS roadmap. Tech. Rep.\n", "Tae Ho Kgil , Trevor N. Mudge, Architecting energy efficient servers, University of Michigan, Ann Arbor, MI, 2007\n", "Taeho Kgil , Trevor Mudge, FlashCache: a NAND flash memory file cache for low power web servers, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176774]\n", "Taeho Kgil , David Roberts , Trevor Mudge, Improving NAND Flash Based Disk Caches, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.327-338, June 21-25, 2008[doi>10.1109/ISCA.2008.32]\n", "Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]\n", "Koyanagi, M. 2005. Different approaches to 3D chips. http://asia.stanford.edu/events/Spring05/slides/051205-Koyanagi.pdf.\n", "S. R. Kunkel , R. J. Eickemeyer , M. H. Lipasti , T. J. Mullins , B. O'Krafka , H. Rosenberg , S. P. VanderWiel , P. L. Vitale , L. D. Whitley, A performance methodology for commercial servers, IBM Journal of Research and Development, v.44 n.6, p.851-872, November 2000[doi>10.1147/rd.446.0851]\n", "James Laudon, Performance/Watt: the new server focus, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105737]\n", "Lee, K., Nakamura, T., Ono, T., Yamada, Y., Mizukusa, T., Hashimoto, H., Park, K., Kurino, H., and Koyanagi, M. 2000. Three-Dimensional shared memory fabricated using wafer stacking technology. In IEDM Tech. Digest, 165--168.\n", "Kevin Lim , Parthasarathy Ranganathan , Jichuan Chang , Chandrakant Patel , Trevor Mudge , Steven Reinhardt, Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.315-326, June 21-25, 2008[doi>10.1109/ISCA.2008.37]\n", "Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]\n", "LS3 2007. (LS)<sup>3</sup>-Libre streaming, Libre software, Libre standards an open multimedia streaming project. http://streaming.polito.it/.\n", "Lu, J. 2005. Wafer-Level 3D hyper-integration technology platform. www.rpi.edu/~luj/RPI_3D_Research_0504.pdf.\n", "MacGillivray, G. 2005. Process vs. density in DRAMs. http://www.eetasia.com/ARTICLES/2005SEP/B/2005SEP01_STOR_TA.pdf.\n", "Maltz, D. A. and Bhagwat, P. 1998. TCP splicing for application layer proxy performance. Res. Rep. RC 21139, IBM. March.\n", "Richard E. Matick , Stanley E. Schuster, Logic-based eDRAM: origins and rationale for use, IBM Journal of Research and Development, v.49 n.1, p.145-165, January 2005[doi>10.1147/rd.491.0145]\n", "MicronDRAM 2008. The Micron system-power calculator. http://www.micron.com/support/part_info/powercalc.\n", "Trevor Mudge, Power: A First-Class Architectural Design Constraint, Computer, v.34 n.4, p.52-58, April 2001[doi>10.1109/2.917539]\n", "NetRAM. 2005. Evolution of network memory. http://www.jedex.org/images/pdf/jack_troung_samsung.pdf.\n", "NSNIC 2001. National semiconductor DP83820 10 /100 /1000 Mb/s PCI ethernet network interface controller.\n", "Ohsawa, T., Fujita, K., Hatsuda, K., Higashi, T., Shino, T., Minami, Y., Nakajima, H., Morikado, M., Inoh, K., Hamamoto, T., Watanabe, S., Fujii, S., and Furuyama, T. 2006. Design of a 128-Mb SOI DRAM Using the Floating Body Cell (FBC). IEEE J. Solid State Circ. 41, 1 (Jan).\n", "OSDL. 2006. OSDL dataBase test suite. http://www.osdl.net/lab_activities/kernel_testing/osdl_database_test_suite/.\n", "Arifur Rahman , Rafael Reif, System-level performance evaluation of three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.671-678, Dec. 2000[doi>10.1109/92.902261]\n", "Ricci, F., Clark, L. T., Beatty, T., Yu, W., Bashmakov, A., Demmons, S., Fox, E., Miller, J., Biyani, M., and Haigh, J. 2005. A 1.5GHz 90nm embedded microprocessor core. In Proceedings of the Symposium on VLSI Circuits.\n", "RLDRAM. 2008. RLDRAMA memory. http://www.micron.com/products/dram/rldram/.\n", "Schutz, J. and Webb, C. 2004. A scalable X86 CPU design for 90 nm process. In Proceedings of the International Solid-State Circuits Conference.\n", "Shah, M., Barreh, J., Brooks, J., Golla, R., Grohoski, G., Gura, N., Hetherington, R., Jordan, P., Luttrell, M., Olson, C., Saha, B., Sheahan, D., Spracklen, L., and Wynn, A. 2007. UltraSPARC T2: A highly-threaded, power-efficient, SPARC SOC. In Asian Solid-State Circuirts Conference.\n", "SPECWeb. 1999. SPECweb99 benchmark. http://www.spec.org/osg/web99/.\n", "SPECWeb. 2005. SPECweb2005 benchmark. http://www.spec.org/web2005/.\n", "Sun Fire T2000. 2008. Sun Fire T2000 server power calculator. http://www.sun.com/servers/coolthreads/t2000/calc/index.jsp.\n", "Wendell, D., Lin, J., Kaushik, P., Seshadri, S., Wang, A., Sundararaman, V., Wang, P., McIntyre, H., Kim, S., Hsu, W., Park, H., Levinsky, G., Lu, J., Chirania, M., Heald, R., and Lazar, P. 2004. A 4MB on-chip l2 cache for a 90nm 1.6GHz 64b SPARC microprocessor. In Proceedings of the International Solid-State Circuits Conference.\n", "Xue, L., Liu, C. C., Kim, H.-S., Kim, S., and Tiwari, S. 2003. Three-Dimensional integration: Technology, use, and issues for mixed-signal applications. IEEE Trans. Electron Devices 50, 601--609.\n"], "doi": "doi>10.1145/1412587.1412589", "ref_links": {"34": "http://www.micron.com/support/part_info/powercalc.", "42": "http://www.micron.com/products/dram/rldram/.", "36": "http://www.jedex.org/images/pdf/jack_troung_samsung.pdf.", "45": "http://www.spec.org/osg/web99/.", "0": "http://www.tachyonsemi.com/OtherICs/datasheets/TSCR8051Lx_1_5Web.pdf.", "39": "http://www.osdl.net/lab_activities/kernel_testing/osdl_database_test_suite/.", "29": "http://streaming.polito.it/.", "1": "http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html.", "23": "http://asia.stanford.edu/events/Spring05/slides/051205-Koyanagi.pdf.", "31": "http://www.eetasia.com/ARTICLES/2005SEP/B/2005SEP01_STOR_TA.pdf.", "46": "http://www.spec.org/web2005/.", "47": "http://www.sun.com/servers/coolthreads/t2000/calc/index.jsp."}, "abstract": "This article extends our prior work to show that a straightforward use of 3D stacking technology enables the design of compact energy-efficient servers. Our proposed architecture, called PicoServer, employs 3D technology to bond one die containing several simple, slow processing cores to multiple memory dies sufficient for a primary memory. The multiple memory dies are composed of DRAM. This use of 3D stacks readily facilitates wide low-latency buses between processors and memory. These remove the need for an L2 cache allowing its area to be re-allocated to additional simple cores. The additional cores allow the clock frequency to be lowered without impairing throughput. Lower clock frequency means that thermal constraints, a concern with 3D stacking, are easily satisfied. We extend our original analysis on PicoServer to include: (1) a wider set of server workloads, (2) the impact of multithreading, and (3) the on-chip DRAM architecture and system memory usage. PicoServer is intentionally simple, requiring only the simplest form of 3D technology where die are stacked on top of one another. Our intent is to minimize risk of introducing a new technology (3D) to implement a class of low-cost, low-power compact server architectures.", "authors": [{"name": "taeho kgil", "link": "http://dl.acm.org/author_page.cfm?id=81409592027"}, {"name": "ali saidi", "link": "http://dl.acm.org/author_page.cfm?id=81319500634"}, {"name": "nathan binkert", "link": "http://dl.acm.org/author_page.cfm?id=81100197228"}, {"name": "steve reinhardt", "link": "http://dl.acm.org/author_page.cfm?id=81100224953"}, {"name": "krisztian flautner", "link": "http://dl.acm.org/author_page.cfm?id=81452608275"}, {"name": "trevor mudge", "link": "http://dl.acm.org/author_page.cfm?id=81100571709"}], "title": "PicoServer: Using 3D stacking technology to build energy efficient servers", "citations": [{"Name": "Xiangyu Dong ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie ", "Country": null, "Affiliation": null}, {"Name": "Naveen Muralimanohar ", "Country": null, "Affiliation": null}, {"Name": "Norman P. Jouppi", "Country": null, "Affiliation": null}, {"Name": "Andrea Marongiu ", "Country": "benin", "Affiliation": null}, {"Name": "Paolo Burgio ", "Country": "benin", "Affiliation": null}, {"Name": "Luca Benini", "Country": "benin", "Affiliation": null}, {"Name": "Bharan Giridhar ", "Country": null, "Affiliation": null}, {"Name": "Michael Cieslak ", "Country": null, "Affiliation": null}, {"Name": "Deepankar Duggal ", "Country": null, "Affiliation": null}, {"Name": "Ronald Dreslinski ", "Country": null, "Affiliation": null}, {"Name": "Hsing Min Chen ", "Country": null, "Affiliation": null}, {"Name": "Robert Patti ", "Country": null, "Affiliation": null}, {"Name": "Betina Hold ", "Country": null, "Affiliation": null}, {"Name": "Chaitali Chakrabarti ", "Country": null, "Affiliation": null}, {"Name": "Trevor Mudge ", "Country": null, "Affiliation": null}, {"Name": "David Blaauw", "Country": null, "Affiliation": null}, {"Name": "Exploring DRAM organizations for energy-efficient and resilient exascale memories", "Country": null, "Affiliation": null}, {"Name": "Sandeep R. Agrawal ", "Country": null, "Affiliation": null}, {"Name": "Valentin Pistol ", "Country": null, "Affiliation": null}, {"Name": "Jun Pang ", "Country": null, "Affiliation": null}, {"Name": "John Tran ", "Country": null, "Affiliation": null}, {"Name": "David Tarjan ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}, {"Name": "Guangyu Sun ", "Country": null, "Affiliation": null}, {"Name": "Yibo Chen ", "Country": null, "Affiliation": null}, {"Name": "Xiangyu Dong ", "Country": null, "Affiliation": null}, {"Name": "Jin Ouyang ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "17\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "838\n", "Citation Count": "6\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "university of michigan intel ann arbor mi", "city": "michigan", "Name": "taeho kgil"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan ann arbor mi", "city": "michigan", "Name": "ali saidi"}, {"country": null, "university": null, "affiliation_string": "hp labs palo alto ca", "city": null, "Name": "nathan binkert"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan amd ann arbor mi", "city": "michigan", "Name": "steve reinhardt"}, {"country": "United States", "university": null, "affiliation_string": "arm cambridge uk", "city": "cambridge", "Name": "krisztian flautner"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan ann arbor mi", "city": "michigan", "Name": "trevor mudge"}]}, "Article No.: 17": {"references": ["Banerjee, K., Souri, S., Kapur, P., and Saraswat, K. 2001. 3D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 5, 602--633.\n", "Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]\n", "Bryan Black , Donald W. Nelson , Clair Webb , Nick Samra, 3D Processing Technology and Its Impact on iA32 Microprocessors, Proceedings of the IEEE International Conference on Computer Design, p.316-318, October 11-13, 2004\n", "Eric Borch , Srilatha Manne , Joel Emer , Eric Tune, Loose Loops Sink Chips, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.299, February 02-06, 2002\n", "Burger, D. C. and Austin, T. M. 1997. The SimpleScalar tool set. Tech. Rep. CS-TR-97-1342, University of Wisconsin, Madison, Wisconsin. June.\n", "Burns, J. A., Chen, C. K., Knect, J. M., and Wyatt, P. W. 2006. A wafer-scale 3-D circuit integration technology. IEEE Trans. Electron. Dev. 53, 10, 2507--2516.\n", "Burns, J., McLlrath, L., Keast, C., Lewis, C., Loomis, A., Warner, K., and Wyatt, P. 2001. Three dimensional integration for low power, high-bandwidth systems on a chip. In Proceedings of the IEEE International Solid State Circuits Conference, San Francisco, CA, 268--269\n", "Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C. 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In Proceedings of the Custom Integrated Circuit Conference, 201--204.\n", "Jason Cong , David Zhigang Pan, Interconnect estimation and planning for deep submicron designs, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.507-510, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309988]\n", "Jason Cong , Yan Zhang, Thermal-driven multilevel routing for 3-D ICs, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120787]\n", "Jason Cong , Ashok Jagannathan , Yuchun Ma , Glenn Reinman , Jie Wei , Yan Zhang, An automated design flow for 3D microarchitecture evaluation, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118395]\n", "J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382591]\n", "Shamik Das , Andy Fan , Kuan-Neng Chen , Chuan Seng Tan , Nisha Checka , Rafael Reif, Technology, performance, and computer-aided design of three-dimensional integrated circuits, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981091]\n", "Shamik Das , Anantha Chandrakasan , Rafael Reif, Design tools for 3-D integrated circuits, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119783]\n", "Keith I. Farkas , Paul Chow , Norman P. Jouppi, Register File Design Considerations in Dynamically Scheduled Processors, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.40, February 03-07, 1996\n", "Daniele Folegnani , Antonio Gonz\u00e1lez, Energy-effective issue logic, Proceedings of the 28th annual international symposium on Computer architecture, p.230-239, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379266]\n", "Xianlong Hong , Gang Huang , Yici Cai , Jiangchun Gu , Sheqin Dong , Chung Kuan Cheng , Jun Gu, Corner block list: an effective and efficient topological representation of non-slicing floorplan, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California\n", "W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , M. J. Irwin, Interconnect and Thermal-aware Floorplanning for 3D Microprocessors, Proceedings of the 7th International Symposium on Quality Electronic Design, p.98-104, March 27-29, 2006[doi>10.1109/ISQED.2006.77]\n", "Ashok Jagannathan , Hannah Honghua Yang , Kris Konigsfeld , Dan Milliron , Mosur Mohan , Michail Romesis , Glenn Reinman , Jason Cong, Microarchitecture evaluation with floorplanning and interconnect pipelining, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120879]\n", "Kleiner, M. B., Kuhn, S. A., Ramm, P., and Weber, W. 1996. Performance and improvement of the memory hierarchy of Risc-systems by application of 3-D technology. IEEE Trans. Comp. Packag. Manufact. Technol. 19, 4, 709--718.\n", "Kohira, Y., Kodama, C., Fujiyoshi, K., and Takahashi, A. 2006. Evaluation of 3D-packing represnetations for scheduling of dynamically reconfigurable systems. In Proceddings of the IEEE International Symposium on Circuits and Systems, 4--8.\n", "Feihui Li , Chrysostomos Nicopoulos , Thomas Richardson , Yuan Xie , Vijaykrishnan Narayanan , Mahmut Kandemir, Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Proceedings of the 33rd annual international symposium on Computer Architecture, p.130-141, June 17-21, 2006[doi>10.1109/ISCA.2006.18]\n", "Zhuoyuan Li , Xianlong Hong , Qiang Zhou , Shan Zeng , Jinian Bian , Hannah Yang , Vijay Pitchumani , Chung-Kuan Cheng, Integrating dynamic thermal via planning with 3D floorplanning algorithm, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123048]\n", "Liu, Y., Ma, Y., Kursun, E., Cong, J., and Reinman, G. 2007. Fine grain 3D integration for microarchitecture design through cube packing exploration. In Proceedings of the International Conference on Computer Design, 259--266.\n", "Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]\n", "Gabriel H. Loh, A modular 3d processor for flexible product design and technology migration, Proceedings of the 5th conference on Computing frontiers, May 05-07, 2008, Ischia, Italy[doi>10.1145/1366230.1366261]\n", "Grant McFarland , Michael J. Flynn, Limits of Scaling MOSFETs, Stanford University, Stanford, CA, 1995\n", "Ma, Y., Hong, X., Cheng, C. K., and Dong, S. 2005. 3D CBL: An efficient algorithm for general 3-dimensional packing problems. In Proceedings of the IEEE the International Midwest Symposium on Circuits and Systems, 1079--1082.\n", "MIT Lincoln Laboratory. 2006. Mitll low-power FDSOI CMOS Process: Design guide. March.\n", "Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264201]\n", "Kiran Puttaswamy , Gabriel H. Loh, Thermal analysis of a 3D die-stacked high-performance microprocessor, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127915]\n", "Puttaswamy, K. and Loh, G. H. 2006b. The impact of 3-dimensional integration on the design of arithmetic units. In Proceedings of the International Symposium on Circuits and Systems, 4951--4954.\n", "Kiran Puttaswamy , Gabriel H. Loh, Dynamic instruction schedulers in a 3-dimensional integration technology, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127946]\n", "Kiran Puttaswamyt , Gabriel H. Loh, Scalability of 3D-integrated arithmetic units in high-performance microprocessors, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278636]\n", "Reinman, G. and Jouppi, N. 2000. Cacti 2.0: An integrated cache timing and power model. Tech. Rep. 2000/7. Palo Alto, Compaq, California. http://www.hpl.hp.com/techreports/Compaq-DEC/WRL-2000-7.pdf.\n", "Ronnen, R., Mendelson, A., Lai, K., Liu, S.-L., Pollack, F., and Shen, J. P. 2001. Coming challenges in microarchitecture and architecture. Proc. IEEE 89, 3, 325--340.\n", "Shivakumar, P. and Jouppi, N. 2001. Cacti 3.0: An integrated cache timing, power, and area model. Tech. Rep. Compaq, Palo Alto, California. www.hpl.hp.com/personal/Norman-Jouppi/eacti3.pdf.\n", "Eric Sprangle , Doug Carmean, Increasing processor performance by implementing deeper pipelines, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska\n", "A. W. Topol , D. C. La Tulipe, Jr. , L. Shi , D. J. Frank , K. Bernstein , S. E. Steen , A. Kumar , G. U. Singco , A. M. Young , K. W. Guarini , M. Ieong, Three-dimensional integrated circuits, IBM Journal of Research and Development, v.50 n.4/5, p.491-506, July 2006\n", "Topol, A. W., La Tulipe, D. C., Shi, L., Alam, S. M., Young, A. M., Frank, D. J., Steen, S. E., Vichiconti, J., Posillico, D., Canaperi, D. M., Medd, S., Conti, R. A., Goma, S., Dimilia, D., Wang, C., Deligianni, L., Cobb, M. A., Jenkins, K., Kumar, A., Kwietniak, K. T., Robson, M., Gibson, G. W., D'Emic, C., Nowak, E., Joshi, R., Guarini, K. W., and Ieong, M. 2005. Enabling SOI-based assembly technology for three dimensional integrated circuits. In Proceedings of the IEEE Interconnection Electron Devices Meeting, 352--355.\n", "M. Tremblay , B. Joy , K. Shin, A three dimensional register file for superscalar processors, Proceedings of the 28th Hawaii International Conference on System Sciences, p.191, January 04-07, 1995\n", "Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005[doi>10.1109/ICCD.2005.108]\n", "Tsui, Y. K., Lee, S. W. R., Wu, J. S., Kim, J. K., and Yuen, M. M. F. 2003. Three-Dimensional packaging for multi-chip module with through-the-silicon via hole. In Proceedings of the Electronics Packaging Technology, 1--7.\n", "Wilkerson, P., Raman, A., and Turowski, M. 2004. Fast, automated thermal simulation for three-dimensional integrated circuits. In Proceedings of the Conference on Thermal and Thermomechanical Phenomena in Electronic Circuits, 706--713.\n", "Xie, Y., Loh, G. H., and Black, B. 2007. Processor design in 3D die-stacking technologies. In Proceedings of the IEEE Micro Conference, 31--48.\n", "Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]\n", "Xue, L., Liu, C., and Tiwari, S. 2001. Multi-Layers with buried structures (MLBS): An approach to three-dimensional integration. In Proceedings of the IEEE International Conference on Silicon on Insulator, 117--118.\n", "Yamazaki, H., Sakanushi, K., Nakatake, S., and Kajitani, Y. 2000. The 3D-packing by meta data structure and packing heuristics. IEICE Trans. Fundam. E83-A, 4, 639--645.\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang , Hsin-Lung Chen, Temporal floorplanning using 3D-subTCG, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan\n"], "doi": "doi>10.1145/1412587.1412590", "ref_links": {"34": "http://www.hpl.hp.com/techreports/Compaq-DEC/WRL-2000-7.pdf."}, "abstract": "In this article we propose techniques that enable efficient exploration of the 3D design space, where each logical block can span more than one silicon layer. Fine-grain 3D integration provides reduced intrablock wire delay as well as improved power consumption. However, the corresponding power and performance advantage is usually underutilized, since various implementations of multilayer blocks require novel physical design and microarchitecture infrastructure to explore 3D microarchitecture design space. We develop a cubic packing engine which can simultaneously optimize physical and architectural design for efficient vertical integration. This technique selects the individual unit designs from a set of single-layer or multilayer implementations to get the best microarchitectural design in terms of performance, temperature, or both. Our experimental results using a design driver of a high-performance superscalar processor show a 36&percnt; performance improvement over traditional 2D for 2--4 layers and 14&percnt; over 3D with single-layer unit implementations. Since thermal characteristics of 3D integrated circuits are among the main challenges, thermal-aware floorplanning and thermal via insertion techniques are employed to keep the peak temperatures below threshold.", "authors": [{"name": "yuchun ma", "link": "http://dl.acm.org/author_page.cfm?id=81452599595"}, {"name": "yongxiang liu", "link": "http://dl.acm.org/author_page.cfm?id=81100537633"}, {"name": "eren kursun", "link": "http://dl.acm.org/author_page.cfm?id=81300174301"}, {"name": "glenn reinman", "link": "http://dl.acm.org/author_page.cfm?id=81100128408"}, {"name": "jason cong", "link": "http://dl.acm.org/author_page.cfm?id=81452596992"}], "title": "Investigating the effects of fine-grain three-dimensional integration on microarchitecture design", "citations": [{"Name": "Vivek S. Nandakumar ", "Country": null, "Affiliation": null}, {"Name": "Guangyu Sun ", "Country": null, "Affiliation": null}, {"Name": "Yibo Chen ", "Country": null, "Affiliation": null}, {"Name": "Xiangyu Dong ", "Country": null, "Affiliation": null}, {"Name": "Jin Ouyang ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "11\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "476\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": "china", "university": "tsinghua university", "affiliation_string": "tsinghua university beijing p r china", "city": "peking", "Name": "yuchun ma"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles los angeles ca", "city": "california", "Name": "yongxiang liu"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles los angeles ca", "city": "california", "Name": "eren kursun"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles los angeles ca", "city": "california", "Name": "glenn reinman"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angeles los angeles ca california nanosystems institute", "city": "california", "Name": "jason cong"}]}, "Article No.: 15": {"references": [], "doi": "doi>10.1145/1412587.1412588", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "yuan xie", "link": "http://dl.acm.org/author_page.cfm?id=81100418590"}, {"name": "jason cong", "link": "http://dl.acm.org/author_page.cfm?id=81384595937"}, {"name": "paul franzon", "link": "http://dl.acm.org/author_page.cfm?id=81100043464"}], "title": "Editorial: Special issue on 3D integrated circuits and microarchitectures", "citations": [], "Metrics": {"Downloads (12 months)": "6\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "407\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "pennsylvania state university", "city": null, "Name": "yuan xie"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california los angels", "city": "california", "Name": "jason cong"}, {"country": "Puerto Rico", "university": null, "affiliation_string": "north carolina state university", "city": "carolina", "Name": "paul franzon"}]}}, "date": {"month": "October", "year": "2008"}}, "Issue1": {"articles": {"Article No.: 3": {"references": ["Afanassiev V., Hanemann V. 2000. Preparation of dna and protein microarrays on glass slides coated with an agarose film. Nucleic Acids Res. 28, 126, e66--e66.\n", "F\u00e1tima Al-Shahrour , Ram\u00f3n D\u00edaz-Uriarte , Joaqu\u00edn Dopazo, FatiGO: a web tool for finding significant associations of Gene Ontology terms with groups of genes, Bioinformatics, v.20 n.4, p.578-580, March 2004[doi>10.1093/bioinformatics/btg455]\n", "Alberts, B., Bray, D., Lewis, J., Raff, M., Roberts, K., and Watson, J. D. 1989. Molecular Biology of the Cell. Garland Publishing, New York, NY.\n", "Alizadeh, A., Eisen, M., Davis, R., C. Ma, I. L., Rosenwald, A., Boldrick, J., Sabet, H., Tran, T., Yu, X., Powell, J., Yang, L., Marti, G., Moore, T., Jr, J. H., Lu, L., Lewis, D., Tibshirani, R., Sherlock, G., Chan, W., Greiner, T., Weisenburger, D., Armitage, J., Warnke, R., Levy, R., Wilson, W., Grever, M., Byrd, J., Botstein, D., Brown, P., and Staudt, L. 2000. Distinct types of diffuse large B-cell lymphoma identified by gene expression profiling. Nature 403, 6769, 503--511.\n", "Altschul, S., Madden, T., Sch\u00e4affer, A., Zhang, J., Zhang, Z., Miller, W., and Lipman, D. 1997. Gapped BLAST and PSI-BLAST: A new generation of protein database search programs. Nucleic Acids Res. 25, 3389--3402.\n", "Arkin, A. P. and Fletcher, D. A. 2004. Fast, cheap and somewhat in control. Genome Biol. 7, 11.\n", "Bansal, M., Belcastro, V., Ambesi-Impiombato, A., and di Bernardo, D. 2007. How to infer gene networks from expression profiles. Molec. Syst. Biol. 3, 78.\n", "Benjamini, Y. and Hochberg, Y. 1995. Controlling the false discovery rate: A practical and powerful approach to multiple testing. J.R. Stat. Soc. B 57, 289--300.\n", "Bonneau, R., Reiss, D., Shannon, P., Facciotti, M., Hood, L., Baliga, N., and Thorsson, V. 2006. The inferelator: An algorithm for learning parsimonious regulatory networks from systems-biology data sets de novo. Genome Biol. 7, 5, R36.\n", "Brederlow, R., Zauner, S., Scholtz, A., Aufinger, K., Simburger, W., Paulus, C., Martin, A., Timme, M. F. H.-J., Heiss, H., Marksteiner, S., Elbrecht, L., Aigner, R., and Thewes, R. 2003. Biochemical sensors based on bulk acoustic wave resonators. In IEEE International Electron Devices Meeting (IEDM'03).\n", "Brown, P. and Botstein, D. 1999. Exploring the new world of the genome with DNA microarrays. Nat. Genet. 21, 1, 33--37.\n", "Bullinger, L., R\u00fccker, F. G., Kurz, S., Du, J., Scholl, C., Sander, S., Corbacioglu, A., Lottaz, C., Krauter, J., Fr\u00f6hling, S., Ganser, A., Schlenk, R. F., D\u00f6hner, K., Pollack, J. R., and D\u00f6hner, H. 2007. Gene-expression profiling identifies distinct subclasses of core binding factor acute myeloid leukemia. Blood 110, 4, 1291--1300.\n", "Michael Cameron , Hugh E. Williams , Adam Cannane, Improved Gapped Alignment in BLAST, IEEE/ACM Transactions on Computational Biology and Bioinformatics (TCBB), v.1 n.3, p.116-129, July 2004[doi>10.1109/TCBB.2004.32]\n", "Yizong Cheng , George M. Church, Biclustering of Expression Data, Proceedings of the Eighth International Conference on Intelligent Systems for Molecular Biology, p.93-103, August 19-23, 2000\n", "Churchill, G. A. 1953. Fundamentals of experimental design for cDNA microarrays. Nature (Genetic Supplement) 32, 490--495.\n", "Cloarec, J. P., Deligianis, N., Martin, J. R., Lawrence, I., Souteyrand, E., Polychronakos, C., and Lawrence, M. F. 2002. Immobilization of homooligonucleotide probe layers onto Si/SiO2 substrates: Characterization by electrochemical impedance measurements and radiolabelling. Biosens. Bioelectron. 17, 405--412.\n", "Collins, F. S., Morgan, M., and Patrinos, A. 2003. The human genome project: Lessons from large-scale biology. Science 300, 5617, 286--290.\n", "Collins, F. S., Patrinos, A., Chakravarti, E. J. A., Gesteland, R., Walters, L., and the members of the DOE and NIH planning groups. 1998. New goals for the U.S. human genome project: 1998-2003. Science 282, 5389, 682--689.\n", "Consortium, T. G. O. 2001. Creating the gene ontology resource: Design and implementation. Genome Res. 11, 8, 1425--1433.\n", "di Bernardo1, D., Thompson, M. J., Gardner, T. S., Chobot, S. E., Eastwood, E. L., Wojtovich, A. P., Elliott, S. J., Schaus, S. E., and Collins, J. J. 2005. Chemogenomic profiling on a genome-wide scale using reverse-engineered gene networks. Nat. Biotechnol. 23, 377--383.\n", "Eisen, M. B., Spellman, P. T., Brown, P. O., and Botstein, D. 1998. Cluster analysis and display of genome-wide expression patterns. Proc. Natl. Acad. Sci. 95, 25, 14863--14868.\n", "Endy, D. 2005. Fundations for engineering biology. Nature 438, 24, 449--453.\n", "Esteller, M. 2006. The necessity of a human epigenome project. Carcinogenesis 27, 1121--1125.\n", "Fire, A., Xu, S., Montgomery, M., Kostas, S., and anc C. Mello, S. D. 1998. Potent and specific genetic interference by double-stranded RNA in caenorhabditis elegans. Nature 391, 6669, 806--811.\n", "Fixe, F., Chu, V., Prazeres, D. M. F., and Conde, J. P. 2004. Thin film micro arrays with immobilized DNA for hybridization analysis. Anal. Chem. 32, 9, e70.\n", "Fortina. 2002. Molecular diagnostics: hurdles for clinical implementation. Trend Molec. Medicine 8, 6, 264--266.\n", "Franke, L., van Bakel, H., Fokkens, L., de Jong, E. D., Petersen, M.-E., and Wijmenga, C. 2006. Reconstruction of functional human gene network, with an application for prioritizing positional candidate genes. Amer. J. Hum. Genetics 78, 6, 1011--1025.\n", "Fritz, J., Cooper, E. B., Gaudet, S., Sorger, P. K., and Manalis, S. R. 2000. Electronic detection of DNA by its intrinsic molecular charge. Proc. Natl. Acad. Sci. 99, 8, 14142--14146.\n", "Fritz, J., Lang, M. K. B. H. P., Rothuizen, H., Vettiger, P., Meyer, E., Guntherodt, H. J., and Gimzewski, C. G. J. K. 2001. Translating biomolecular recognition into nanomechanics. Sci. 288, 316--318.\n", "Fujii, T. 2002. PDMS-based microfluidic devices for biomedical applications. Microelectron. Engin. 61--62, 907--914.\n", "Gardner, T. S., di Bernardo, D., Lorenz, D., and Collins, J. J. 2003. Inferring genetic networks and identifying compound mode of action via expression profiling. Science 301, 5629, 102--105.\n", "Georgiadis, R., Peterlinz, K. P., and Peterson, A. W. 2000. Quantitative measurements and modeling of kinetics in nucleic acid monolayer films using spr spectroscopy. J. Amer. Chem. Soc. 122, 3166--3173.\n", "Getz, G., Levine, E., and Domany, E. 2000. Coupled two-way clustering analysis of gene microarray data. Proc. Natl. Acad. Sci. 97, 22, 12079--12084.\n", "Guiducci, C., Stagni, C., Brocchi, M., Lanzoni, M., Ricc\u00f3, B., Nascetti, A., Caputo, D., and Cesare, A. D. 2006. Innovative Optoelectronic Approaches to Biomolecular Analysis with Arrays of Silicon Devices. Springer.\n", "Gong M. and Kim, C.-J. 2005. Two-dimensional digital microfluidic system by multilayer printed circuit board. In Proceedings of the 18th IEEE International Conference on MEMS.\n", "Hinterdorfer, P., Baumgartner, W., Gruber, H. J., Schilcher, K., and Schindler, H. 1996. Detection and localization of individual antibody-antigen recognition events by atomic force microscopy. Proc. Natl. Acad. Sci. 93, 8, 3477--3481.\n", "Hocquette, J. F. 2005. Where are we in genomics&quest; J. Physiol. Pharmacol. 56, 3, 37--70.\n", "Janek, R. P., Fawcett, W. R., and Ulman, A. 1997. Impedance spectroscopy of self-assembled monolayers on Au(111): Evidence for complex doublelayer structure in aqueous NaClO4 at the potential of zero charge. J. Phys. Chem. B 101, 8550--8558.\n", "Jones, V. W., Kenseth, J. R., Porter, M. D., Mosher, C. L., and Henderson, E. 1998. Microminiaturized immunoassays using atomic force microscopy and compisitionally patterned antigen arrays. Anal Chem 70, 1233--1241.\n", "Kamei, T., Paegel, B. M., Scherer, J. R., Street, A. M. S. R. A., and Mathies, R. A. 2003. Integrated hydrogenated amorphous si photodiode detector for microfluidic bioanalytical devices. Anal. Chem. 75, 20, 5300--5305.\n", "Kelly, T. R. and Wolley, A. T. 2003. Thermal bonding of polymeric capillary electrophoresis microdevices in water. Anal. Chem. 75, 8, 1941--1945.\n", "Lagally, E. T., Medintz, I., and Mathies, R. A. 2001. Single-molecule DNA amplification and analysis in an integrated microfluidic device. Anal. Chem. 73, 565--570.\n", "Lagally, E. T., Scherer, J. R., Blazej, R. G., Toriello, N. M., Diep, B. A., Ramchandani, M., Sensabaugh, G. F., Riley, L. W., and Mathies, R. A. 2004. Integrated portable genetic analysis microsystem for pathogen/infectious disease detection. Anal. Chem. 76, 3162--3170.\n", "Lapointe, J., Li, C., Higgins, J. P., van de Rijn, M., Bair, E., Montgomery, K., Ferrari, M., Egevad, L., Rayford, W., Bergerheim, U., Ekman, P., DeMarzo, A. M., Tibshirani, R., Botstein, D., Brown, P. O., Brooks, J. D., and Pollack, J. R. 2004. Gene expression profiling identifies clinically relevant subtypes of prostate cancer. Proc. Natl. Acad. Sci. 101, 3, 811--816.\n", "LaVan, D., Lynn, D., and Langer, R. 2001. Moving smaller in drug discovery and delivery. Nat. Rev. 1, 77.\n", "Lee, H. K., Braynen, W., Keshav, K., and Pavlidis, P. 2005. ErmineJ: Tool for functional analysis of gene expression data sets. BMC Bioinform. 6, 269, doi:10.1186/1471--2105--6--269.\n", "Lipman, D. and Pearson, W. 1985. Rapid and sensitive protein similarity searches. Science 227, 4693, 1435--1441.\n", "Liu, R. H., Yang, J., Lenigk, R., Bonanno, J., and Grodzinski, P. 2004. Self-contained, fully integrated biochip for sample preparation, polymerase chain reaction amplification, and DNA microarray detection. Anal. Chem. 76, 1824--1831.\n", "Sara C. Madeira , Arlindo L. Oliveira, Biclustering Algorithms for Biological Data Analysis: A Survey, IEEE/ACM Transactions on Computational Biology and Bioinformatics (TCBB), v.1 n.1, p.24-45, January 2004[doi>10.1109/TCBB.2004.2]\n", "Daniele Masotti , Christine Nardini , Simona Rossi , Elena Bonora , Giovanni Romeo , Stefano Volinia , Luca Benini, TOM, Bioinformatics, v.24 n.3, p.428-429, February 2008[doi>10.1093/bioinformatics/btm588]\n", "Maxam, A. M. and Gilbert, W. 1977. A new method for sequencing DNA. Proc. Natl. Acad. Sci. 74, 2, 560--564.\n", "McDonnell, J. M. 2001. Surface plasmon resonance: towards an understanding of the mechanisms of biological molecular recognition monolayer films using SPR spectroscopy. Curr. Opin. Chem. Biol. 5, 5, 572--577.\n", "Misiakos, K., Kakabakos, S. E., Petrou, P. S., and Ruf, H. 2004. A monolithic silicon optoelectronic transducer as a real-time affinity biosensor. Sens. and Act. B 76, 5, 1366--1373.\n", "Mootha, V. K., Lindgren, C. M., Eriksson, K.-F., Subramanian, A., Sihag, S., Lehar, J., Puigserver, P., Carlsson, E., Ridderstr\u00e5le, M., Laurila, E., Houstis, N., Daly, M. J., Patterson, N., Mesirov, J. P., Golub, T. R., Tamayo, P., Spiegelman, B., Lander, E. S., Hirschhorn, J. N., Altshuler, D., and Groop, L. C. 2003. PGC-1\u03b1-responsive genes involved in oxidative phosphorylation are coordinately downregulated in human diabetes. Nat. Genet. 34, 3, 267--273.\n", "Mullis, K. B. 2003. The first polymerase chain reaction. Scientist 17, 4, 11.\n", "Nakanishi, H., Nishimoto, T., Arai, A., Abe, H., Kanai, M., Fujiyama, Y., and Yoshida, T. 2001. Fabrication of quartz microchips with optical slit and development of a linear imaging uv detector for microchip eletrophoresis systems. Anal. Chem. 22, 2, 230--234.\n", "Oliveira-Brett, A. M., Diculescu, V., and Piedade, J. 2002. Electrochemical oxidation mechanism of guanine and adenine using a glassy carbon microelectrode. Bioelectrochem. 55, 61--62.\n", "Pederson, T. 2004. RNA interference and mRNA silencing, 2004: How far will they reach&quest; Molec. Biol. Cell 15, 2, 407--410.\n", "Peterlinz, K. and Georgiadis, R. 1996. In situ kinetics of self-assembly by surface plasmon resonance spectroscopy. Langmuir 12, 4731--4740.\n", "Pirrung, M. C. 2002. How to make a DNA. Angew. Chem. Int. Ed. 41, 1276--1289.\n", "Pouthas, F., Gentil, C., Cote, D., and Bockelmann, U. 2004. Dna detection on transistor arrays following mutation specific enzymatic amplification. Appl. Phys. Lett. 84, 1594--1596.\n", "Pruitt, K. D., Tatusova, T., and Maglott, D. R. 2007. NCBI reference sequences (RefSeq): A curated non-redundant sequence database of genomes, transcripts and proteins. Nucleic Acids Res. 35, D61--D65.\n", "Quackenbush, J. 2001. Computationa analysis of micorarray data. Nat Rev Genet 2, 6, 418--427.\n", "Quackenbush, J. 2007. Extracting biology from high-dimensional biological data. J. Exp. Biol. 210, 1507--1517.\n", "Ramaswamy, S., Ross, K. N., Lander, E. S., and Golub, T. R. 2003. A molecular signature of metastasis in primary solid tumors. Nat. Genet. 33, 1, 49--54.\n", "Riepl, M., Mirsky, V. M., Novotny, I., Tvarozek, V., Rehacek, V., and Wolfbeis, O. S. 1999. Optimization of capacitive affinity sensors: drift suppression and signal amplification. Analytica Chimica Acta 392, 1, 77--84.\n", "Romualdi, C., Trevisan, S., Celegato, B., Costa, G., and Lanfranchi, G. 2003. Improved detection of differentially expressed genes in microarray experiments through multiple scanning and image integration. Nucleic Acid Res. 31, 23, e149--1--e149--8.\n", "Ronaghi, M. 2001. Pyrosequencing sheds light on DNA sequencing. Genome Res. 11, 1, 3--11.\n", "Rossi, S., Masotti, D., Nardini, C., Bonora, E., Romeo, G., Macii, E., Benini, L., and Volinia, S. 2006. TOM: a web-based integrated approach for efficient identification of candidate disease genes. Nucleic Acids Res. 34, doi:10.1093/nar/gkl340, W285--W292.\n", "Sokal, R. R. and Rohlf, F. J. 2003. Biometry. Freeman, New York, NY.\n", "Sanger, F. and Coulson, A. R. 1975. A rapid method for determining sequences in DNA by primed synthesis with DNA polymerase. J. Molec. Biol. 94, 3, 441--448.\n", "Santill\u00e1n, M., Mackey, M. C., and Zeron, E. S. 2007. Origin of bistability in the lac operon. Biophys. J. 92, 3830--3842.\n", "Sarkar, I. N. 2007. Biodiversity informatics: Organizing and linking information across the spectrum of life. Brief Bioinform., To appear.\n", "Sauer, I. T. I, Wang, K., and Puglisi, J. D. 2001. Chemistry: Principles and Applications in Biological Sciences. Prentice Hall.\n", "Schienle, M., Frey, A., Hofmann, F., Holzapfl, B., Paulus, C., Schindler-Bauer, P., and Thewes, R. 2004. A fully electronic DNA sensor with 128 positions and in-pixel A/D conversion. Digest of Technical Papers. IEEE International 1, 220--524.\n", "Segal, E., Shapira, M., Regev, A., Pe'er, D., Botstein, D., Koller, D., and Friedman, N. 2003. Module networks. identifying regulatory modules and their condition-specific regulators from gene expression data. Nat. Genet. 34, 2, 166--176.\n", "Segal, E., Sirlin, C. B., Ooi, C., Adler, A. S., Gollub, J., Chen, X., Chan, B. K., Matcuk, G. R., Barry, C. T., Chang, H. Y., and Kuo, M. D. 2007. Decoding global gene expression programs in liver cancer by noninvasive imaging. Nature Biotechn. 25, 6, 675--680.\n", "Jose L. Sevilla , Victor Segura , Adam Podhorski , Elizabeth Guruceaga , Jose M. Mato , Luis A. Martinez-Cruz , Fernando J. Corrales , Angel Rubio, Correlation between Gene Expression and GO Semantic Similarity, IEEE/ACM Transactions on Computational Biology and Bioinformatics (TCBB), v.2 n.4, p.330-338, October 2005[doi>10.1109/TCBB.2005.50]\n", "Shaffer, L. G. and Bejjani, B. A. 2006. A cytogeneticists perspective on genomic microarrays. Hum. Reprod. 15, 1, R57--R66.\n", "Shi, Y., Simpson, P. C., Scherer, J. R., Wexler, D., Skibola, C., Smith, M. T., and Mathies, R. A. 1999. Microfabricated capillary electrophoresis amino acid chirality analyzer for extraterrestrial exploration. Anal. Chem. 71, 5354--5361.\n", "Shmulevich, I., Dougherty, E. R., and Zhang, W. 2002. Gene perturbation and intervention in probabilistic boolean networks. Bioinform. 18, 10, R57--R66.\n", "Silzel, J. W., Cercek, B., Dodson, C., Tsay, T., and Obremski, R. J. 1998. Mass-sensing, multianalyte microarray immunoassay with imaging detection. Clinical Chem 44, 2036--2043.\n", "Stagni, C., Guiducci, C., Benini, L., Ricc\u00f3, B., Carrara, S., Samor, B., Paulus, C., Schienle, M., Augustyniak, M., and Thewes, R. 2006. CMOS sensor array with integrated A/D conversion based on label-free capacitance measurement. J. Solid-State Circ. 41, 12, 2956--2964.\n", "Claudio Stagni , Carlotta Guiducci , Massimo Lanzoni , Luca Benini , Bruno Ricco, Hardware-Software Design of a Smart Sensor for Fully-Electronic DNA Hybridization Detection, Proceedings of the conference on Design, Automation and Test in Europe, p.198-203, March 07-11, 2005[doi>10.1109/DATE.2005.173]\n", "Stagni. C., Guiducci, C., Ricc\u00f3, B., Carrara, S., amd M. Schienle, C. P., and Thewes, R. 2006. Fully-electronic label-free DNA sensor chip. IEEE Trans. Circ. Syst. I.\n", "Storey, J. D. and Tibshirani, R. 2003. Statistical significance for genomewide studies. Proc. Not. Acod, Sci. (PNAS) 10, 16, 9440--9445.\n", "Tan, P., Donwney, T. J., Spitznagel, E. L., Xu, P., Fu, D., Dimitrov, D. S., Lempicki, R. A., Raaka, B. M., and Cam, M. C. 2003. Evaluation of gene expression measurements from commercial microarray platforms. Nucleic Acids Res. 31, 5676--5684.\n", "Thorisson, G. A., Smith, A. V., Krishnan, L., and Stein, L. D. 2005. The International HapMap Project web site. Genome Res. 15, 1592--1593.\n", "Thorp, H. H. 1998. Cutting out the middleman: DNA biosensors based on electrochemical oxidation. Trends Biotechn. 16, 117--121.\n", "Thrush, E., Levi, O., Ha, W., Wang, K., Smith, S. J., and Harris, J. S. 2006a. Integrated bio-fluorescence sensor. J. Chromatography A 1013, 103--111.\n", "Thrush, E., Levi, O., Ha, W., Wang, K., Smith, S. J., and Harris, J. S. 2006b. Integrated bio-fluorescence sensor. Journal of Chromatography A 1013, 103--111.\n", "Thrush, E., Levi, O., Smith, L. J. C. J. D. A. K. S. J., Moerner, W. E., and Harris, J. 2005. Monolithically integrated semiconductor fluorescence sensor for microfluidic applications. Sens. and Act. B 105, 2, 393--399.\n", "Tiffin, N., Kelso, J. F., Powell, A. R., Pan, H., Bajic, V. B., and Hide, W. A. 2005. Integration of text- and data-mining using ontologies successfully selects disease gene candidates. Nucleic Acids Res. 33, 5, 1544--1552.\n", "Turner, F., Clutterbuck, D., and Semple, C. 2003. POCUS: mining genomic sequence annotation to predict disease genes. Genome Biol 4, 11, R75.\n", "Tusher, V. G., Tibshirani, R., and Chu, G. 2001. Significance analysis of microarrays applied to the ionizing radiation response. Proc. Natl. Acad. Sci. 98, 9, 5116--5121.\n", "Tyson, J., Chen, K., and Novak, B. 2001. Network dynamics and cell physiology. Nat. Rev. Molec. Cell. Biol. 2, 908--916.\n", "Uslu, F., Ingebrandt, S., Mayer, D., Bcker-Meffert, S., Odenthal, M., and Offenhusser, A. 2004. Label-free fully electronic nucleic acid detection system based on a field-effect transistor device. Biosen. Bioelectron. 19, 12, 1723--1731.\n", "Haixun Wang , Wei Wang , Jiong Yang , Philip S. Yu, Clustering by pattern similarity in large data sets, Proceedings of the 2002 ACM SIGMOD international conference on Management of data, June 03-06, 2002, Madison, Wisconsin[doi>10.1145/564691.564737]\n", "Watson, J. D. and Crick, F. H. C. 1953a. Genetical implications of the structure of deoxyribonucleic acid. Nature 171, 964--967.\n", "Watson, J. D. and Crick, F. H. C. 1953b. Molecular structure of nucleic acids: A structure for deoxyribose nucleic acid. Nature 17, 737--738.\n", "Webster, J. R., Burke, M. A. B. D. T., and Mastrangelo, C. H. 2001. Monolithic capillary electrophoresis device with integrated fluorescence detector. Anal. Chem. 73, 7, 1622--1626.\n", "West, M., Ginsburg, G. S., Huang, A. T., and Nevins, J. R. 2006. Embracing the complexity of genomic data for personalized medicine. Genome Res. 16, 559--566.\n", "Willner, I., Patolsky, F., Weizmann, Y., and Willner, B. 2002. Amplified detection of single-base mismatches in DNA using microgravimetric quartz-crystal-microbalance transduction. Talanta 56, 847--856.\n", "Woolley, A. T., Sensabaugh, G. F., and Mathies, R. A. 1997. High-speed dna genotyping using microfabricated capillary array electrophoresis chips. Anal. Chem. 69, 2181--2186.\n", "Wu, G., Ram, D., Hansen, K., Thundat, T., and Majumdar, R. J. C. A. 2001. Bioassay of prostate-specific antigen (PSA) using microcantilevers. Nature Biotechn. 19, 856--860.\n", "Xu, C., Li, J., Wang, Y., Cheng, L., Lu, Z., and Chan, M. 2005. A CMOS-compatible DNA microarray using optical detection together with a highly sensitive nanometallic particle protocol. IEEE Electron. Device Lett. 26, 4, 240--242.\n", "Tao Xu , William L. Hwang , Fei Su , Krishnendu Chakrabarty, Automated design of pin-constrained digital microfluidic biochips under droplet-interference constraints, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.3, p.14-es, November 2007[doi>10.1145/1295231.1295235]\n", "Yoon, S. 2006. Technologies and analysis methods for detecting gene expression by DNA microarrays. IEEE Techno. Surv.\n", "Yoon, S., Benini, L., and Micheli, G. D. 2005. Finding co-clusters of genes and clinical parameters. In (IEEE-EMBS). 27th Annual International Conference of the Engineering in Medicine and Biology Society. 906--912.\n", "Yoon, S. and de Micheli, G. 2006. Computational identification of micrornas and their targets. Birth Defect Res. (Part C) 78, 2, 118--128.\n", "Sungroh Yoon , Christine Nardini , Luca Benini , Giovanni De Micheli, Discovering Coherent Biclusters from Gene Expression Data Using Zero-Suppressed Binary Decision Diagrams, IEEE/ACM Transactions on Computational Biology and Bioinformatics (TCBB), v.2 n.4, p.339-354, October 2005[doi>10.1109/TCBB.2005.55]\n", "You, L. 2004. Toward computational systems biology. Cell Biochem. Biophy. 40, 2, 167--184.\n", "Zhu, H. and Snyder, M. 2003. Protein chip technology. Curr. Opini. Chem. Biol. 7, 55--63.\n", "Zhu, H., Klemic, J. F. 2000. Analysis of yeast protein kinases using protein chips. Nature Genetics 26, 283--289.\n"], "doi": "doi>10.1145/1330521.1330524", "ref_links": {}, "abstract": "Biotechnology is an area of great innovations that promises to have deep impact on everyday life thanks to profound changes in biology, medicine, and health care. This article will span from the description of the biochemical principles of molecular biology to the definition of the physics that supports the technology and to the devices and algorithms necessary to observe molecular events in a controlled, portable, and highly parallel manner. Throughout this discussion, constant attention will be given to the ultimate goals and applications of these innovations as well as to the related issues.", "authors": [{"name": "carlotta guiducci", "link": "http://dl.acm.org/author_page.cfm?id=81100361439"}, {"name": "christine nardini", "link": "http://dl.acm.org/author_page.cfm?id=81309485740"}], "title": "High parallelism, portability, and broad accessibility: Technologies for genomics", "citations": [], "Metrics": {"Downloads (12 months)": "19\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "940\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "italy", "university": "university of bologna", "affiliation_string": "deis university of bologna bologna italy", "city": "bologna", "Name": "carlotta guiducci"}, {"country": "italy", "university": "university of bologna", "affiliation_string": "deis university of bologna bologna italy", "city": "bologna", "Name": "christine nardini"}]}, "Article No.: 2": {"references": ["Abhinav Agrawal , Niraj K. Jha, Synthesis of Reversible Logic, Proceedings of the conference on Design, automation and test in Europe, p.21384, February 16-20, 2004\n", "Barenco, A., Bennett, C. H., Cleve, R., DiVincenzo, D. P., Margolus, N., Shor, P., Sleator, T., Smolin, J., and Weinfurter, H. 1995. Elementary gates for quantum computation. Phys. Rev. A. 52, 3457--3467.\n", "Bennett, C. H. 1973. Logical reversibility of computation. IBM J. Res. Dev. 17, 6, 525--532.\n", "Cuykendall, R. and Andersen, D. R. 1987. Reversible optical computing circuits. Optics Lett. 12, 7, 542--544.\n", "de Vos, A. 1994. Proposal for an implementation of reversible gates in CMOS. Int. J. Electron. 76, 293--302.\n", "Dueck, G. W., Maslov, D., and Miller, D. M. 2003. Transformation-based synthesis of networks of Toffoli/Fredkin gates. In Proceedings of the IEEE Canadian Conference on Electrical and Computer Engineering, 211--214.\n", "Fredkin, E. and Toffoli, T. 1982. Conservative logic. J. Theor. Phys. 21, 219--253.\n", "P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]\n", "William N. N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , Marek Perkowski, Quantum logic synthesis by symbolic reachability analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996790]\n", "Kazuo Iwama , Yahiko Kambayashi , Shigeru Yamashita, Transformation rules for designing CNOT-based quantum circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514026]\n", "Pawel Kerntopf, A new heuristic algorithm for reversible logic synthesis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996789]\n", "Landauer, R. 1961. Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5 (Jul.), 183--191.\n", "Margolus, N. 1988. Physics and computation. Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, MA.\n", "Dmitri Aleksandrovich Maslov , Gerhard W. Dueck, Reversible logic synthesis, University of New Brunswick, Fredericton, N.B., Canada, 2003\n", "D. Maslov , G. W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.11, p.1497-1509, November 2006[doi>10.1109/TCAD.2004.836735]\n", "Maslov, D., Dueck, G. W., and Scott, N. 2007. Reversible logic synthesis benchmarks page. http://www.cs.uvic.ca/~dmaslov/.\n", "D. Maslov , G. W. Dueck , D. M. Miller, Toffoli network synthesis with templates, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.807-817, November 2006[doi>10.1109/TCAD.2005.847911]\n", "Dmitri Maslov , Gerhard W. Dueck , D. Michael Miller, Fredkin/Toffoli Templates for Reversible Logic Synthesis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.256, November 09-13, 2003[doi>10.1109/ICCAD.2003.73]\n", "Miller, D. M. 2002. Spectral and two-place decomposition techniques in reversible logic. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems, vol. 2,493--496.\n", "D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]\n", "Peres, A. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 3266--3276.\n", "Marek Perkowski , Malgorzata Chrzanowska-Jeske , Alan Mishchenko , Xiaoyu Song , Anas Al-Rabadi , Bart Massey , Pawel Kerntopf , Andrzej Buller , Lech Jozwiak , Alan Coppola, Regular Realization of Symmetric Functions Using Reversible Logic, Proceedings of the Euromicro Symposium on Digital Systems Design, p.245, September 04-06, 2001\n", "V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]\n", "Smolin, J. A. and Divincenzo, D. P. 1996. Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. Phys. Rev. A 53, 2855--2856.\n", "Tommaso Toffoli, Reversible Computing, Proceedings of the 7th Colloquium on Automata, Languages and Programming, p.632-644, July 14-18, 1980\n"], "doi": "doi>10.1145/1330521.1330523", "ref_links": {"15": "http://www.cs.uvic.ca/~dmaslov/."}, "abstract": "Reversible logic has applications in low-power computing and quantum computing. Most reversible logic synthesis methods are tied to particular gate types, and cannot synthesize large functions. This article extends RMRLS, a reversible logic synthesis tool, to include additional gate types. While classic RMRLS can synthesize functions using NOT, CNOT, andn-bit Toffoli gates, our work details the inclusion ofn-bit Fredkin and Peres gates. We find that these additional gates reduce the average gate count for three-variable functions from 6.10 to 4.56, and improve the synthesis results of many larger functions, both in terms of gate count and quantum cost.", "authors": [{"name": "james donald", "link": "http://dl.acm.org/author_page.cfm?id=81314482109"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Reversible logic synthesis with Fredkin and Peres gates", "citations": [{"Name": "Chia-Chun Lin ", "Country": null, "Affiliation": null}, {"Name": "Amlan Chakrabarti ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Chia-Chun Lin ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Mehdi Saeedi ", "Country": null, "Affiliation": null}, {"Name": "Igor L. Markov", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "40\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "956\n", "Citation Count": "6\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "james donald"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 1": {"references": ["D. Aharonov , M. Ben-Or, Fault-tolerant quantum computation with constant error, Proceedings of the twenty-ninth annual ACM symposium on Theory of computing, p.176-188, May 04-06, 1997, El Paso, Texas, USA[doi>10.1145/258533.258579]\n", "Dorit Aharonov , Wim van Dam , Julia Kempe , Zeph Landau , Seth Lloyd , Oded Regev, Adiabatic Quantum Computation is Equivalent to Standard Quantum Computation, SIAM Journal on Computing, v.37 n.1, p.166-194, April 2007[doi>10.1137/S0097539705447323]\n", "Aliferis, P., Gottesman, D., and Preskill, J. 2005. Quantum accuracy threshold for distance 3 codes. Eprint: quant-ph/0504218.\n", "Bahr, F., Boehm, M., Franke, J., and Kleinjung, T. 2005. Rsa-640 is factored&excl; RSA Lab, Bedford, MA.\n", "Steven Balensiefer , Lucas Kregor-Stickles , Mark Oskin, An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.186-196, June 04-08, 2005[doi>10.1109/ISCA.2005.10]\n", "Barenco, A., Bennett, C. H., Cleve, R., DiVincenzo, D., Margolus, N., Shor, P., Sleator, T., Smolin, J., and Weinfurter, H. 1995. Elementary gates for quantum computation. Phys. Rev. A. 52, 3457.\n", "Barrett, M., Chiaverini, J., Schaetz, T., Britton, J., Itano, W. M., Jost, J. D., Knill, E., Langer, C., Liebfried, D., Ozeri, R., and Wineland, D. J. 2004. Deterministic quantum teleportation of atomic qubits. Nature 429.\n", "Bell, J. S. 1964. On the Einstein-Podolsky-Rosen paradox. Phys. 1, 195--200.\n", "Bennett, C., Brassard, G., Popescu, S., Schumacher B., Smolin, J. A., and Wooters, W. K. 1996. Purification of noisy entanglement and faithful teleportation via, noisy channels. Phys. Rev. Lett. 76, 722.\n", "Bennett, C. H., Barassard, G., Cr\u00e9peau, C., Jozsa, R., Peres, A., and Wooters, W. K. 1993. Teleporting an unknown quantum state via dual classical and EPR channels. Phys. Rev. Lett. 70, 1895--1899.\n", "Briegel, H. and Raussendorf, R. 2001. Persistent entanglement in arrays of interacting particles. Phys. Rev. Lett 86, 910--913.\n", "Britton, J., Leibfried, D., Beall J., Blakestad, R. B., Bollinger, J. J., Chiaverini, J., Epstein, R. J., Jost, J. D., Kielpinski, D., Langer, C., Ozeri, R., Reichle, R., Seidelin, S., Shiga, N., Wesenberg, J. H., and Wineland, D. J. 2006. A microfabricated surface-electrode ion trap in silicon. http://arxiv.org/abs/quant=ph/0605170.\n", "Buhler, J., Lenstra, H., and Pomerance, C. 1994. Factoring integers with the number field sieve. In The Development of the Number Field Sieve. Lecture Notes: in Mathematics, vol. 1554. Springer, 50--94.\n", "Stephen S. Bullock , Igor L. Markov, Asymptotically optimal circuits for arbitrary n-qubit diagonal comutations, Quantum Information & Computation, v.4 n.1, p.27-47, January 2004\n", "Cabrillo, C., Cirac, J. I., Garcia Fernandez, P., and Roller, P. 1999. Creation of entangled states of distant atoms by interference. Phys. Rev. A 59, 1025--1033.\n", "C. Chekuri , R. Johnson , R. Motwani , B. Natarajan , B. R. Rau , M. Schlansker, Profile-driven instruction level parallel scheduling with application to super blocks, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.58-67, December 02-04, 1996, Paris, France\n", "Childs, A. M., Farhi, E., and Preskill, J. 2002. Robustness of adiabatic quantum computation. Phys. Rev. A 65.\n", "Cirac, J., Ekert, A., Huelga, S., and Macchiavello, C. 1999. Distributed quantum computation over noisy channels. Phys. Rev. A 59, 4249.\n", "Cirac, J. I. and Zoller, P. 1995. Quantum computations with cold trapped ions. Phys. Rev. Lett. 74, 4091--4094.\n", "Brian L. Deitrich , Wen-mei W. Hwu, Speculative hedge: regulating compile-time speculation against profile variations, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.70-79, December 02-04, 1996, Paris, France\n", "Deutsch, D. 1985. Quantum computational networks. Proc. Royal. Soc. London. A 400, 97--117.\n", "Deutsch, D., Ekert, A., Jozsa, R., Macchiavello, C., Popescu, S., and Sanpera, A. 1996. Quantum privacy amplification and the security of quantum cryptography over noisy channels. Phys. Rev. Lett. 77, 2818--2821.\n", "DiVincenzo, D. P. 2000. The physical implementation of quantum computation. Fortschr. Phys. 48, 771--783.\n", "Draper, T., Kutin, S., Rains, E., and Svore, K. 2004. A logarithmic-depth quantum carry-lookahead adder. E-Print: quant-ph/0406142.\n", "L.-M. Duan , B. B. Blinov , D. L. Moehring , C. Monroe, Scalable trapped ion quantum computation with a probabilistic ion-photon mapping, Quantum Information & Computation, v.4 n.3, p.165-173, May 2004\n", "Dur, W., Briegel, H. J., Cirac, J. I., and Zoller, P. 1999. Quantum repeaters based on entanglement purification. Phys. Rev. A59, 169.\n", "Farhi, E., Goldstone, J., Gutmann, S., and Sipser, M. 2000. Quantum computation by adiabatic evolution. arXiv.org=quant-ph/0001106.\n", "Fowler, A., Thompson, W. F., Yan, Z., Stephens, A. M., Plourde, B., and Wilhelm, F. K. 2007. Long-Range coupling and scalable architecture for superconducting flux qubits. arXiv:cond-mat/0702620.\n", "Freedman, M., Kitaev, A., Larsen, M., and Wang, Z. 2003. Topological quantum computation. Bull. Amer. Math. Soc. 40, 3138.\n", "Gottesman, D. 2000. Fault tolerant quantum computation with local gates. J. Modern Optics 47, 333--345.\n", "Gottesman, D. 1998. Theory of fault-tolerant quantum computation. Phys. Rev. A 57, 127--137.\n", "Gottesman, D. K. and Chuang, I. L. 1999. Quantum teleportation is a universal computational primitive. Nature 402, 390--392.\n", "Grover, L. K. 1997. Quantum telecomputation. E-Print: http://arXiv.org/quant-ph/9704012.\n", "Hensinger, W. K., Olmschenk, S., Stick, D., Hucul, D., Yeo, M., Acton, M., Deslauriers, L., Rabchuk, J., and Monroe, C. 2005. T-Junction ion trap array for two-dimensional ion shuttling, storage and manipulation. E-Arxiv: quant-ph/0508097.\n", "Hime, T., Reichardt, P., Plourde, B., Robertson, T., Wu, C.-E., Ustinov, A., and Clarke, J. 2007. Solid-State qubits with current-controlled coupling. Sci. 314, 5804, 1427--1429.\n", "Hollenberg, L. C. L., Dzurak, A. S., Wellard, C., Hamilton, A. R., Reilly, D. J., Milburn, G. J., and Clark, R. 2003. Charge-Based quantum computing using single donors in semiconductors. Phys. Rev. B 69, 113301.\n", "Nemanja Isailovic , Yatish Patel , Mark Whitney , John Kubiatowicz, Interconnection Networks for Scalable Quantum Computers, Proceedings of the 33rd annual international symposium on Computer Architecture, p.366-377, June 17-21, 2006[doi>10.1109/ISCA.2006.24]\n", "Jones, J., Vedral, V., Ekert, A., and Castagnoli, G. 2000. Geometric quantum computation using nuclear magnetic resonance. Nature 403, 869--871.\n", "Kane, B. 1998. A silicon-based nuclear spin quantum computer. Nature 393, 133--137.\n", "J. Kim , S. Pau , Z. Ma , H. R. Mclellan , J. V. Gates , A. Kornblit , R. E. Slusher , R. M. Jopson , I. Kang , M. Dinu, System design for large-scale ion trap quantum information processor, Quantum Information & Computation, v.5 n.7, p.515-537, November 2005\n", "Kitaev, A. Y. 1997. Quantum error correction with imperfect gates. In Proceedings of the 3rd International Conference on Quantum Communication and Measurement, 181--188.\n", "Knill, E. and Laflamme, R. 1997. A theory of quantum error-correcting codes. Phys. Rev. A 55, 900--911.\n", "Knill, E., Laflamme, R., and Milburn, G. 2001. A scheme for efficient quantum computation with linear optics. Nature 409, 4652.\n", "Langer, C., Ozeri, R., Jost, J. D., Chiaverini, J., DeMarco, B., Ben-Kish, A., Blakestad, R. B., Britton, J., Hume, D. B., Itano, W. M., Liebfried, D., Reichle, R., Rosenband, T., Schaetz, T., Schmidt, P. O., and Wineland, D. J. 2005. Long-Lived qubit memory using atomic ions. E-Print: quant-ph/0504076.\n", "Lim, Y. L., Barrett, S. D., Beige, A., Kok, P., and Kwek, L. C. 2005. Repeat-Until-Success quantum computing using stationary and flying qubits. E-Print: http://arXiv.org/quant-ph/0508218.\n", "Makhlin, Y., Schoen, G., and Shnirman, A. 1999. Josephson-Junction qubits with controlled couplings. Nature 398, 305.\n", "Matsukevich, D. and Kuzmich, A. 2004. Quantum state transfer between matter and light. Sci. 306, 5696, 663--666.\n", "Tzvetan S. Metodi , Darshan D. Thaker , Andrew W. Cross, A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.305-318, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.9]\n", "Metodi, T. S., Thaker, D. D., Cross, A. W., Chong, F. T., and Chuang, I. L. 2006. Physical operations scheduler in a quantum information processor. In Proceedings of the SPIE Defense and Security Symposium, Orlando, FL.\n", "Nielsen, M. 2004. Optical quantum computation using cluster states. Phys. Rev. Lett. 93 (040503).\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Nielsen, M. A. and Dawson, C. M. 2004. Fault-Tolerant quantum computation with cluster states.\n", "Niskanen, A., Harrabi, K., Yoshihara, F., Nakamura, Y., Lloyd, S., and Tsai, J. 2007. Quantum coherent tunable coupling of superconducting qubits. Sci. 316, 5825, 723--726.\n", "Mark Oskin , Frederic T. Chong , Isaac L. Chuang, A Practical Architecture for Reliable Quantum Computers, Computer, v.35 n.1, p.79-87, January 2002[doi>10.1109/2.976922]\n", "Ozeri, R., Langer, C., Jost, J. D., De Marco, B., Ben-Kish, A., Blakestad, B. R., Britton, J., Chiaverini, J., Itand, W. M., Hume, D. B., Leibfried, D., Rosenband, T., Schmidt, P. O., and Wineland, D. J. 2004. Hyperfine coherence in the presence of spontaneous photon scattering. arXiv:quant-ph/0502063.\n", "Pearson, C. E., Leibrandt, D. R., Bakr, W. S., Mallard, W. J., Brown, K. R., and Chuang, I. L. 2006. Experimental investigation of planar ion traps. Phys. Rev. A 73, 032307.\n", "Platzman, P. M. and Dykman, M. I. 1999. Computing with electrons floating on liquid helium. Sci. 284, 1967--1969.\n", "Reichardt, B. W. 2004. Improved ancilla preparation scheme increases fault-tolearant threshold. E-Print: quant-ph/0406025.\n", "Reichle R., Leibfried, D., Knill, E., Britton, J., Blakestad, R., Jost, J., Langer, C., Ozeri, R., Seidelin, S., and Wineland, D. 2006. Experimental purification of two-atom entanglement. Nature 443, 19, 838--841.\n", "Riebe, M., H\u00e4ffner, H., Roos, C., H\u00e4nsel, W., Benheln J., K\u00f6rber, T. W., Becher, C., Schmid-Kaler, F., and Blatt, R. 2004. Deterministic quantum teleportation with atoms. Nature 429, 6993, 734--737.\n", "Seidelin, S., Chiaverini, J., Reichle, R., Bollinger, J., Leibfried, D., Britton, J., Wesenberg, J. H., Blakestad, R. B., Epstein, R. J., Hume, D. , Itano, W. M., Jost, J. D., Langer, C., Ozeri, R., Shiga, N., and Wineland, D. J. 2006. A microfabricated surface-electrode ion trap for scalable quantum information processing. ArXiv Quantum Physics e-prints.\n", "V. V. Shende , S. S. Bullock , I. L. Markov, Synthesis of quantum-logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1000-1010, June 2006[doi>10.1109/TCAD.2005.855930]\n", "Shende, V. V., Markov, I. L., and Bullock, S. S. 2003. Minimal universal two-qubit quantum circuits. Phys. Rev. A 69, 062321, 1--7.\n", "Shende, V. V., Markov, I. L., and Bullock, S. S. 2004. Finding small two-qubit circuits. In Proceedings of the SPIE, vol. 5436, 348--359.\n", "Ghassan Shobaki , Kent Wilken, Optimal Superblock Scheduling Using Enumeration, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.283-293, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.27]\n", "Shor, P. W. 1995. Scheme for reducing decoherence in quantum computer memory. Phys. Rev. A 54, 2493.\n", "Skinner, A., Davenport, M., and Kane, B. 2003. Hydrogenic spin quantum computing in silicon: A digital approach. Phys. Rev. L 90, 087901 (Feb.).\n", "Spiller, T., Nemoto, K., Braunstein, S., Munro, W., van Loock, P., and Milburn, G. 2005. Quantum computation by communication. http://arxiv.org/abs/quant-ph/0509202.\n", "Steane, A. 1996. Error correcting codes in quantum theory. Phys. Rev. Lett. 77, 793--797.\n", "Steane, A. 2004. How to build a 300 bit, 1 GOP quantum computer. arXiv:quant-ph/0412165.\n", "Svore, K., Terhal, B., and DiVincenzo, D. 2004. Local fault-tolerant quantum computation. E-Print: quant-ph/0410047.\n", "Svore, K. M., DiVincenzo, D. P., and Terhal, B. M. 2006. Noise threshold for a fault-tolerant two-dimensional lattice architecture. E-Print (Arxiv.org): quant-ph/0604090.\n", "Darshan D. Thaker , Tzvetan S. Metodi , Andrew W. Cross , Isaac L. Chuang , Frederic T. Chong, Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing, Proceedings of the 33rd annual international symposium on Computer Architecture, p.378-390, June 17-21, 2006[doi>10.1109/ISCA.2006.32]\n", "Rodney Van Meter , Kae Nemoto , W. J. Munro , Kohei M. Itoh, Distributed Arithmetic on a Quantum Multicomputer, Proceedings of the 33rd annual international symposium on Computer Architecture, p.354-365, June 17-21, 2006[doi>10.1109/ISCA.2006.19]\n", "Van Meter, R. and Itoh, K. M. 2004. Fast quantum modular exponentiation. E-Print: quant-ph/0408006.\n", "Rodney Van Meter , Mark Oskin, Architectural implications of quantum computing technologies, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.1, p.31-63, January 2006[doi>10.1145/1126257.1126259]\n", "Wineland, D., Monroe, C., Itano, W., Leibfried, D., King, B., and Meekhof, D. 1998. Experimental issues in coherent quantum-state manipulation of trapped atomic ions. J. Res. NIST 103, 259--328.\n", "Wineland, D. and Heinrichs, T. 2004. Ion trap approaches to quantum information processing and quantum computing. A Quantum Information Science and Technology Roadmap. url: http://quist.lanl.gov.\n", "Wineland, D., Leibfried, D., Barrett, M., Ben-Kish, A., Bergquist, J. C., Blakestad, R. B., Bollinger, J. J., Britton, J., Chaverini, B., DeMarco, B., Hume, D., Itano, W. M., Jensen, M., Jost, J. D., Knill, E., Koelemeij, J., Langer, C., Oskay, W., Ozeri, R., Reichle, R., Roseband, T., Schaetz, T., Schmidt, P. O., and Seideling, S. 2005. Quantum control, quantum information processing, and quantum-limited metrology with trapped ions. In Proceedings of the International Conference on Laser Spectroscopy (ICOLS).\n", "Wootters, W. and Zurek, W. 1982. A single quantum cannot be cloned. Nature 299, 802--803.\n", "Yimsiriwattana, A. and Lomonaco, S. J. 2004. Distributed quantum computing: A distributed Shor algorithm. E-Print: arXiv.org:quant-ph/0403146.\n", "Zeng, B., Zhou, D., Xu, Z., and Sun, C. 2003. Quantum teleportation using cluster states. ArXiv Quantum Physics e-prints.\n"], "doi": "doi>10.1145/1330521.1330522", "ref_links": {"67": "http://arxiv.org/abs/quant-ph/0509202.", "32": "http://arXiv.org/quant-ph/9704012.", "44": "http://arXiv.org/quant-ph/0508218.", "77": "http://quist.lanl.gov.", "11": "http://arxiv.org/abs/quant=ph/0605170."}, "abstract": "We summarize the main characteristics of the quantum logic array (QLA) architecture with a careful look at the key issues not described in the original conference publications: primarily, the teleportation-based logical interconnect. The design goal of the the quantum logic array architecture is to illustrate a model for a large-scale quantum architecture that solves the primary challenges of system-level reliability and data distribution over large distances. The QLA's logical interconnect design, which employs the quantum repeater protocol, is in principle capable of supporting the communication requirements for applications as large as the factoring of a 2048-bit number using Shor's quantum factoring algorithm. Our physical-level assumptions and architectural component validations are based on the trapped ion technology for implementing quantum computing.", "authors": [{"name": "tzvetan s metodi", "link": "http://dl.acm.org/author_page.cfm?id=81309505240"}, {"name": "darshan d thaker", "link": "http://dl.acm.org/author_page.cfm?id=81100570188"}, {"name": "andrew w cross", "link": "http://dl.acm.org/author_page.cfm?id=81314481796"}, {"name": "isaac l chuang", "link": "http://dl.acm.org/author_page.cfm?id=81100637076"}, {"name": "frederic t chong", "link": "http://dl.acm.org/author_page.cfm?id=81100287682"}], "title": "High-level interconnect model for the quantum logic array architecture", "citations": [], "Metrics": {"Downloads (12 months)": "21\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "689\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california davis davis ca", "city": "california", "Name": "tzvetan s metodi"}, {"country": "Trinidad and Tobago", "university": null, "affiliation_string": "university of california davis davis ca", "city": "california", "Name": "darshan d thaker"}, {"country": "United States", "university": null, "affiliation_string": "massachusetts institute of technology cambridge ma", "city": "cambridge", "Name": "andrew w cross"}, {"country": "United States", "university": null, "affiliation_string": "massachusetts institute of technology cambridge ma", "city": "cambridge", "Name": "isaac l chuang"}, {"country": "Honduras", "university": null, "affiliation_string": "university of california santa barbara santa barbara ca", "city": "santa barbara", "Name": "frederic t chong"}]}}, "date": {"month": "March", "year": "2008"}}, "Issue3": {"articles": {"Article No.: 11": {"references": ["K. F. Bohringer, Modeling and Controlling Parallel Tasks in Droplet-Based Microfluidic Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.334-344, February 2006[doi>10.1109/TCAD.2005.855958]\n", "Deamer, D. W. and Akeson, M. 2000. Nanopores and nucleic acids: Prospects for ultrarapid sequencing. Trends Biotechnol. 18, 147--151.\n", "Fair, R. B., Khlystov, A., Srinivasan, V., Pamula, V. K., and Weaver, K. N. 2004. Integrated chemical/biochemical sample collection, pre-concentration, and analysis on a digital microfluidic lab-on-a-chip platform. In Proc. of International Society for Optical Engineering 5591, 113--124.\n", "Richard B. Fair , Andrey Khlystov , Tina D. Tailor , Vladislav Ivanov , Randall D. Evans , Vijay Srinivasan , Vamsee K. Pamula , Michael G. Pollack , Peter B. Griffin , Jack Zhou, Chemical and Biological Applications of Digital-Microfluidic Devices, IEEE Design & Test, v.24 n.1, p.10-24, January 2007[doi>10.1109/MDT.2007.8]\n", "Fair, R. B., Srinivasan, V., Ren, H., Paik, P., Pamula, V. K., and Pollack, M. G. 2003. Electrowetting-Based on-chip sample processing for integrated microfluidics. In Proceedings of the International Electronic Device Meeting, 32.5.1--32.5.4.\n", "E. J. Griffith , S. Akella , M. K. Goldberg, Performance Characterization of a Reconfigurable Planar-Array Digital Microfluidic System, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.345-357, February 2006[doi>10.1109/TCAD.2005.859515]\n", "Guiseppi-Elie, A., Brahim, S., Slaughter, G., and Ward, K. R. 2005. Design of a subcutaneous implantable biochip for monitoring of glucose and lactate. IEEE Sensors J. 5, 345--355.\n", "William L. Hwang , Fei Su , Krishnendu Chakrabarty, Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications*, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147144]\n", "Krishnendu Chakrabarty , Philip Y. Paik , Vamsee K. Pamula, Adaptive Cooling of Integrated Circuits Using Digital Microfluidics, Artech House, Inc., Norwood, MA, 2007\n", "Paik, P. Y., Pamula, V. K., Pollack, M. G., and Fair, R. B. 2003. Rapid droplet mixers for digital microfluidic systems. Lab on a Chip 3, 253--259.\n", "Pamula, V. K., Srinivasan, V., Chakrapani, H., Fair, R. B., and Toone, E. J. 2005. A droplet-based lab-on-a-chip for colorimetric detection of nitroaromatic explosives. In Proceedings of the IEEE Annual International Workshop on Micro Electro Mechanical Systems (MEMS), 722--725.\n", "A. J. Pfeiffer , T. Mukherjee , S. Hauan, Synthesis of Multiplexed Biofluidic Microchips, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.321-333, February 2006[doi>10.1109/TCAD.2005.855931]\n", "Andrew J. Ricketts , Kevin Irick , N. Vijaykrishnan , Mary Jane Irwin, Priority scheduling in digital microfluidics-based biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Sadiq M. Sait , Habib Youssef, VISI Physical Design Automation: Theory and Practice, McGraw-Hill, Inc., New York, NY, 1994\n", "Sechen, C. 1988. VLSI Placement and Global Routing Using Simulated Annealing. Kluwer Academic, Boston, MA.\n", "Schulte, T. H., Bardell, R. L., and Weigl, B. H. 2002. Microfluidic technologies in clinical diagnostics. Clinica Chimica Acta 321, 1--10.\n", "Srinivasan, V., Pamula, V. K., and Fair, R. B. 2004. An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids. Lab on a Chip, 310--315.\n", "Srinivasan, V., Pamula, V. K., Paik, P. Y., and Fair, R. B. 2004. Protein stamping for MALDI mass spectrometry using an electrowetting-based microfluidic platform. In Proceedings of the International Society for Optical Engineering, vol. 5591, 26--32.\n", "Srinivasan, V., Pamula, V. K., Pollack, M. G., and Fair, R. B. 2004. Clinical diagnostics on human whole blood, plasma, serum, urine, saliva, sweat, and tears on a digital microfluidic platform. In Proceedings of the Miniaturized Systems for Chemistry and Life Sciences (\u03bcTAS), 1287--1290.\n", "Fei Su , K. Chakrabarty, Architectural-level synthesis of digital microfluidics-based biochips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.223-228, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382576]\n", "Fei Su , Krishnendu Chakrabarty, Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065797]\n", "Fei Su , Krishnendu Chakrabarty, Module placement for fault-tolerant microfluidics-based biochips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.682-710, July 2006[doi>10.1145/1142980.1142987]\n", "Fei Su , William Hwang , Krishnendu Chakrabarty, Droplet routing in the synthesis of digital microfluidic biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Su, F., Hwang, W., Mukherjee, A., and Chakrabarty, K. 2005. Defect-Oriented testing and diagnosis of digital microfluidics-based biochips. In Proceedings of the International Test Conference (ITC), 487--496.\n", "Su, F., Ozev, S., and Chakrabarty, K. 2003. Testing of droplet-based microelectrofluidic systems. In Proceedings of the IEEE International Test Conference (ITC), 1192--1200.\n", "Vander Woerd, M., Ferree, D., and Pusey, M. 2003. The promise of macromolecular crystallization in microfluidic chips. J. Structur. Biol. 142, 180--187.\n", "Verpoorte, E. and de Rooij, N. F. 2003. Microfluidics meets MEMS. Proc. IEEE 91, 930--953.\n", "Xu, T. and Chakrabarty, K. 2007. Functional testing of digital microfluidic biochips. In Proceedings of International Test Conference.\n", "Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Placement of digital microfluidic biochips using the t-tree formulation, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147145]\n", "Zeng, J. and Korsmeyer, T. 2004. Principles of droplet electrohydrodynamics for lab-on-a-chip. Lab on a Chip, 265--277.\n"], "doi": "doi>10.1145/1389089.1389091", "ref_links": {}, "abstract": "Microfluidic biochips are revolutionizing high-throughput DNA sequencing, immunoassays, and clinical diagnostics. As high-throughput bioassays are mapped to digital microfluidic platforms, the need for design automation techniques is being increasingly felt. Moreover, as most applications of biochips are safety-critical in nature, defect tolerance is an essential system attribute. Several synthesis tools have recently been proposed for the automated design of biochips from the specifications of laboratory protocols. However, only a few of these tools address the problem of defect tolerance. In addition, most of these methods do not consider the problem of droplet routing in microfluidic arrays. These methods typically rely on postsynthesis droplet routing to implement biochemical protocols. Such an approach is not only time consuming, but also imposes an undue burden on the chip user. Postsynthesis droplet routing does not guarantee that feasible droplet pathways can be found for area-constrained biochip layouts; nonroutable fabricated biochips must be discarded. We present a synthesis tool that integrates defect tolerance and droplet routing in the design flow. Droplet routability, defined as the ease with which droplet pathways can be determined, is estimated and integrated in the synthesis procedure. Presynthesis and postsynthesis defect-tolerance methods are also presented. We use a large-scale protein assay as a case study to evaluate the proposed synthesis method.", "authors": [{"name": "tao xu", "link": "http://dl.acm.org/author_page.cfm?id=81319504506"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips", "citations": [{"Name": "Subhamita Mukherjee ", "Country": null, "Affiliation": null}, {"Name": "Tuhina Samanta", "Country": null, "Affiliation": null}, {"Name": "Distributed Scan Like Fault Detection and Test Optimization for Digital Microfluidic Biochips", "Country": null, "Affiliation": null}, {"Name": "Yang Zhao ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya", "Country": null, "Affiliation": null}, {"Name": "Testing of Low-cost Digital Microfluidic Biochips with Non-Regular Array Layouts", "Country": null, "Affiliation": null}, {"Name": "Indrajit Pan ", "Country": null, "Affiliation": null}, {"Name": "Ritwik Mukherjee ", "Country": null, "Affiliation": null}, {"Name": "Hafizur Rahaman ", "Country": null, "Affiliation": null}, {"Name": "Tuhina Samanta ", "Country": null, "Affiliation": null}, {"Name": "Parthasarathi Dasgupta", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "12\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "447\n", "Citation Count": "7\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "tao xu"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}]}, "Article No.: 10": {"references": [], "doi": "doi>10.1145/1389089.1389090", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "krishnendu chakrabartyalvin r lebeck", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "Introduction to DAC 2007 special section", "citations": [], "Metrics": {"Downloads (12 months)": "4\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "358\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "alvin r lebeck", "city": null, "Name": "krishnendu chakrabarty"}]}, "Article No.: 14": {"references": ["Bachtold, A., Hadley, P., Nakanishi, T., and Dekker, C. 2001. Logic circuits with carbon nanotube transistors. Sci. 294, 1317--1320.\n", "Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999\n", "Jason G. Brown , R. D.  (Shawn) Blanton, CAEN-BIST: Testing the NanoFabric, Proceedings of the International Test Conference on International Test Conference, p.462-471, October 26-28, 2004\n", "Chen, Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003a. Nanoscale molecular switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 10, 1610--1612.\n", "Chen, Y., Jung, G., Ohlberg, D., Li, X., Stewart, D., Jeppesen, J., Nielsen, K., Stoddart, J., and Williams, R. 2003b. Nanoscale molecular-switch crossbar circuits. Nanotechnol. Inst. Phys. 14, 462--468.\n", "Chou, S. Y., Krauss, P. R., Zhang, W., Guo, L., and Zhuang, L. 1997. Sub-10 nm imprint lithography and applications. J. Vac. Sci. Technol. B, Microelectron. Process. Phenom., 15, 6, 2897--2904.\n", "Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Diameter-Controlled synthesis of single crystal silicon nanowires. Appl. Phys. Lett., 78, 15, 2214--2216.\n", "W. B. Culbertson , R. Amerson , R. J. Carter , P. Kuekes , G. Snider, Defect tolerance on the Teramac custom computer, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.116, April 16-18, 1997\n", "A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]\n", "Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]\n", "A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Dekker, C. 1999. Carbon nanotubes as molecular quantum wires. Phys. Today, 22--28.\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "I. G. Harris , R. Tessier, Testing and diagnosis of interconnect faults in cluster-based FPGA architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.11, p.1337-1343, November 2006[doi>10.1109/TCAD.2002.804108]\n", "Heath, J. R. and Ratner, M. A. 2003. Molecular electronics. Phys. Today, 43--49.\n", "Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Sci. 291, 630--633.\n", "Javey, A., Guo, J., Wang, Q., Lundstrom, M., and Dai, H. 2003. Ballistic carbon nanotube field-effect transistors. Nature 424, 654--657.\n", "Kuekes, P. J. and Williams, R. S. 2000. Demultiplexer for a molecular wire crossbar network. U.S. patent number 6256767.\n", "Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of roadmap. In Proceedings of the International Test Conference (ITC).\n", "Morales, A. M. and Lieber, C. M. 1998. A laser ablation method for synthesis of crystalline semiconductor nanowires. Sci. 279, 208--211.\n", "Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]\n", "Mohammad Tehranipoor , Reza M. Rad, Fine-grained island style architecture for molecular electronic devices, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117241]\n", "Stan, M. R., Franzon, P. D., Goldestein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuit and architecture. Proc. IEEE, 1940--1957.\n", "C. Stroud , S. Konala , Ping Chen , M. Abramovici, Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!), Proceedings of the 14th IEEE VLSI Test Symposium, p.387, April 28-May 01, 1996\n", "Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnol. Inst. Phys. 16, 888--900.\n", "Mehdi Baradaran Tahoori, Application-Dependent Diagnosis of FPGAs, Proceedings of the International Test Conference on International Test Conference, p.645-654, October 26-28, 2004\n", "Mohammad Tehranipoor, Defect Tolerance for Molecular Electronics-Based NanoFabrics Using Built-In Self-Test Procedure, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.305-313, October 03-05, 2005[doi>10.1109/DFTVS.2005.27]\n", "Zhanglei Wang , Krishnendu Chakrabarty, Built-In Self-Test of Molecular Electronics-Based Nanofabrics, Proceedings of the 10th IEEE European Symposium on Test, p.168-173, May 22-25, 2005[doi>10.1109/ETS.2005.10]\n", "Whang, D., Jin, S., and Lieber, C. M. 2003. Nanolithography using hierarchically assembled nanowire masks. Nanolett. 3, 7, 951--954.\n", "Wind, S. J., Appenzeller, J., Martel, R., Derycke, V., and Avouris, P.H. 2002. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Appl. Phys. Lett. 80, 20, 3817--3819.\n"], "doi": "doi>10.1145/1389089.1389094", "ref_links": {}, "abstract": "Novel strategies are necessary to efficiently test and configure emerging reconfigurable nanoscale devices, in addition to providing defect tolerance. This is mainly due to the high defect densities that are expected for these devices. Among different approaches, reconfiguration-based defect avoidance has proven to be a practical solution. However, configuration time, test time, and defect-map size remain among the major challenges for these new devices. In this article, we propose a new approach (called SCT) that simultaneously performs test and configuration. The proposed method uses a built-in self-test (BIST) scheme for test and defect tolerance. The method is based on testing reconfigurable nanoblocks at the time of implementing a function of a desired application on that block. The SCT method considerably reduces the total test and configuration time. It also eliminates the need for storing the location of defects in a defect map on- or off-chip. The presented probabilistic analysis results show the effectiveness of this method in terms of test and configuration time for architectures with rich interconnect resources. Also, a Verilog simulation model is developed for crossbar-based nano-architectures. This model is used to implement several MCNC benchmarks based on the proposed SCT method. The simulation results demonstrate efficiency of the method in terms of test time and yield under different defect rates.", "authors": [{"name": "reza rad", "link": "http://dl.acm.org/author_page.cfm?id=81313481140"}, {"name": "mohammad tehranipoor", "link": "http://dl.acm.org/author_page.cfm?id=81319502631"}], "title": "SCT: A novel approach for testing and configuring nanoscale devices", "citations": [], "Metrics": {"Downloads (12 months)": "7\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "377\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "university of maryland baltimore md", "city": "baltimore", "Name": "reza rad"}, {"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "mohammad tehranipoor"}]}, "Article No.: 12": {"references": ["Boehm, M., Ullmann, A., Zipperer, D., Knobloch, A., Glauert, W. H., and Fix, W. 2006. Printable electronics for polymer RFID applications. In Proceedings of the International Solid-State Circuit Conference (ISSCC), San Francisco, CA, 270--271.\n", "Burns, S. E., Reynolds, K., and Reeves, W. 2005. A scalable manufacturing process for flexible active-matrix e-paper displays. J. Soc. Inf. Displays 13, 7, 583--586.\n", "Cadence. 2003. Reliability simulation in integrated circuit design. http://www.cadence.com/whitepapers/5082_ReliabilitySim_FNL_WP.pdf (last accessed Dec. 2007).\n", "Cantatore, E., Geuns, T. C. T., Gelinck, G. H., Van Veenendaal, E., Gruijthujsen, A. F. A., Schrijnemakers, L., Drews, S.,d and De Leeuw, D. M. 2006. A 13.56MHz RFID system based on organic transponders. In Proceedings of the International Solid-State Circuit Conference (ISSCC), San Francisco, CA, 272--273.\n", "Chaji, G. R., Safavian, N., and Nathan, A. 2006. Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors. J. Vacuum Sci. Technol. A 24, 3, 875--878.\n", "Chen, H.-C., Chiang, K.-Y., Chen, M.-C., Kung, C.-P., and Hou, W.-H. 2007. A-Si robust gate driver for 7.0-in WVGA LCD panel. Soc. Inf. Display Digest, 222--225.\n", "Chiang, C.-S., Kanicki, J., and Takechi, K. 1998. Electrical instability of hydrogenated amorphous silicon thin-film transistors for active-matrix liquid-crystal displays. Japanese J. Appl. Phys. (Sep.), 4704--4710.\n", "Edo, S., Wakagi, M., and Komura, S. 2006. A 2.2\u2033 QVGA a-Si TFT LCD with high reliability integrated gate driver. Soc. Inf. Display Digest, 1551--1554.\n", "Eviews. 2008. EVIEWS homepage. http://www.eviews.com/ (last accessed: July 2008).\n", "Gadelrab, S. M., Barby, J. A., and Chambelain, S. G. 1995. An architecture for integrated reliability simulators using analog hardware description languages. In Proceedings of the International Symposium on Circuits and Systems (ISCAS), 897--900.\n", "Serag M. Gadelrab , James A. Barby, Creative Methods of Leveraging VHDL-AMS-like Analog-HDL Environments. Case Study: Simulation of Circuit Reliability, Analog Integrated Circuits and Signal Processing, v.16 n.2, p.157-172, June 1, 1998[doi>10.1023/A:1008219807175]\n", "Huang, C.-Y., Teng, T.-H., Tsai, J.-W., and Cheng, H.-C. 2000. The instability mechanisms of hydrogenated amorphous silicon thin film transistors under AC bias stress. Japan J. Appl. Phys. 39A, 7(Jul.), 3867--3871.\n", "IdTechex. 2007. Printed and chipless RFID forecasts, technologies and players, Ten year forecasts 2007\u20142017. http://www.idtechex.com/products/en/view.asp?productcategoryid=96 (last accessed Dec. 2007).\n", "Jang, Y. H., Yoon, S. Y., Chun, M., Cho, H. N., Choi, S. C., Cho, N. W., Jo, S. H., Park, K.-S., Moon, T., Kim, C.-D., and Chung, I.-J. 2006. A-Si TFT integrated gate driver with AC-driven single pull-down structure. Soc. Inf. Display (SID) Digest, 208--211.\n", "Jang, Y. H. 2006. Instability of integrated shift register circuits using hydrogenated amorphous silicon thin film transistors. Japanese J. Appl. Phys. 45, 9A, 6806--6811.\n", "Kuo, Y. 2003. Thin Film Transistors: Materials and Processes, Volume 1: Amorphous Thin-Film Transistors. Springer.\n", "Karam, M., Fikry, W., Haddara, H., and Ragai, H. 2000. Implementation of hot-carrier reliability simulation in Eldo. Tech Rep., Mentor Graphics.\n", "Libsch, F. R. and Kanicki, J. 1993. Bias-Stress-Induced stretched-exponential time dependence of charge injection and trapping in amorphous thin-film transistors. Appl. Phys. Lett. 62, 1286--1288.\n", "Powell, M. J. 1983. Charge trapping instabilities in amorphous silicon-silicon nitride thin-film transistors. Appl. Phys. Lett. 43, 597--599.\n", "Powell, M. J., van Berkel, C., French, I. D., and Nicholls, D. H. 1987. Bias dependence of instability mechanisms in amorphous silicon thin-film transistors. Appl. Phys. Lett. 51, 1242--1244.\n", "Powell, M. J., Van Berkel, C., and Hughes, J. R. 1989. Time and temperature dependence of instability mechanism in amorphous silicon thin-film transistors. Appl. Phys. Lett. 54, 1323--1325.\n", "Sas. 2008. SAS homepage. http://www.sas.com/(last accessed: July 2008).\n", "Tu, R. H., Rosenbaum, E., Chan, W. Y., Li, C. C., Minami, E., Quader, K., Ko, P. K., and Hu, C. 1993. Berkeley reliability tools -- BERT. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 12, 10, 1524--1534.\n", "Wei, W. W. 2006. Time Series Analysis. Addison-Wesley.\n", "Yeh, Y.-H., Cheng, C.-C., Ho, K.-Y., and Colleagues. 2007. 7-inch Color VGA Flexible TFT LCD on Colorless Polyimide Substrate with 200\u00b0C a-Si:H TFTs. Soc. Inf. Display (SID) Digest, 1677--1679.\n"], "doi": "doi>10.1145/1389089.1389092", "ref_links": {"21": "http://www.sas.com/(last", "8": "http://www.eviews.com/", "2": "http://www.cadence.com/whitepapers/5082_ReliabilitySim_FNL_WP.pdf", "12": "http://www.idtechex.com/products/en/view.asp?productcategoryid=96"}, "abstract": "Flexible electronics fabricated on thin-film, lightweight, and bendable substrates (e.g., plastic) have great potential for novel applications in consumer electronics such as flexible displays, e-paper, and smart labels; however, the key elements, namely thin-film transistors (TFTs), for implementing flexible circuits often suffer from electrical instability. Therefore, thorough reliability analysis is critical for flexible circuit design to ensure that the circuit will operate reliably throughout its lifetime. In this article we propose a methodology for reliability simulation of hydrogenated amorphous silicon (a-Si:H) TFT circuits. We show that: (1) the threshold voltage (VTH) shift of a single TFT can be estimated by analyzing its operating conditions; and (2) the circuit lifetime can be predicted accordingly by using SPICE-like simulators with proper modeling. We also propose an algorithm to reduce the simulation time by orders of magnitude, with good prediction accuracy. To validate our analytical model and simulation methodology, we compare simulation results with the actual circuit measurements of an integrated a-Si:H TFT scan driver fabricated on a glass substrate and we demonstrate very good consistency.", "authors": [{"name": "tsung-ching huang", "link": "http://dl.acm.org/author_page.cfm?id=81367590905"}, {"name": "kwang-ting tim cheng", "link": "http://dl.acm.org/author_page.cfm?id=81384615208"}, {"name": "huai-yuan tseng", "link": "http://dl.acm.org/author_page.cfm?id=81367593098"}, {"name": "chen-pang kung", "link": "http://dl.acm.org/author_page.cfm?id=81367593434"}], "title": "Reliability analysis for flexible electronics: Case study of integrated a-Si:H TFT scan driver", "citations": [{"Name": "Tsung-Ching Huang ", "Country": "germany", "Affiliation": null}, {"Name": "Kenjiro Fukuda ", "Country": "germany", "Affiliation": null}, {"Name": "Chun-Ming Lo ", "Country": "germany", "Affiliation": null}, {"Name": "Yung-Hui Yeh ", "Country": "germany", "Affiliation": null}, {"Name": "Tsuyoshi Sekitani ", "Country": "germany", "Affiliation": null}, {"Name": "Takao Someya ", "Country": "germany", "Affiliation": null}, {"Name": "Kwang-Ting Cheng", "Country": "germany", "Affiliation": null}], "Metrics": {"Downloads (12 months)": "32\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "675\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Honduras", "university": null, "affiliation_string": "university of california santa barbara ca", "city": "santa barbara", "Name": "tsung-ching huang"}, {"country": "Honduras", "university": null, "affiliation_string": "university of california santa barbara ca", "city": "santa barbara", "Name": "kwang-ting tim cheng"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "huai-yuan tseng"}, {"country": null, "university": null, "affiliation_string": null, "Name": "chen-pang kung"}]}, "Article No.: 13": {"references": ["Abramovici, M., Breuer, M., and Friedman, A. 1995. Digital System Testing and Testable Design. IEEE Press.\n", "Abramovici, M., Breuer, M., and Friedman, A. 1995. Digital System Testing and Testable Design IEEE Press.\n", "Swarup Bhunia , Hamid Mahmoodi , Arijit Raychowdhury , Kaushik Roy, A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application, Proceedings of the conference on Design, Automation and Test in Europe, p.1136-1141, March 07-11, 2005[doi>10.1109/DATE.2005.27]\n", "Bryan Black , Donald W. Nelson , Clair Webb , Nick Samra, 3D Processing Technology and Its Impact on iA32 Microprocessors, Proceedings of the IEEE International Conference on Computer Design, p.316-318, October 11-13, 2004\n", "Adrian Carbine , Derek Feltham, Pentium\u00ae Pro Processor Design for Test and Debug, Proceedings of the IEEE International Test Conference, p.294-303, November 03-05, 1997\n", "Cheng, C. F., Jagar, S., Poon, M. C., Kok, C. W., and Chan, M. 2004. A statistical model to predict the performance variation of polysilicon TFTs formed by grain-enhancement technology. IEEE Trans. Electron. Dev. 51, 2061--2068.\n", "Chern, H. N., Lee, C. L., and Fu, T. 1994. Correlation of polysilicon thin-film transistor characteristics to defect states via thermal annealing. IEEE Trans. Electron. Dev. 41, 460--462.\n", "Swaroop Ghosh , Swarup Bhunia , Arijit Raychowdhury , Kaushik Roy, A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.12, p.2934-2943, December 2006[doi>10.1109/TCAD.2006.882523]\n", "Karaki, N., Nanmoto, T., Ebihara, H., Utsunomiya, S., Inoue, S., and Shimoda, T. 2005. A flexible 8B asynchronous microprocessor based on low-temperature poly-silicon TFT technology. In Proceedings of the IEEE ISSCC Tech. Dig. 272--273.\n", "Li, J., Bansal, A., and Roy, K. 2007a. Poly-Si thin film transistors: An efficient and low cost option for digital operation. IEEE Trans. Electron. Dev. 54, 2910--2930.\n", "Li, J., Kang, K., and Roy, K. 2007b. Novel variation-aware circuit Design of scaled LTPS TFT for ultra low power, low-cost applications. In Proceedings of the International Conference on IC Design and Technology (ICICDT).\n", "Jing Li , Kunhyuk Kang , Aditya Bansal , Kaushik Roy, High performance and low power electronics on flexible substrate, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278550]\n", "Li, J., Ghosh, S., and Roy, K. 2007d. A generic and reconfigurable test paradigm using low-cost integrated poly-Si TFTs. In Proceedings of the International Test Conference (ITC).\n", "Mukhopadhyay, S., Kang, K., Mahmoodi, H., and Roy, K. 2005. Design of reliable and self-repairing SRAM in nano-scale technologies using leakage and delay monitoring. In Proceedings of the International Test Conference (ITC).\n", "Shashidhar Mysore , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Kaustav Banerjee , Tim Sherwood, Introspective 3D chips, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168890]\n", "Nozuyama, Y., Nishimura, A., and Iwamura, J. 1988. Design for testability of a 32-bit microprocessor\u2014the TX1. In Proceedings of the International Test Conference (ITC), 172--182.\n", "Patti, R. 2006. Three-Dimensional integrated circuits and the future of system-on-chip designs. Proc. IEEE 94, 1214--1224.\n", "Arijit Raychowdhury , Bipul C. Paul , Swarup Bhunia , Kaushik Roy, Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.11, p.1213-1224, November 2005[doi>10.1109/TVLSI.2005.859590]\n", "Hendrawan Soeleman , Kaushik Roy, Ultra-low power digital subthreshold logic circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.94-96, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313874]\n", "Stephen Strickland , Erhan Ergin , David R. Kaeli , Paul Zavracky, VLSI design in the 3rd dimension, Integration, the VLSI Journal, v.25 n.1, p.1-16, Sept. 1998[doi>10.1016/S0167-9260(98)00006-6]\n", "Subramanian, V., Dankoski, P., Degertekin, L., Khuri-Yakub, B. T., and Saraswat, K. C. 1997. Controlled two-step solid-phase crystallization for high-performance polysilicon TFT's. IEEE Electron. Dev. Lett. 18, 378--381.\n", "Suzuki, K., Tosaka, Y., and Sugii, T. 1996. Analytical threshold voltage model for short channel n+\u2212p+ double-gate SOI MOSFETs. IEEE Trans. Electron. Dev. 43, 732--738.\n", "Swan, G., Trivedi, Y., and Wharton, D. 1989. Crosscheck\u2014A practical solution for ASIC testability. In Proceedings of the International Test Conference (ITC), 903--908.\n", "Tanaka, T., Asuma, H., Ogawa, K., Shinagawa, Y., and Konishi, N. 1993. An LCD addressed by a-Si: H TFTs with peripheral poly-Si TFT circuits. Proc. IEDM Tech. Dig. 389--392.\n", "Walker, P. M., Mizuta, H., Uno, S., Furuta, Y., and Hasko, D. G. 2004. Improved off-current and sub-threshold slope in aggressively scaled poly-Si TFTs with a single grain boundary in the channel. IEEE Trans. Electron. Dev. 51, 212--219.\n", "Wang, M. and Wong, M. 2001. Characterization of an individual grain boundary in metal-induced laterally crystallized polycrystalline silicon thin-film devices. IEEE Trans. Electron. Dev. 48, 1655--1660.\n", "Yan, R. H., Ourmazd, A., and Lee, K.F. 1992. Scaling the Si MOSFET: From bulk to SOI to bulk. IEEE Trans. Electron. Dev. 39, 1704--1710.\n"], "doi": "doi>10.1145/1389089.1389093", "ref_links": {}, "abstract": "This article presents a holistic hybrid design methodology for low-power, low-cost, testable digital designs using low-temperature polycrystalline-silicon thin-film transistors (LTPS TFTs). An alternate scaling rule under low thermal budget (due to flexible substrate) is developed to improve the performance of TFTs in the presence of process variation. We demonstrate that LTPS TFTs can be further optimized for ultralow-power subthreshold operation with performances comparable to contemporary single-crystal silicon-on-insulator (c-Si SOI) devices after process optimization. The optimized LTPS TFTs with high current drivability and less variability can comprise a promising low-cost option to augment Si CMOS technology, opening up a plethora of new hybrid 3D applications. We illustrate one such application: IC testing. Testing of complex VLSI systems is a prime concern due to design cost of DFT circuits, area/delay overheads, and poor test confidence. To harness the benefits of TFT technology, a novel low-power, process-tolerant, generic, and reconfigurable test structure designed using LTPS TFTs is proposed to reduce the test cost, as well as to improve diagnosability and verifiability, of complex VLSI systems. Due to proper optimization of TFT devices, the proposed test structure consumes low power but operates with reasonable performance. Furthermore, the test circuits do not consume any silicon area because they can be integrated on-chip using 3D technology. Since the test architecture is reconfigurable, this eliminates the need to redesign built-in-self-test (BIST) components that may vary from one processor generation to another. We have developed test structures using 200nm TFT devices and evaluated them on designs implemented in 130nm bulk CMOS. For circuit simulations, we have developed a SPICE-compatible model for TFT devices. The BIST components designed using the test structures operate at 0.8--4.3 GHz (compared to 8.2 GHz in bulk CMOS) with low power consumption. The enhanced scan cells partially implemented in TFT (3D hybrid design) consume \u223c24&percnt; less power and \u223c15--20&percnt; less area of Si die compared to conventional bulk-Si design (2D planar design), with minimal delay overhead.", "authors": [{"name": "jing li", "link": "http://dl.acm.org/author_page.cfm?id=81100486318"}, {"name": "aditya bansal", "link": "http://dl.acm.org/author_page.cfm?id=81310485458"}, {"name": "swarop ghosh", "link": "http://dl.acm.org/author_page.cfm?id=81502751449"}, {"name": "kaushik roy", "link": "http://dl.acm.org/author_page.cfm?id=81100654574"}], "title": "An alternate design paradigm for low-power, low-cost, testable hybrid systems using scaled LTPS TFTs", "citations": [], "Metrics": {"Downloads (12 months)": "15\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "451\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette in", "city": "west", "Name": "jing li"}, {"country": null, "university": null, "affiliation_string": "ibm tj watson research yorktown heights ny", "city": null, "Name": "aditya bansal"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette in", "city": "west", "Name": "swarop ghosh"}, {"country": "Cameroon", "university": null, "affiliation_string": "purdue university west lafayette in", "city": "west", "Name": "kaushik roy"}]}}, "date": {"month": "August", "year": "2008"}}, "Issue2": {"articles": {"Article No.: 8": {"references": ["Adachi, S., Lee, J., and Peper, F. 2004. On signals in asynchronous cellular spaces. IEICE Trans. Inf. Syst. E87-D, 3, 657--668.\n", "Adachi, S., Peper, F., and Lee, J. 2004. Computation by asynchronously updating cellular automata. J. Statis. Phys. 114, 1/2, 261--289.\n", "Avouris, P., Appenzeller, J., Martel, R., and Wind, S. 2003. Carbon nanotube electronics. Proceedings of the IEEE 91, 11, 1772--1784.\n", "Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, p.141-150, January 01, 2002, Melbourne, Victoria, Australia\n", "Bennett, C. 1982. The thermodynamics of computation---a review. Int. J. Theoret. Phys. 21, 12, 905--940.\n", "Michael Biafore, Cellular automata for nanometer-scale computation, Physica D, v.70 n.4, p.415-433, Feb. 15, 1994[doi>10.1016/0167-2789(94)90075-2]\n", "Biere, A., Cimatti, A., Clarke, E. M., and Zhu, Y. 1999. Symbolic model checking without bdds. In Proceedings of the 5th International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS '99). Springer-Verlag, 193--207.\n", "George Bourianoff, The Future of Nanocomputing, Computer, v.36 n.8, p.44-53, August 2003[doi>10.1109/MC.2003.1220581]\n", "Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]\n", "Burch, J., Clarke, E., Long, D., McMillan, K., and Dill, D. 1994. Symbolic model checking for sequential circuit verification. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 13, 4, 401--424.\n", "Burch, J., Clarke, E., McMillan, K., Dill, D., and Hwang, L. 1990. Symbolic model checking: 10<sup>20</sup> states and beyond. In Proceedings of the 5th Annual IEEE Symposium on Logic in Computer Science. IEEE Computer Society Press, 1--33.\n", "Josep Carmona , Jordi Cortadella , Yousuke Takada , Ferdinand Peper, From molecular interactions to gates: a systematic approach, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233688]\n", "Edmund M. Clarke , E. Allen Emerson, Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic, Logic of Programs, Workshop, p.52-71, May 01, 1981\n", "Edmund M. Clarke, Jr. , Orna Grumberg , Doron A. Peled, Model checking, MIT Press, Cambridge, MA, 2000\n", "Edmund Clarke , Armin Biere , Richard Raimi , Yunshan Zhu, Bounded Model Checking Using Satisfiability Solving, Formal Methods in System Design, v.19 n.1, p.7-34, July 2001[doi>10.1023/A:1011276507260]\n", "E. M. Clarke , E. A. Emerson , A. P. Sistla, Automatic verification of finite-state concurrent systems using temporal logic specifications, ACM Transactions on Programming Languages and Systems (TOPLAS), v.8 n.2, p.244-263, April 1986[doi>10.1145/5397.5399]\n", "Patrick Cousot , Radhia Cousot, Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.238-252, January 17-19, 1977, Los Angeles, California[doi>10.1145/512950.512973]\n", "Devadas, S. 1989. Optimal layout via boolean satisfiability. In Proceedings of the International Conference Computer-Aided Design (ICCAD). 294--297.\n", "Durbeck, L. and Macias, N. 2001. The cell matrix: An architecture for nanocomputing. Nanotechnology 12, 3, 217--230.\n", "Eigler, D. M., Lutz, C. P., Crommie, M. F., Mahoran, H. C., Heinrich, A. J., and Gupta, J. A. 2004. Information transport and computation in nanometre-scale structures. Phil. Trans. R. Soc. Lond. A 362, 1819, 1135--1147.\n", "Michael P. Frank, Introduction to reversible computing: motivation, progress, and challenges, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062324]\n", "Heinrich, A., Lutz, C., Gupta, J., and Eigler, D. 2002. Molecule cascades. Science 298, 1381--1387.\n", "C. A. R. Hoare, An axiomatic basis for computer programming, Communications of the ACM, v.12 n.10, p.576-580, Oct. 1969[doi>10.1145/363235.363259]\n", "IBM 2002. IBM scientists build world's smallest operating computing circuits. http://domino. watson.ibm.com/comm/pr.nsf/pages/news.20021024_cascade.html.\n", "ITRS 2005. International Technology Roadmap for Semiconductors.\n", "Joachim, C., Gimzewski, J., and Aviram, A. 2000. Electronics using hybrid-molecular and mono-molecular devices. Nature 408, 541--548.\n", "Kato, H., Okuyama, H., Ichihara, S., and Kawai, M. 2000. Lateral interactions of CO in the (2 \u00d7 1)p2mg structure on Pd(110): Force constants between tilted CO molecules. J. Chem. Phys. 112, 4, 1925--1936.\n", "Jia Lee , Susumu Adachi , Ferdinand Peper , Shinro Mashiko, Delay-insensitive computation in asynchronous cellular automata, Journal of Computer and System Sciences, v.70 n.2, p.201-220, March 2005[doi>10.1016/j.jcss.2004.10.009]\n", "Jia Lee , Susumu Adachi , Ferdinand Peper , Kenichi Morita, Embedding universal delay-insensitive circuits in asynchronous cellular spaces, Fundamenta Informaticae, v.58 n.3-4, p.295-320, May 2003\n", "Lee, J., Adachi, S., Peper, F., and Morita, K. 2004. Asynchronous game of life. Physica D 194, 369--384.\n", "Likharev, K. K. and Strukov, D. B. 2005. Cmol: Devices, circuits, and architectures. In Introduction to Molecular Electronics. Springer, Berlin, Germany, 447--477.\n", "Lin, B. and Somenzi, F. 1990. Minimization of symbolic relations. In Proceedings of the IEEE International Conference on Computer-Aided Design. 88--91.\n", "Andrew Ling , Deshanand P. Singh , Stephen D. Brown, FPGA logic synthesis using quantified boolean satisfiability, Proceedings of the 8th international conference on Theory and Applications of Satisfiability Testing, June 19-23, 2005, St Andrews, UK[doi>10.1007/11499107_37]\n", "Kenneth L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Norwell, MA, 1993\n", "Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]\n", "Muller, D. E. and Bartky, W. S. 1959. A theory of asynchronous circuits. In Proceedings of an International Symposium on the Theory of Switching. Harvard University Press, 204--243.\n", "Ono, Y., Fujiwara, A., Nishiguchi, K., Inokawa, H., and Takahashi, Y. 2005. Manipulation and detection of single electrons for future information processing. J. Appl. Phys. 97, 031101--1--031101--19.\n", "F. Peper , Jia Lee , F. Abo , T. Isokawa , S. Adachi , N. Matsui , S. Mashiko, Fault-tolerance in nanocomputers: a cellular array approach, IEEE Transactions on Nanotechnology, v.3 n.1, p.187-201, March 2004[doi>10.1109/TNANO.2004.824034]\n", "Peper, F., Lee, J., Adachi, S., and Mashiko, S. 2003. Laying out circuits on asynchronous cellular arrays: A step towards feasible nanocomputers&quest; Nanotech. 14, 4, 469--485.\n", "Pnueli, A. 1977. The temporal logic of programs. In Proceedings of the 18th IEEE Symposium on Foundation of Computer Science. 46--57.\n", "Jean-Pierre Queille , Joseph Sifakis, Specification and verification of concurrent systems in CESAR, Proceedings of the 5th Colloquium on International Symposium on Programming, p.337-351, April 06-08, 1982\n", "Sahoo, D., Iyer, S. K., Jain, J., Stangier, C., Narayan, A., Dill, D. L., and Emerson, E. A. 2004. A partitioning methodology for bdd-based verification. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design, A. J. Hu and A. K. Martin, Eds. Lecture Notes in Computer Science, vol. 3312. Springer, 399--413.\n", "Sarma, S. D., Fabian, J., Hu, X., and Zutic, I. 2000. Issues, concepts, and challenges in spintronics. In Proceedings of the 58th IEEE Device Research Conference (DRC). IEEE, 95--98.\n", "Somenzi, F. CUDD: CU decision diagram package. http://vlsi.colorado.edu/~fabio/CUDD/.\n", "Stan, M., Franzon, P., Goldstein, S., Lach, J., and Ziegler, M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. In Proceedings of the IEEE 91, 11, 1940--1957.\n", "Stone, M. 1936. The representation theorem for Boolean algebras. Trans. Amer. Math. Soc. 40, 37--111.\n", "Tougaw, P. D. and Lent, C. S. 1994. Logical devices implemented using quantum cellular-automata. J. Appl. Phys. 75, 1818--1825.\n", "Uvdal, P., Karlsson, P.-A., Nyberg, C., and Andersson, S. 1988. On the structure of dense CO overlayers. Surfa. Sci. 202, 1--2, 167--182.\n", "Verhoeff, T. 1988. Delay-insensitive codes---an overview. Distrib. Comput. 3, 1, 1--8.\n"], "doi": "doi>10.1145/1350763.1350768", "ref_links": {"43": "http://vlsi.colorado.edu/~fabio/CUDD/.", "23": "http://domino."}, "abstract": "Nanometer-scale structures suitable for computing have been investigated by several research groups in recent years. A common feature of these structures is their dynamic evolution through cascaded local interactions embedded on a discrete grid. Finding configurations capable of conducting computations is a task that often requires tedious experiments in laboratories. Formal methods\u2014though used extensively for the specification and verification of software and hardware computing systems\u2014are virtually unexplored with respect to computational structures at atomic scales. This paper presents a systematic approach toward the application of formal methods in this context, using techniques like abstraction, model-checking, and symbolic representations of states to explore and discover computational structures. The proposed techniques are applied to a system of CO molecules on a grid of Copper atoms, resulting in the design of a complete library of combinational logic gates based on this molecular system. The techniques are also applied on (more general) systems of cellular automata that employ an asynchronous mode of timing. The use of formal methods may narrow the gap between Physical Chemistry and Computer Science, allowing the description of interactions of nanometer scale systems on a level of abstraction suitable to devise computing devices.", "authors": [{"name": "josep carmona", "link": "http://dl.acm.org/author_page.cfm?id=81100598195"}, {"name": "jordi cortadella", "link": "http://dl.acm.org/author_page.cfm?id=81340488520"}, {"name": "yousuke takada", "link": "http://dl.acm.org/author_page.cfm?id=81323497044"}, {"name": "ferdinand peper", "link": "http://dl.acm.org/author_page.cfm?id=81100216694"}], "title": "Formal methods for the analysis and synthesis of nanometer-scale cellular arrays", "citations": [], "Metrics": {"Downloads (12 months)": "13\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "520\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Aruba", "university": null, "affiliation_string": "universitat politecnica de catalunya barcelona spain", "city": "barcelona", "Name": "josep carmona"}, {"country": "Aruba", "university": null, "affiliation_string": "universitat politecnica de catalunya barcelona spain", "city": "barcelona", "Name": "jordi cortadella"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "yousuke takada"}, {"country": null, "university": null, "affiliation_string": null, "Name": "ferdinand peper"}]}, "Article No.: 7": {"references": ["Amlani, I., Lewis, J., Lee, K., Zhang, R., Deng, J., and Wong, H.-S. P. 2006. First demonstration of AC gain from a single-walled carbon nanotube common-source amplifier. Proceedings of the IEEE International Electron Devices Meeting. 559--562.\n", "Asha Balijepalli , Saurabh Sinha , Yu Cao, Compact modeling of carbon nanotube transistor for early stage process-design exploration, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283783]\n", "Chen, J., Klinke, C., Afzali, A., and Avouris, P. 2005. Self-aligned carbon nanotube transistors with charge transfer doping. Appl. Phys. Lett. 86, 123108.\n", "Deng, J. and Wong, H.-S. P. 2007a. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application---part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186--3194\n", "Deng, J. and Wong, H.-S. P. 2007b. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application---part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 3195--3205.\n", "Deng, J. and Wong, H.-S. P. 2007c. Modeling and analysis of planar gate capacitance for 1-D FET with multiple cylindrical conducting channels. IEEE Trans. Electron Devices 54, 2377--2385.\n", "Deng, J., Patil, N., Ryu, K., Badmaev, A., Zhou, C., Mitra, S., and Wong, H.-S. P. 2007d. Carbon nanotube transistor circuits: circuit-level performance benchmarking and design options for living with imperfections. Proceedings of the International Solid State Circuits Conference, 70--71.\n", "Deng, J., Ghosh, K., and Wong, H.-S. P. 2007e. Modeling carbon nanotube sensors. IEEE Sensors J. 7, 1356--1357.\n", "Dwyer, C., Cheung, M., and Sorin, D. J. 2004. Semi-empirical SPICE models for carbon nanotube FET logic. In Proceedings of the 4<sup>th</sup>IEEE Conference on Nanotechnology, 386--388.\n", "Friesz, A. K., Parker, A. C., Zhou, C. W., Ryu, K. M., Sanders, J. M., Deng, J., and Wong H.-S. P. 2007. A biomimetic carbon nanotube synapse circuit. Biomedical Engineering Society (BMES) Annual Fall Meeting.\n", "Guo, J., Javey A., Dai, H., and Lundstrom, M. 2004. Performance analysis and design optimization of near ballistic carbon nanotube field effect transis. In Proceedings of the International Electron Devices Meeting, 703--706.\n", "Guo, J., Lundstrom, M., and Datta, S. 2002. Performance projections for ballistic carbon nanotube field-effect transistors. Appl. Phys. Lett. 80, 3192--3194.\n", "ITRS 2006. International Technology Roadmap for Semiconductors, http://public.itrs.net.\n", "Kane, E. O. 1959. Zener tunneling in semiconductors. J. Phys. Chem. Solids 12, 181--188.\n", "Kane, E. O. 1961. Theory of tunneling. J. Appl. Phys. 32, 83--91.\n", "Mann, D., Javey, A., Kong, J., Wang, Q., and Dai, H. 2003. Ballistic transport in metallic nanotubes with reliable Pd ohmic contacts. NanoLetters 3, 1541--1544.\n", "Natori, K., Kimura, Y., and Shimizu, T. 2005. Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire field-effect transistor. J. Appl. Phys. 97, 034306.1--034306.7.\n", "A. Raychowdhury , S. Mukhopadhyay , K. Roy, A circuit-compatible model of ballistic carbon nanotube field-effect transistors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.10, p.1411-1420, November 2006[doi>10.1109/TCAD.2004.835135]\n", "Skotnicki, T., Hutchby, J. A., King, T.-J., Wong, H.-S. P., and Beouff, F. 2005. The road to the end of CMOS scaling. IEEE Circuits and Devices Magazine, 16--26.\n", "Stanford 2007. Stanford Nano Website, http://nano.stanford.edu.\n", "Wan, G. C. 2007. Circuit compatible CNFET device model in VerilogA (Talk). (unpublished results).\n", "H.-S. P. Wong, Beyond the conventional transistor, IBM Journal of Research and Development, v.46 n.2-3, p.133-168, March 2002[doi>10.1147/rd.462.0133]\n", "Wong, H.-S. P., Appenzeller, J., Derycke, V., Martel, R., Wind, S., and Avouris, P. 2003. Carbon nanotube field effect transistors -- fabrication, device physics, and circuit implications. In Proceedings of the International Solid State Circuits Conference. 370--371.\n", "H.-S. Philip Wong , Jie Deng , Arash Hazeghi , Tejas Krishnamohan , Gordon C. Wan, Carbon nanotube transistor circuits: models and tools for design and performance optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233636]\n", "Yao, Z., Kane, C. L., and Dekker, C. 2000. High-field electrical transport in single-wall carbon nanotubes. Phys. Rev. Lett. 84, 2941--2944.\n"], "doi": "doi>10.1145/1350763.1350767", "ref_links": {"19": "http://nano.stanford.edu.", "12": "http://public.itrs.net."}, "abstract": "In this paper, we describe the development of the Stanford University Carbon Nanotube FET (CNFET) Compact Model. The CNFET Model is a circuit-compatible, compact model which describes enhancement-mode, CMOS-like CNFETs. It can be used to simulate both functionality and performance of large-scale circuits with hundreds of CNFETs. To produce realistic and relevant results, the model accounts for several practical non-idealities such as scattering in the near-ballistic channel, effects of the source/drain extension region, and charge-screening for multiple-nanotube CNFETs. The model also includes a full transcapacitance network for more accurate transient and AC results. The Stanford University CNFET Model is implemented in both HSPICE macro language and VerilogA. The VerilogA implementation shows speedups of roughly 7x\u223c15x over HSPICE. Applications of the model suggest that n- and p-CNFETs will have 6x and 13x speed advantage over Si n- and p-MOSFETs respectively at the 32nm node, and that a CNT density of 250 CNTs/um is ideal for multiple-nanotube gates. Such a compact CNFET model will be absolutely essential in ushering in the Design Era of CNFET circuits as carbon nanotube technology outgrows its \u201cscience discovery\u201d phase.", "authors": [{"name": "jie deng", "link": "http://dl.acm.org/author_page.cfm?id=81331491397"}, {"name": "albert lin", "link": "http://dl.acm.org/author_page.cfm?id=81100221563"}, {"name": "gordon c wan", "link": "http://dl.acm.org/author_page.cfm?id=81350597527"}, {"name": "h-s philip wong", "link": "http://dl.acm.org/author_page.cfm?id=81336494238"}], "title": "Carbon nanotube transistor compact model for circuit design and performance optimization", "citations": [{"Name": "A. K. Kureshi ", "Country": null, "Affiliation": null}, {"Name": "Jiale Huang ", "Country": null, "Affiliation": null}, {"Name": "Minhao Zhu ", "Country": null, "Affiliation": null}, {"Name": "Shengqi Yang ", "Country": null, "Affiliation": null}, {"Name": "Pallav Gupta ", "Country": null, "Affiliation": null}, {"Name": "Wei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Steven M. Rubin ", "Country": null, "Affiliation": null}, {"Name": "Nishant Patil ", "Country": null, "Affiliation": null}, {"Name": "Albert Lin ", "Country": null, "Affiliation": null}, {"Name": "Jie Zhang ", "Country": null, "Affiliation": null}, {"Name": "H.-S. Philip Wong ", "Country": null, "Affiliation": null}, {"Name": "Subhasish Mitra", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "22\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "1355\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "stanford university stanford ca", "city": null, "Name": "jie deng"}, {"country": null, "university": null, "affiliation_string": "stanford university stanford ca", "city": null, "Name": "albert lin"}, {"country": null, "university": null, "affiliation_string": "stanford university stanford ca", "city": null, "Name": "gordon c wan"}, {"country": null, "university": null, "affiliation_string": "stanford university stanford ca", "city": null, "Name": "h-s philip wong"}]}, "Article No.: 5": {"references": [], "doi": "doi>10.1145/1350763.1350765", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "r iris bahar", "link": "http://dl.acm.org/author_page.cfm?id=81314487447"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "Introduction to joint ACM JETC/TODAES special issue on new, emerging, and specialized technologies", "citations": [], "Metrics": {"Downloads (12 months)": "7\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "427\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "brown university", "city": null, "Name": "r iris bahar"}, {"country": null, "university": null, "affiliation_string": "duke university", "city": null, "Name": "krishnendu chakrabarty"}]}, "Article No.: 6": {"references": ["M. D. Altman , J. P. Bardhan , B. Tidor , J. K. White, FFTSVD: A Fast Multiscale Boundary-Element Method Solver Suitable for Bio-MEMS and Biomolecule Simulation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.274-284, February 2006[doi>10.1109/TCAD.2005.855946]\n", "Aluru, N. R. and Li, G. 2001. Finite cloud method: a true meshless technique based on a fixed reproducing kernel approximation. Int. J. Numer. Meth. Engin. 50, 2373--2410.\n", "Bardhan, J. P., Altman, M. D., Willis, D. J., Lippow, S. M., Tidor, B., and White, J. K. 2007. Numerical integration techniques for curved-element discretizations of molecule-solvent interfaces. J. Chem. Phys. 127, 1, 014701.\n", "Baxansky, A. and Kiryati, N. 2005. Calculating geometric properties of three-dimensional objects from the spherical harmonic representation. Tech. rep. VIA-2005-6-1, Tel Aviv University.\n", "Berman, H. M., Westbrook, J., Feng, Z., Gilliland, G., Bhat, T. N., Weissig, H., Shindyalov, I. N., and Bourne, P. E. 2000. The Protein Data Bank. Nucleic Acids Resear. 28, 1, 235--242.\n", "Berrut, J.-P. and Trefethen, L. N. 2004. Barycentric lagrange interpolation. SIAM Rev. 46, 3, 501--517.\n", "Beylkin, G., Coifman, R., and Rokhlin, V. 1991. Fast wavelet transforms and numerical algorithms I. Comm. Pure Appl. Math. 44, 141--183.\n", "Bharadwaj, R., Windemuth, A., Sridharan, S., Honig, B., and Nicholls, A. 1995. The fast multipole boundary element method for molecular electrostatics: An optimal approach for large systems. J. Comput. Chem. 16, 898--913.\n", "Boschitsch, A., Fenley, M., and Zhou, H.-X. 2002. Fast boundary element method for the linear poisson-boltzmann equation. J. Phy. Chem. B 106, 10, 2741--2754.\n", "Ch. Brechb\u00fchler , G. Gerig , O. K\u00fcbler, Parametrization of closed surfaces for 3-D shape description, Computer Vision and Image Understanding, v.61 n.2, p.154-170, March 1995[doi>10.1006/cviu.1995.1013]\n", "Brooks, C. L., Karplus, M., and Pettitt, B. M. 1988. Proteins: A Theoretical Perspective of Dynamics, Structure and Thermodynamics. John Wiley & Sons.\n", "Oscar P. Bruno , Leonid A. Kunyansky, A fast, high-order algorithm for the solution of surface scattering problems: basic implementation, tests, and applications, Journal of Computational Physics, v.169 n.1, p.80-110, May 2001[doi>10.1006/jcph.2001.6714]\n", "B\u00fcchmann, B. 2000. Accuracy and stability of a set of free-surface time-domain boundary element models based on B-splines. Int. J. Numer. Meth. Fluids 33, 1, 125--155.\n", "Connolly, M. L. 1983. Analytical molecular surface calculation. J. Appl. Crystallography 16, 548--558.\n", "Davis, M. E. and McCammon, J. A. 1990. Electrostatics in biomolecular structure and dynamics. Chem. Rev. 90, 509--521.\n", "de Queiroz, A. C. M. Capacitance calculations. http://www.coe.ufrj.br/~acmq/tesla/capcalc.pdf.\n", "Duncan, B. S. and Olson, A. J. 1993. Approximation and characterization of molecular surfaces. Biopolymers 33, 2 (Feb.), 219--229.\n", "Frangi, A. and di Gioia, A. 2005. Multipole BEM for the evaluation of damping forces on MEMS. Comput. Mech. 37, 24--31.\n", "Garboczi, E. J. 2002. Three-dimensional mathematical analysis of particle shape using x-ray tomography and spherical harmonics: Application to aggregates used in concrete. Cement Concrete Res. 32, 10 (Oct.), 1621--1638.\n", "Gedney, S. 2003. On deriving a locally corrected Nystrom scheme from a quadrature sampled moment method. IEEE Trans. Antenn. Propag. 51, 2402--2412.\n", "Gilson, M. K., Rashin, A., Fine, R., and Honig, B. 1985. On the calculation of electrostatic interactions in proteins. J. Mole. Bio. 183, 503--516.\n", "Gilson, M. K., Sharp, K. A., and Honig, B. H. 1987. Calculating the electrostatic potential of molecules in solution: Method and error assessment. J. Comput. Chem. 9, 327--335.\n", "Grant, J. A., Pickup, B. T., and Nicholls, A. 2001. A smooth permittivity function for Poisson-Boltzmann solvation methods. J. Comput. Chem. 22, 608--640.\n", "Greengard, L. 1988. The Rapid Evaluation of Potential Fields in Particle Systems. MIT Press.\n", "Hackbusch, W. and Nowak, Z. P. 1989. On the fast matrix multiplication in the boundary element method by panel clustering. Numerische Mathematik 54, 463--491.\n", "Roger F. Harrington, Field Computation by Moment Methods, Krieger Publishing Co., Inc., Melbourne, FL, 1982\n", "Heitzinger, C. 2007. Computational aspects of the three-dimensional feature-scale simulation of silicon-nanowire field-effect sensors for DNA detection. J. Comput. Electron. 6, 387--390.\n", "Hendsch, Z. S., Nohaile, M. J., Sauer, R. T., and Tidor, B. 2001. Preferential heterodimer formation via undercompensated electrostatic interactions. J. Amer. Chem. Soc. 123, 1264--1265.\n", "Hess, J. L. 1979. A higher order panel method for three-dimensional potential flow. Tech. rep. McDonald Douglas.\n", "Hess, J. L. and Smith, A. M. O. 1964. Calculation of nonlifting potential flow about arbitrary three-dimensional bodies. J. Ship Res. 8, 2, 22--44.\n", "Honig, B. and Nicholls, A. 1995. Classical electrostatics in biology and chemistry. Science 268, 1144--1149.\n", "Jandhyala, V., Michielssen, E., Balasubramaniam, S., and Chew, W. C. 1998. A combined steepest descent-fast multipole algorithm for the fast analysis of three-dimensional scattering by rough surfaces. IEEE Trans. Geosci. Remote Sens. 36, 738--748.\n", "Jean-Charles, A., Nicholls, A., Sharp, K., Honig, B., Tempczyk, A., Hendrickson, T. F., and Still, W. C. 1991. Electrostatic contributions to solvation energies: Comparison of free energy perturbation and continuum calculations. J. Amer. Chem. Soc. 113, 1454--1455.\n", "Andre J. Juffer , Eugen F. F. Botta , Bert A. M. van Keulen , Auke van der Ploeg , Herman J. C. Berendsen, The electric potential of a macromolecule in a solvent: A fundamental approach, Journal of Computational Physics, v.97 n.1, p.144-171, Nov. 1991[doi>10.1016/0021-9991(91)90043-K]\n", "Kamon, M., Tsuk, M. J., and White, J. 1994. FASTHENRY: A multipole-accelerated 3-D inductance extraction program. Trans. Microw. Theor. Techniq. 42, 1750--1758.\n", "Kangas, E. and Tidor, B. 2000. Electrostatic specificity in molecular ligand design. J. Chem. Phys. 112, 9120--9131.\n", "Kangas, E. and Tidor, B. 2001. Electrostatic complementarity at ligand binding sites: Application to chorismate mutase. J. Phys. Chem. 105, 880--888.\n", "Sharad Kapur , David E. Long, High-order Nystr\u00f6m schemes for efficient 3-D capacitance extraction, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.178-185, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288604]\n", "Sharad Kapur , David E. Long, IES3: a fast integral equation solver for efficient 3-dimensional extraction, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.448-455, November 09-13, 1997, San Jose, California, USA\n", "Klapper, I., Hagstrom, R., Fine, R., Sharp, K., and Honig, B. 1986. Focusing of electric fields in the active site of Cu-Zn superoxide dismutase: Effects of ionic strength and amino-acid modification. Proteins: Struc. Func. Genet. 1, 47--59.\n", "Kong, J., Franklin, N. R., Zhou, C., Chapline, M. G., Peng, S., Cho, K., and Dai, H. 2000. Nanotube molecular wires as chemical sensors. Science 287, 5453, 622--625.\n", "Kress, R. 1999. Linear Integral Equations, 2nd Ed. Springer Verlag.\n", "Rainer Kress , Ian H. Sloan, On the numerical solution of a logarithmic integral equation of the first kind for the Helmholtz equation, Numerische Mathematik, v.66 n.2, p.199-214, Nov. 1993[doi>10.1007/BF01385694]\n", "Shihhsien S. Kuo , Michael D. Altman , Jaydeep P. Bardhan , Bruce Tidor , Jacob K. White, Fast methods for simulation of biomolecule electrostatics, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.466-473, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774640]\n", "Lee, A. Y., Karplus, P. A., Ganem, B., and Clardy, J. 1995. Atomic structure of the buried catalytic pocket of escherichia coli chorismate mutase. J. Amer. Chem. Soc. 117, 12, 3627--3628.\n", "Lee, B. and Richards, F. M. 1971. The interpretation of protein structures: estimation of static accessibility. J. Mole. Bio. 55, 379--400.\n", "Lee, L.-P. and Tidor, B. 2001a. Barstar is electrostatically optimized for tight-binding to barnase. Nature Struc. Biol. 8, 73--76.\n", "Lee, L.-P. and Tidor, B. 2001b. Optimization of binding electrostatics: Charge complementarity in the barnase-barstar protein complex. Protein Sci. 10, 362--377.\n", "Leicester, S., Finney, J., and Bywater, R. 1994. A quantitative representation of molecular surface shape. I: Theory and development of the method. J. Math. Chem. 16, 315--341.\n", "S. E. Leicester , John L. Finney , Robert P. Bywater, Description of molecular surface shape using Fourier descriptors, Journal of Molecular Graphics, v.6 n.2, p.104-108, June 1988[doi>10.1016/0263-7855(88)85008-2]\n", "Sharad Kapur , David E. Long, Large-scale capacitance calculation, Proceedings of the 37th Annual Design Automation Conference, p.744-749, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337767]\n", "Lounnas, V., Pettitt, B. M., Findsen, L., and Subramaniam, S. 1992. A microscopic view of protein solvation. J. Phys. Chem. 18, 7157--7159.\n", "Lu, B., Cheng, X., Huang, J., and McCammon, J. A. 2006. Order N algorithm for computation of electrostatic interactions in biomolecular systems. In Proceedings of the National Academics of Science 103, 51, 19314--19319.\n", "Madura, J. D., Briggs, J. M., Wade, R. C., Davis, M. E., Luty, B. A., Ilin, A., Antosiewicz, J., Gilson, M. K., Bagheri, B., Ridgway-Scott, L., and McCammon, J. A. 1995. Electrostatics and diffusion of molecules in solution: Simulations with the University of Houston Brownian Dynamics program. Comput. Phys. Commu. 91, 57--95.\n", "Manier, H. D. 1995. A three dimensional higher order panel method based on B-splines. Ph.D. thesis, Massachusetts Institute of Technology, Cambridge, MA.\n", "Nelson L. Max , Elizabeth D. Getzoff, Spherical Harmonic Molecular Surfaces, IEEE Computer Graphics and Applications, v.8 n.4, p.42-50, July 1988[doi>10.1109/38.7748]\n", "McCammon, J. A. and Harvey, S. C. 1987. Dynamics of Proteins and Nucleic Acids. Cambridge University Press, Cambridge, UK.\n", "Richard J. Morris , Rafael J. Najmanovich , Abdullah Kahraman , Janet M. Thornton, Real spherical harmonic expansion coefficients as 3D shape descriptors for protein binding pocket and ligand comparisons, Bioinformatics, v.21 n.10, p.2347-2355, May 2005[doi>10.1093/bioinformatics/bti337]\n", "Murray, J. S. and Politzer, P. 1998. Statistical analysis of the molecular surface electrostatic potential: an approach to describing noncovalent interactions in condensed phases. J. Molec. Struc.: THEOCHEM, Issues 1--2, Proceedings of the Fifth Annual Conference on Current Trends in Computational Chemistry 425, 107--114.\n", "K. Nabors , F. T. Korsmeyer , F. T. Leighton , J. White, Preconditioned, adaptive, multipole-accelerated iterative methods for three-dimensional first-kind integral equations of potential theory, SIAM Journal on Scientific Computing, v.15 n.3, p.713-735, May 1994[doi>10.1137/0915046]\n", "Nabors, K. and White, J. 1991. FastCap: A multipole accelerated 3-D capacitance extraction program. IEEE Trans. Comput. Aid. Des. 10, 11, 1447--1459.\n", "Newman, J. N. 1986. Distributions of sources and normal dipoles over a quadrilateral panel. J. Engin. Math. 20, 113--126.\n", "Anthony Nicholls , Barry Honig, A rapid finite difference algorithm, utilizing successive over-relaxation to solve the Poisson-Boltzmann equation, Journal of Computational Chemistry, v.12 n.4, p.435-445, May 1991[doi>10.1002/jcc.540120405]\n", "Patera, A. T. 1984. A spectral element method for fluid dynamics: Laminar flow in a channel expansion. J. Comput. Phys. 54, 468--488.\n", "J. R. Phillips , J. K. White, A precorrected-FFT method for electrostatic analysis of complicated 3-D structures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.10, p.1059-1072, November 2006[doi>10.1109/43.662670]\n", "Qiu, D., Shenkin, P. S., Hollinger, F. P., and Still, W. C. 1997. The GB/SA continuum model for solvation. A fast analytical method for the calculation of approximate Born radii. J. Phys. Chem. A 101, 3005--3014.\n", "Ramaswamy, D., Ye, W., Wang, X., and White, J. 1999. Fast algorithms for 3-D simulation. J. Model. Simul. Microsyst. 1, 1, 77--82.\n", "Richards, F. M. 1977. Areas, volumes, packing, and protein structure. Ann. Rev. Biophys. Bioengin. 6, 151--176.\n", "Rick, S. W. and Berne, B. J. 1994. The aqueous solvation of water: A comparison of continuum methods with molecular dynamics. J. Amer. Chem. Soc. 116, 3949--3954.\n", "Rocchia, W., Alexov, E., and Honig, B. 2001. Extending the applicability of the nonlinear Poisson-Boltzmann equation: Multiple dielectric constants and multivalent ions. J. Phys. Chem. B 105, 6507--6514.\n", "Rocchia, W., Sridharan, S., Nicholls, A., Alexov, E., Chiabrera, A., and Honig, B. 2002. Rapid grid-based construction of the molecular surface and the use of induced surface charge to calculate reaction field energies: Applications to the molecular systems and geometric objects. J. Comput. Chem. 23, 128--137.\n", "Rokhlin, V. 1985. Rapid solution of integral equations of classical potential theory. J. Comput. Phys. 60, 187--207.\n", "Youcef Saad , Martin H Schultz, GMRES: a generalized minimal residual algorithm for solving nonsymmetric linear systems, SIAM Journal on Scientific and Statistical Computing, v.7 n.3, p.856-869, July 1986[doi>10.1137/0907058]\n", "Sanner, M., Olson, A. J., and Spehner, J. C. 1996. Reduced surface: An efficient way to compute molecular surfaces. Biopolymers 38, 305--320.\n", "Sharp, K. A. and Honig, B. 1990. Electrostatic interactions in macromolecules: Theory and applications. Ann. Rev. Biophys. Biophys. Chem. 19, 301--332.\n", "Song, J., Lu, C.-C., and Chew, W. C. 1997. Multilevel fast multipole algorithm for electromagnetic scattering by large complex objects. Int. J. Numer. Meth. Engin. 45, 1488--1493.\n", "Still, W. C., Tempczyk, A., Hawley, R. C., and Hendrickson, T. 1990. Semianalytical treatment of solvation for molecular mechanics and dynamics. J. Amer. Chem. Soc. 112, 6127--6129.\n", "John Strain, Locally corrected multidimensional quadrature rules for singular functions, SIAM Journal on Scientific Computing, v.16 n.4, p.992-1017, July 1995[doi>10.1137/0916058]\n", "Stultz, C. 2004. An assessment of potential of mean force calculations with implicit solvent models. J. Phys. Chem. B 108, 42, 16525--16532.\n", "Tanford, C. and Kirkwood, J. G. 1957. Theory of protein titration curves I. general equations for impenetrable spheres. J. Amer. Chem. Soc. 59, 5333--5339.\n", "Tausch, J. 2006. A spectral method for the fast solution of boundary integral formulations of elliptic problems. In Integral Methods in Science and Engineering, C. Constanda, Z. Nashed, and D. Rollins, Eds. Birkh\u00e4user Boston, MA, 289--297.\n", "Johannes Tausch , Jacob White, A multiscale method for fast capacitance extraction, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.537-542, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309994]\n", "Vassberg, J. C. 1997. A fast surface-panel method capable of solving million-element problems. 35th Aerospace Sciences Meeting and Exhibit, AIAA Paper 97-0168. Reno, NV.\n", "Vorobjev, Y. N. and Hermans, J. 1997. SIMS: Computation of a smooth invariant molecular surface. Biophys. J. 73, 2, 722--732.\n", "X. Wang , J. Kanapka , W. Ye , N. R. Aluru , J. White, Algorithms in FastStokes and Its Application to Micromachined Device Simulation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.248-257, February 2006[doi>10.1109/TCAD.2005.855938]\n", "Wang, X., Newman, J., and White, J. 2000. Robust algorithms for boundary-element integrals on curved surfaces. In Proceedings of the International Conference on Modeling and Simulation of Microsystems. San Diego, CA, 473--476.\n", "Warwicker, J. and Watson, H. C. 1982. Calculation of the electric potential in the active site cleft due to alpha-helix dipoles. J. Molec. Biol. 157, 671--679.\n", "Yoon, B. J. and Lenhoff, A. M. 1990. A boundary element method for molecular electrostatics with electrolyte effects. J. Comput. Chem. 11, 1080--1086.\n", "Zauhar, R. J. and Morgan, R. S. 1988. The rigorous computation of the molecular electric potential. J. Comput. Chem. 9, 171--187.\n", "R. J. Zauhar , R. S. Morgan, Computing the electric potential of biomolecules: application of a new method of molecular surface triangulation, Journal of Computational Chemistry, v.11 n.5, p.603-622, Jun. 1990[doi>10.1002/jcc.540110509]\n", "Zauhar, R. J. and Varnek, A. 1996. A fast and space-efficient boundary element method for computing electrostatic and hydration effects in large molecules. J. Comput. Chem. 17, 864--877.\n", "Zhenhai Zhu , Ben Song , Jacob White, Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776015]\n"], "doi": "doi>10.1145/1350763.1350766", "ref_links": {"15": "http://www.coe.ufrj.br/~acmq/tesla/capcalc.pdf."}, "abstract": "The need to determine electrostatic fields in domains bounded by molecular surfaces arises in a number of nanotechnology applications including: biomolecule design, carbon nanotube simulation, and molecular electron transport analysis. Molecular surfaces are typically smooth, without the corners common in electrical interconnect problems, but are often so geometrically complicated that numerical evaluation of the associated electrostatic fields is extremely time-consuming. In this paper we describe and demonstrate a meshless spectrally-accurate integral equation method thatonlyrequires a description of the molecular surface in the form of a collection of surface points. Our meshless method is a synthesis of techniques, suitably adapted, including: spherical harmonic surface interpolation, spectral-element-like integral equation discretization, integral desingularization via variable transformation, and matrix-implicit iterative matrix solution. The spectral accuracy of this combined method is verified using analytically solvable sphere and ellipsoid problems, and then its accuracy and efficiency is demonstrated numerically by solving capacitance and coupled Poisson/linearized Poisson-Boltzmann problems associated with a commonly used model of a molecule in solution. The results demonstrate that for a tolerance of 10\u22123this new approach reduces the number of unknowns by as much as two orders of magnitude over the more commonly used flat panel methods.", "authors": [{"name": "shih-hsien kuo", "link": "http://dl.acm.org/author_page.cfm?id=81350594250"}, {"name": "bruce tidor", "link": "http://dl.acm.org/author_page.cfm?id=81100411503"}, {"name": "jacob white", "link": "http://dl.acm.org/author_page.cfm?id=81100619609"}], "title": "A meshless, spectrally accurate, integral equation solver for molecular surface electrostatics", "citations": [{"Name": "Mary Catherine A. Kropinski ", "Country": null, "Affiliation": null}, {"Name": "Bryan D. Quaife", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "7\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "655\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "massachusetts institute of technology cambridge ma", "city": "cambridge", "Name": "shih-hsien kuo"}, {"country": "United States", "university": null, "affiliation_string": "massachusetts institute of technology cambridge ma", "city": "cambridge", "Name": "bruce tidor"}, {"country": "United States", "university": null, "affiliation_string": "massachusetts institute of technology cambridge ma", "city": "cambridge", "Name": "jacob white"}]}, "Article No.: 4": {"references": [], "doi": "doi>10.1145/1350763.1350764", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "vijaykrishnan narayanan", "link": "http://dl.acm.org/author_page.cfm?id=81331506265"}], "title": "Editorial", "citations": [], "Metrics": {"Downloads (12 months)": "4\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "293\n", "Citation Count": "0\n"}, "affiliation_data": []}, "Article No.: 9": {"references": ["Amlani, I., Orlov, A., Snider, G., and Lent, C. 1998. Demonstration of a functional. quantum-dot cellular automata cell. J. Vac. Sci. Tech. B. 16, 3795--99.\n", "Blair, E. P. 2003. Tools for the design and simulation of clocked molecular quantum-dot cellular automata circuit. M.S. thesis, University of Notre Dame.\n", "A. Chaudhary , D. Z. Chen , K. Whitton , M. Niemier , R. Ravichandran, Eliminating wire crossings for molecular quantum-dot cellular automata implementation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.565-571, November 06-10, 2005, San Jose, CA\n", "Creutz, C. and Taube, H. 1973. Binuclear complexes of ruthenium ammines. J. Amer. Chem. Soc. 95, 4, 1086--1094.\n", "Erik P. DeBenedictis, Reversible logic for supercomputing, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062325]\n", "Hennessy, K. and Lent, C. 2001. Clocking of molecular quantum-dot cellular automata. J. Vac. Sci. Tech. B 19, 5, 1752--1755.\n", "Wenchuang Hu , K. Sarveswaran , M. Lieberman , G. H. Bernstein, High-resolution electron beam lithography and DNA nano-patterning for molecular QCA, IEEE Transactions on Nanotechnology, v.4 n.3, p.312-316, May 2005[doi>10.1109/TNANO.2005.847034]\n", "Hurley, D. and Tor, Y. 2002. Ru(II) and Os(II) nucleosides and oligonucleotides: Synthesis and properties. J. Amer. Chem. Soc. 124, 3749--3762.\n", "Imre, A., Csaba, G., Ji, L., Orlov, A., Bernstein, G., and Porod, W. 2006. Majority logic gate for magnetic quantum-dot cellular automata. Science 311, 5758, 205--208.\n", "Jiao, J., Long, G., Grandjean, F., Beatty, A., and Fehlner, T. 2003. Building blocks for the molecular expression of quantum cellular automata. isolation and characterization of a covalently bonded square array of two ferrocenium and two ferrocene complexes. J. Amer. Chem. Soc. 125, 1522--1523.\n", "Labean, T., Park, S., Ahn, S., and Reif, J. 2005. Stepwise dna self-assembly of fixed-size nanostructures. In Foundations of Nanoscience, Self-Assembled Architectures, and Devices, 179--181.\n", "Le, J. D., Pinto, Y., Seeman, N., Musier-Forsyth, K., Taton, T., and Kiehl, R. 2004. DNA-templated self-assembly of metallic nanocomponent arrays on a surface. Nanotech. Lett. 4, 12, 2343--2347.\n", "Lent, C. and Tougaw, P. 1997. A device architecture for computing with quantum dots. In Proceedings of the IEEE 85, 541.\n", "Michael Niemier , Michael Crocker , X. Sharon Hu , Marya Lieberman, Using CAD to shape experiments in molecular QCA, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233690]\n", "Michael Thaddeus Niemier , Peter M. Kogge, Exploring and exploiting wire-level pipelining in emerging technologies, Proceedings of the 28th annual international symposium on Computer architecture, p.166-177, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379261]\n", "Qi, H., Sharma, S., Li, Z., Snider, G., Orlov, A., Lent, C., and Fehlner, T. 2003. Molecular quantum cellular automata cells. electric field driven switching of a silicon surface bound array of vertically oriented two-dot molecular quantum cellular automata. J. Amer. Chem. Soc. 125, 15250--15259.\n", "P. W. K. Rothemund, Design of DNA origami, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.471-478, November 06-10, 2005, San Jose, CA\n", "Rothemund, P. W. K., Papadakis, N., and Winfree, E. 2004. Algorithmic self-assembly of DNA sierpinski triangles. PLOS Biology 2, 2041--2053.\n", "Snider, G., Orlov, A., Amlani, I., Bernstein, G., Lent, C., Merz, J., and Porod, W. 1999. Quantum-dot cellular automata: Line and majority gate logic. Japanese J. Appl. Phys. 38, 7227--7229.\n", "Timler, J. and Lent, C. 2002. Power gain and dissipation in quantum-dot cellular automata. J. Appl. Phys. 91, 823--831.\n", "Tougaw, P. and Lent, C. 1994. Logical devices implemented using quantum cellular automata. J. Appl. Phys. 75, 1818.\n", "Ungarelli, C., Francaviglia, S., Macucci, M., and Iannaccone, G. 2000. Thermal behavior of quantum cellular automaton wires. J. Appl. Phys. 87, 10, 7320--7325.\n", "Walus, K., Dimitrov, V., Jullien, G., and Miller, W. Oct. 2003. QCADesigner: A cad tool for an emerging nano-technology. Micronet An. Work. 2003.\n", "Yuliang Wang , M. Lieberman, Thermodynamic behavior of molecular-scale quantum-dot cellular automata (QCA) wires and logic devices, IEEE Transactions on Nanotechnology, v.3 n.3, p.368-376, September 2004[doi>10.1109/TNANO.2004.828576]\n", "Winfree, E., Liu, F., Wenzler, L., and Seeman, N. 1998. Design and self-assembly of two-dimensional DNA crystals. Nature 394, 539--544.\n"], "doi": "doi>10.1145/1350763.1350769", "ref_links": {}, "abstract": "In this article we examine the impacts of the fundamental constraints required for circuits and systems made from molecular Quantum-dot Cellular Automata (QCA) devices. Our design constraints are \u201cchemically reasonable\u201d in that we consider the characteristics and dimensions of devices and scaffoldings that have actually been fabricated. This work is a necessary first step for any work in QCA CAD, and can also help shape experiments in the physical sciences for emerging, nano-scale devices. Our work shows that QCA circuits, scaffoldings, substrates, and devices should all be considered simultaneously. Otherwise, there is a very real possibility that the devices and scaffoldings that are eventually manufactured will result in devices that only work in isolation. \u201cChemically reasonable\u201d also means that expected manufacturing defects must be considered. In our simulations we introduce defects associated with self-assembled systems into various designs to begin to define manufacturing tolerances. This work is especially timely as experimentalists are beginning to work on merging experimental tracks that address devices and scaffolds\u2014and the end result should facilitate correct logical operations.", "authors": [{"name": "michael crocker", "link": "http://dl.acm.org/author_page.cfm?id=81310487770"}, {"name": "michael niemier", "link": "http://dl.acm.org/author_page.cfm?id=81100619881"}, {"name": "x sharon hu", "link": "http://dl.acm.org/author_page.cfm?id=81451597895"}, {"name": "marya lieberman", "link": "http://dl.acm.org/author_page.cfm?id=81326490582"}], "title": "Molecular QCA design with chemically reasonable constraints", "citations": [{"Name": "Michael Crocker ", "Country": null, "Affiliation": null}, {"Name": "X. Sharon Hu ", "Country": null, "Affiliation": null}, {"Name": "Rajeswari Devadoss ", "Country": null, "Affiliation": null}, {"Name": "Kolin Paul ", "Country": null, "Affiliation": null}, {"Name": "M. Balakrishnan", "Country": null, "Affiliation": null}, {"Name": "Bibhash Sen ", "Country": null, "Affiliation": null}, {"Name": "Yashraj Sahu ", "Country": null, "Affiliation": null}, {"Name": "Rijoy Mukherjee ", "Country": null, "Affiliation": null}, {"Name": "Rajdeep Kumar Nath ", "Country": null, "Affiliation": null}, {"Name": "Biplab K. Sikdar", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "9\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "406\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "michael crocker"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "michael niemier"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "x sharon hu"}, {"country": null, "university": null, "affiliation_string": "university of notre dame", "city": null, "Name": "marya lieberman"}]}}, "date": {"month": "April", "year": "2008"}}}, "Volume5": {"Issue4": {"articles": {"Article No.: 19": {"references": ["Timothy J. Dysart , Peter M. Kogge, It's all about the signal routing: understanding the reliability of qca circuits and systems, University of Notre Dame, Notre Dame, IN, 2009\n", "Timothy J. Dysart , Peter M. Kogge, System Reliabilities When Using Triple Modular Redundancy in Quantum-Dot Cellular Automata, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.72-80, October 01-03, 2008[doi>10.1109/DFT.2008.25]\n", "Timothy J. Dysart , Peter M. Kogge, Analyzing the inherent reliability of moderately sized magnetic and electrostatic QCA circuits via probabilistic transfer matrices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.507-516, April 2009[doi>10.1109/TVLSI.2008.2008092]\n", "Timothy J. Dysart , Peter M. Kogge, Reliability Impact of N-Modular Redundancy in QCA, IEEE Transactions on Nanotechnology, v.10 n.5, p.1015-1022, September 2011[doi>10.1109/TNANO.2010.2099131]\n", "Imre, A. 2005. Experimental study of nanomagnets for magnetic quantum-dot cellular automata (MQCA) logic applications. Ph.D. thesis, Department of Electrical Engineering, University of Notre Dame.\n", "Imre, A., Csaba, G., Ji, L., Orlov, A., Bernstein, G. H., and Porod, W. 2006. Majority logic gate for magnetic quantum-dot cellular automata. Sci. 311, 5758, 205--208.\n", "Smita Krishnaswamy , George F. Viamontes , Igor L. Markov , John P. Hayes, Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices, Proceedings of the conference on Design, Automation and Test in Europe, p.282-287, March 07-11, 2005[doi>10.1109/DATE.2005.47]\n", "Smita Krishnaswamy , George F. Viamontes , Igor L. Markov , John P. Hayes, Probabilistic transfer matrices in symbolic reliability analysis of logic circuits, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-35, January 2008[doi>10.1145/1297666.1297674]\n", "Lent, C., Tougaw, P., Porod, W., and Bernstein, G. H. 1993. Quantum cellular automata. Nanotechnol. 4, 1, 49--57.\n", "Lent, C. S. and Tougaw, P. D. 1997. A device architecture for computing with quantum dots. Proc. IEEE 85, 4, 541--557.\n", "Michael Niemier , Michael Crocker , X. Sharon Hu, Fabrication Variations and Defect Tolerance for Nanomagnet-Based QCA, Proceedings of the 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, p.534-542, October 01-03, 2008[doi>10.1109/DFT.2008.54]\n", "Niemier, M., Hu, X., Dingler, A., Alam, M., Bernstein, G., and Porod, W. 2008. Bridging the gap between nanomagnetic devices and circuits. In Proceedings of the IEEE International Conference on Computer Design (ICCD). 506--513.\n", "M. Niemier , M. Alam , X. S. Hu , G. Bernstein , W. Porod , M. Putney , J. DeAngelis, Clocking structures and power analysis for nanomagnet-based logic devices, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283787]\n", "Varga, E., Niemier, M. T., Bernstein, G. H., Porod, W., and Hu, X. S. 2009. Non-Volitale and reprogrammable MQCA-based majority gates. In Device Research Conference.\n"], "doi": "doi>10.1145/1629091.1629095", "ref_links": {}, "abstract": "This article investigates, via analytic modeling, how a magnetic QCA wire should be organized to provide the highest reliability. We compare a nonredundant wire and two redundant wire organizations. For all three organizations, a fault rate per unit length is used for comparison; additionally, since extra components are necessary to implement the redundant organizations, these components are faulty as well. We show that the difference between these two fault rates is the main driver for selecting a wire organization. Lastly, we develop a guideline for selecting the most reliable wire organization during the circuit design process.", "authors": [{"name": "timothy j dysart", "link": "http://dl.acm.org/author_page.cfm?id=81350567320"}, {"name": "peter m kogge", "link": "http://dl.acm.org/author_page.cfm?id=81100128651"}], "title": "Organizing wires for reliability in magnetic QCA", "citations": [], "Metrics": {"Downloads (12 months)": "15\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "342\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Mauritius", "university": null, "affiliation_string": "university of notre dame in", "city": "notre dame", "Name": "timothy j dysart"}, {"country": "Mauritius", "university": null, "affiliation_string": "university of notre dame in", "city": "notre dame", "Name": "peter m kogge"}]}, "Article No.: 18": {"references": ["Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Jie Han , P. Jonker, A system architecture solution for unreliable nanoelectronic devices, IEEE Transactions on Nanotechnology, v.1 n.4, p.201-208, December 2002[doi>10.1109/TNANO.2002.807393]\n", "Han, J. and Jonker, P. 2003. A defect- and fault-tolerant architecture for nanocomputers. Nanotechnol. 14. Institute of Physics Publishing, 224--230.\n", "Heahth, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Sci. 280, 1716--1721.\n", "C. M. Jeffery , R. J.O. Figueiredo, Hierarchical fault tolerance for nanoscale memories, IEEE Transactions on Nanotechnology, v.5 n.4, p.407-414, July 2006[doi>10.1109/TNANO.2006.877431]\n", "Jung-Yup Kang , Jean-Luc Gaudiot, A Simple High-Speed Multiplier Design, IEEE Transactions on Computers, v.55 n.10, p.1253-1258, October 2006[doi>10.1109/TC.2006.156]\n", "Koren, I., Koren, Z., and Stapper, C. H. 1994. A statistical study of defect maps of large area VLSI IC's. IEEE Trans. VLSI Syst. 2, 249--256.\n", "Kuekes, P. J., Robinett, W., Seroussi, G., and Williams, R. S. 2005. Defect-Tolerant interconnect to nanoelectronic circuits: Internally redundant demultiplexers based on error-correcting codes. Nanotechnol. 16. Institute of Physics Publishing, 869--882.\n", "Lee, Y. T., Park, I. C., and Kyung, C. M. 1993. Design of compact static CMOS carry look-ahead adder using recursive output property. Electron. Lett. 29, 794--795.\n", "Myung-Hyun Lee , Young Kwan Kim , Yoon-Hwa Choi, A defect-tolerant memory architecture for molecular electronics, IEEE Transactions on Nanotechnology, v.3 n.1, p.152-157, March 2004[doi>10.1109/TNANO.2004.824011]\n", "Lee, K.-J., Hsieh, T.-Y., and Breuer, M. A. 2005. A novel test methodology based on error-rate to support error-tolerance. In Proceedings of the IEEE International Test Conference. 1136--1144.\n", "Ma, C., Strukov, D. B., Lee, J. H., and Likharev, K. K. 2005. Afterline for silicon: CMOL circuit architectures. In Proceedings of IEEE Conference on Nanotechnology. 175--178.\n", "Nicholas J. Macias, The PIG Paradigm: The Design and Use of a Massively Parallel Fine Grained Self-Reconfigurable Infinitely Scalable Architecture, Proceedings of the 1st NASA/DOD workshop on Evolvable Hardware, p.175, July 19-21, 1999\n", "N. J. Macias , P. M. Athanas, Application of Self-Configurability for Autonomous, Highly-Localized Self-Regulation, Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems, p.397-404, August 05-08, 2007[doi>10.1109/AHS.2007.32]\n", "Daniel Mange , Moshe Sipper , Andr\u00e9 Stauffer , Gianluca Tempesti, Toward Self-Repairing and Self-Replicating Hardware: The Embryonics Approach, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.205, July 13-15, 2000\n", "Mizan, E. 2007. On protecting functional units with temporal redundancy. In Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks. 76--77.\n", "Naeimi, H. and Dehon, A. 2008. Fault-Tolerant sub-lithographic design with rollback recovery. Nanotechnol. 19. Institute of Physics Publishing, 1--17.\n", "V. S. S. Nair , Jacob A. Abraham, Real-Number Codes for Fault-Tolerant Matrix Operations on Processor Arrays, IEEE Transactions on Computers, v.39 n.4, p.426-435, April 1990[doi>10.1109/12.54836]\n", "Parhi, K. K. 1999. VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley&Sons.;\n", "Peled, A. and Liu, B. 1974. A new hardware realization of digital filters. IEEE Trans. Acoust. Speech, Signal Process. 22, 456--462.\n", "Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996\n", "Rachlin, E. and Savage, J. E. 2008. A framework for coded computation. In Proceedings of the IEEE International Symponium on Information Theory. 2342--2346.\n", "D. A. Spielman, Highly fault-tolerant parallel computation, Proceedings of the 37th Annual Symposium on Foundations of Computer Science, p.154, October 14-16, 1996\n", "Stan, M. R., Franzon, P. D., Goldstein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. Proc. IEEE, 1940--1957.\n", "Strukov, D. B. and Likharev, K. K. 2007. Defect-Tolerant architectures for nanoelectronics crossbar memories. J. Nanosci. Nanotechnol. 7, 151--167.\n", "Fei Sun , Lu Feng , Tong Zhang, Run-Time Data-Dependent Defect Tolerance for Hybrid CMOS/Nanodevice Digital Memories, IEEE Transactions on Nanotechnology, v.7 n.2, p.217-222, March 2008[doi>10.1109/TNANO.2007.914972]\n", "M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA\n", "Weiguo Tang , Lei Wang, A DSP nanosystem with defect tolerance, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.32-37, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585789]\n", "von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organizms from unreliable compnents. In Automata Studies, Princeton University Press, 43--98.\n", "Teng Wang , Zhenghua Qi , Csaba Andras Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977161]\n"], "doi": "doi>10.1145/1629091.1629094", "ref_links": {}, "abstract": "Emerging technologies such as silicon NanoWires (NW) and Carbon NanoTubes (CNT) have shown great potential for building the next generation of computing systems in the nano ranges. However, the excessive number of defects originating from bottom-up fabrication (such as a self-assembly process) poses a pressing challenge for achieving scalable system integration. This article proposes a new nanosystem architecture that employs nanowire crossbars for Digital Signal Processing (DSP) applications. Distributed arithmetic is utilized such that complex signal processing computation can be mapped into regular memory operations, thus making this architecture well suited for implementation by nanowire crossbars. Furthermore, the inherent features of DSP-type computation provide new insights to remedy errors (as logic/computational manifestation of defects). A new defect/error-tolerant technique that exploits algorithmic error compensation is proposed; at system level different trade-offs between correctness in output and performance are established while retaining low overhead in its implementation. As an instance of its application, the proposed approach has been utilized to a generic DSP nanosystem performing frequency-selective filtering. Simulation results show that the proposed nanoDSP introduces only a minor performance degradation under high defect rates and at a range of operational conditions. The proposed technique also features good scalability and viability for various DSP applications.", "authors": [{"name": "weiguo tang", "link": "http://dl.acm.org/author_page.cfm?id=81447593978"}, {"name": "lei wang", "link": "http://dl.acm.org/author_page.cfm?id=81414599258"}, {"name": "fabrizio lombardi", "link": "http://dl.acm.org/author_page.cfm?id=81339514522"}], "title": "A defect/error-tolerant nanosystem architecture for DSP", "citations": [], "Metrics": {"Downloads (12 months)": "23\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "439\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "weiguo tang"}, {"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "lei wang"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "fabrizio lombardi"}]}, "Article No.: 16": {"references": ["Vaughn Betz , Jonathan Rose, How Much Logic Should Go in an FPGA Logic Block?, IEEE Design & Test, v.15 n.1, p.10-15, January 1998[doi>10.1109/54.655177]\n", "Vaughn Betz , Jonathan Rose, FPGA routing architecture: segmentation and buffering to optimize speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.59-68, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296428]\n", "Bozorgzadeh, E., Memik, S. O., Yang, X., and Sarrafzadeh, M. 2004. Routability-Driven packing: Metrics and algorithms for cluster-based FPGAs. J. Circ. Syst. Comput. 13, 77--100.\n", "P. J. Burke, An RF circuit model for carbon nanotubes, IEEE Transactions on Nanotechnology, v.2 n.1, p.55-58, March 2003[doi>10.1109/TNANO.2003.808503]\n", "Michael Butts , Andr\u00e9e DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774636]\n", "Capasso, F. and Kiehl, R. A. 1985. Resonant tunneling transistor with quantum well base and high-energy injection: A new negative differential resistance device. J. Appl. Phys. 58, 1396.\n", "Paul Chow , Jonathan Rose , Soon Ong Seo , Kevin Chung , Gerard P\u00e1ez-Monz\u00f3n , Immanuel Rahardja, The design of an SRAM-based field-programmable gate array\u2014part I: architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.191-197, June 1999[doi>10.1109/92.766746]\n", "Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149--152.\n", "DeHon, A. 1996. Dynamically programmable gate arrays: A step toward increased computational density. In Proceedings of the 4th Canadian Workshop of Field-Programmable Devices. 47--54.\n", "DeHon, A. 2006. 3D nanowire-based programmable logic. In Proceedings of the International Conference on Nano-Networks. 1--5.\n", "Andr\u00e9 DeHon , Raphael Rubin, Design of FPGA interconnect for multilevel metallization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.10, p.1038-1050, October 2004[doi>10.1109/TVLSI.2004.827562]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Fukumoto, Y., Nebashi, R., Mukai, T., Tsuji, K., and Suzuki, T. 2008. Toggle magnetic random access memory cells scalable to a capacity of over 100 megabits. Amer. Instit. Phys. 103, 40--48.\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000[doi>10.1109/2.839324]\n", "Ha, D. and Kim, K. 2007. Recent advances in high density phase change memory (PRAM). In Proceedings of the Conference on VLSI Technology, System and Applications. 1--4.\n", "Scott Hauck , Thomas W. Fry , Matthew M. Hosler , Jeffrey P. Kao, The chimaera reconfigurable functional unit, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.206-217, February 2004[doi>10.1109/TVLSI.2003.821545]\n", "ITRS. 2007. International Technology Roadmap for Semiconductors. http://public.itrs.net.\n", "Javey, A., Guo, J., Farmer, F. B., Wang, Q., and Wang, D. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics. Nano Lett. 4, 447--450.\n", "James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774593]\n", "Kim, J.-H., Lee, J.-W., Lee, S.-J., and Shin, H. 2002. Macro model and sense amplifier for a MRAM. J. Korean Phys. Soc. 41, 896--901.\n", "Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the International Electronic Devices Meeting. 10.1.1--10.1.4.\n", "Lee, K.-J., Cho, B.-H., Cho, W.-Y., Kang, S., and Choi, B.-G. 2007. A 90nm 1.8V 512Mb diode-switch PRAM with 266MB/s read throughput. In Proceedings of the IEEE International Solid-State Circuits Conference. 472--473.\n", "Lisanke, R. 1988. Logic synthesis and optimization benchmarks. Tech. rep., Microelectronics Center of North Carolina.\n", "Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 61--70.\n", "Nantero. 2008. Nantero. http://www.nantero.com.\n", "Rose, J., Gamal, A. E., and Sangiovanni-Vincentelli, A. 1993. Architecture of field-programmable gate arrays. Proc. IEEE 81, 1013--1029.\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G., Cheung, C., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Sci. 289, 94--97.\n", "Daniel Salamon , Bruce F. Cockburn, An Electrical Simulation Model for the Chalcogenide Phase-Change Memory Cell, Proceedings of the 2003 International Workshop on Memory Technology, Design and Testing, p.86, July 28-29, 2003\n", "Sarkar, J. 2007. Evolution of phase change memory characteristics with operating cycles: Electrical characterization and physical modeling. Appl. Phys. Lett. 91, 89--93.\n", "Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex\u2122-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503072]\n", "Smith, R. F., Rueckes, T., Konsek, S., Ward, J. W., and Brock, D. K. 2007. Carbon nanotube based memory development and testing. In Proceedings of the Aerospace Conference 1--5.\n", "Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotechnol. 15, 881--891.\n", "Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnol. 18, art.035204.\n", "Stix, G. 2005. Nanotubes in the clean room. Sci. Amer., 82--85.\n", "Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnol. 16, 888--900.\n", "Sugibayashi, T., Honda, T., Sakimura, N., Tahara, S., and Kasai, N. 2007. MRAM applications using unlimited write endurance. IEEE Trans. Electron 10, 1936--1940.\n", "Synopsys. 2009. Synopsys. http://www.synopsys.com.\n", "Tehrani, S., Slaughter, J. M., Deherrera, M., Engel, B. N., and Rizzo, N. D. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proceedings IEEE 91, 703--714.\n", "Tessier, R. and Giza, H. 2000. Balancing logic utilization and area efficiency in FPGAs. In Proceedings of the 10th International Workshop on Field Programmable Logic and Applications. 535--544.\n", "S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997\n", "Tu, D., Liu, M., and Haruehanroengra, S. 2007. Three-Dimensional CMOL: Three-Dimensional integration of CMOS/nanomaterial hybrid digital circuits. Micro Nano Lett. 2, 40--45.\n", "Wang, J. P. and Meng, H. 2007. Spin torque transfer structure with new spin switching configurations. Eur. Phys. J. B 59, 471--474.\n", "Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]\n", "Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147091]\n", "Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]\n"], "doi": "doi>10.1145/1629091.1629092", "ref_links": {"37": "http://www.synopsys.com.", "25": "http://www.nantero.com.", "17": "http://public.itrs.net."}, "abstract": "Rapid progress on nanodevices points to a promising direction for future circuit design. However, since nanofabrication techniques are not yet mature, implementation of nanocircuits, at least on a large scale, in the near future is infeasible. To ease fabrication and overcome the problem of high defect levels in nanotechnology, hybrid nano/CMOS reconfigurable architectures are attractive choices. Moreover, if the current photolithography fabrication process can be used to manufacture the hybrid chips, the benefits of nanotechnologies can be realized today.Traditional reconfigurable architectures can only support partial or coarse-grain runtime reconfiguration due to their limited on-chip storage and long off-chip reconfiguration latency. Recent progress on nano Random Access Memories (RAMs), such as carbon nanotube-based RAM (NRAM), Phase-Change Memory (PCM), magnetoresistive RAM (MRAM), etc., provides us with a chance to realize on-chip fine-grain runtime reconfiguration. These nano RAMs have good compatibility with the current fabrication process. By utilizing them in the hybrid design, we can take advantage of both CMOS and nanotechnology, and greatly improve the logic density, resource utilization, and performance of our design.In this article, we propose a high-performance reconfigurable architecture, called NATURE, that utilizes CMOS logic and nano RAMs. An automatic design flow for NATURE is presented in Part II of the article. In NATURE, the highly dense nonvolatile nano RAMs are distributed throughout the chip to allow large embedded on-chip configuration storage, which enables fast reading and hence supports fine-grain runtime reconfiguration and temporal logic folding of a circuit before being mapped to the architecture. Temporal logic folding can significantly increase the logic density of NATURE (by over an order of magnitude for large circuits) while remaining competitive in performance and power consumption. For ease of exposition, we use NRAMs to illustrate various concepts in this article due to the excellent properties of NRAMs. However, other nano RAMs can also be used instead. Experimental results based on NRAMs establish the efficacy of NATURE.", "authors": [{"name": "wei zhang", "link": "http://dl.acm.org/author_page.cfm?id=81466641834"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}, {"name": "li shang", "link": "http://dl.acm.org/author_page.cfm?id=81452601537"}], "title": "A hybrid nano/CMOS dynamically reconfigurable system\u2014Part I: Architecture", "citations": [{"Name": "Ting-Jung Lin ", "Country": null, "Affiliation": null}, {"Name": "Wei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Pravin Mane ", "Country": null, "Affiliation": null}, {"Name": "Nishil Talati ", "Country": null, "Affiliation": null}, {"Name": "Ameya Riswadkar ", "Country": null, "Affiliation": null}, {"Name": "Ramesh Raghu ", "Country": null, "Affiliation": null}, {"Name": "C.K. Ramesha", "Country": null, "Affiliation": null}, {"Name": "Wei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "33\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "795\n", "Citation Count": "4\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "wei zhang"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}, {"country": null, "university": null, "affiliation_string": "university of colorado boulder boulder co", "city": null, "Name": "li shang"}]}, "Article No.: 17": {"references": ["Altera. 2009. Altera. http://www.altera.com.\n", "Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997\n", "Vaughn Betz , Jonathan Rose, How Much Logic Should Go in an FPGA Logic Block?, IEEE Design & Test, v.15 n.1, p.10-15, January 1998[doi>10.1109/54.655177]\n", "Stephen Brown , Muhammad Khellah , Zvonko Vranesic, Minimizing FPGA Interconnect Delays, IEEE Design & Test, v.13 n.4, p.16-23, December 1996[doi>10.1109/54.544532]\n", "Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149--152.\n", "DeHon, A. 1996. Dynamically programmable gate arrays: A step toward increased computational density. In Proceedings of the 4th Canadian Workshop of Field-Programmable Devices. 47--54.\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "DeHon, A. 2006. 3D nanowire-based programmable logic. In Proceedings of the International Conference on Nano-Networks. 1--5.\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Fukumoto, Y., Nebashi, R., Mukai, T., Tsuji, K., and Suzuki, T. 2008. Toggle magnetic random access memory cells scalable to a capacity of over 100 megabits. Amer. Instit. Phys. 103, 40--48.\n", "Ha, D. and Kim, K. 2007. Recent advances in high density phase change memory (PRAM). In Proceedings of the Conference on VLSI Technology, System and Applications. 1--4.\n", "Scott Hauck , Thomas W. Fry , Matthew M. Hosler , Jeffrey P. Kao, The chimaera reconfigurable functional unit, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.206-217, February 2004[doi>10.1109/TVLSI.2003.821545]\n", "Chao Huang , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.46, November 09-13, 2003[doi>10.1109/ICCAD.2003.134]\n", "IBM. 2007. IBM embedded DRAM. http://domino.research.ibm.com.\n", "Javey, A., Guo, J., Farmer, F. B., Wang, Q., and Wang, D. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics. Nano Lett. 4, 447--450.\n", "Kalenterids, V., Pournara, H., Siozios, K., Tatas, K., and Koytroympezis, G. 2004. An integrated FPGA design framework: Custom designed FPGA platform and application mapping toolset development. In Proceedings of the International Parallel and Distributed Processing Symposium. 138--145.\n", "Kim, J.-H., Lee, J.-W., Lee, S.-J., and Shin, H. 2002. Macro model and sense amplifier for a MRAM. J. Korean Phys. Soc. 41, 896--901.\n", "Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the International Electronics Devices Meeting. 10.1.1--10.1.4.\n", "Likharev, K. K. 1999. Single-Electron devices and their application. Proc. IEEE 87, 606--632.\n", "L. Lingappan , S. Ravi , N. K. Jha, Satisfiability-based test generation for nonseparable RTL controller-datapath circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.3, p.544-557, November 2006[doi>10.1109/TCAD.2005.853700]\n", "Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 61--70.\n", "M. Motomura , Y. Aimoto , A. Shibayama , Y. Yabe , M. Yamashina, An Embedded DRAM-FPGA Chip with Instantaneous Logic Reconfiguration, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.264, April 15-17, 1998\n", "Nantero. 2008. Nantero. http://www.nantero.com.\n", "NEC. 2006. NEC embedded DRAM. http://www.necel.com/process/en/edram.html.\n", "NEC. 2007. MRAM. http://www.nec.co.jp.\n", "Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C.-T., Bernstein, K., and Puri, R. 2004. Turning silicon on its edge. IEEE Circ. Devices Mag. 20, 20--31.\n", "Paulin, P. G. and Knight, J. P. 1989. Force-Directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. Comput.-Aided Des. 8, 661--679.\n", "Perissakis, S., Joo, Y., Ahn, J., and Dehon, A. 1999. Embedded DRAM for a reconfigurable array. In Proceedings of the Symposium on VLSI Circuits. 145--148.\n", "Anand Raghunathan , Niraj K. Jha, An iterative improvement algorithm for low power data path synthesis, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.597-602, November 05-09, 1995, San Jose, California, USA\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G., Cheung, C., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Sci. 289, 94--97.\n", "Daniel Salamon , Bruce F. Cockburn, An Electrical Simulation Model for the Chalcogenide Phase-Change Memory Cell, Proceedings of the 2003 International Workshop on Memory Technology, Design and Testing, p.86, July 28-29, 2003\n", "Smith, R. F., Rueckes, T., Konsek, S., Ward, J. W., and Brock, D. K. 2007. Carbon nanotube based memory development and testing. In Proceedings of the Aerospace Conference. 1--5.\n", "Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-Like logic in defective, nanoscale crossbars. Nanotechnol. 15, 881--891.\n", "Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnol. 16, 888--900.\n", "Tehrani, S., Slaughter, J. M., Deherrera, M., Engel, B. N., and Rizzo, N. D. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91, 703--714.\n", "Tu, D., Liu, M., and Haruehanroengra, S. 2007. Three-Dimensional CMOL: Three-Dimensional integration of CMOS/nanomaterial hybrid digital circuits. Micro Nano Lett. 2, 40--45.\n", "Wang, J. P. and Meng, H. 2007. Spin torque transfer structure with new spin switching configurations. Eur. Phys. J. B 59, 471--474.\n", "Xilinx. 2009. Xilinx. http://www.xilinx.com.\n", "Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]\n", "Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147091]\n", "Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]\n", "Changyun Zhu , Zhenyu (Peter) Gu , Li Shang , Robert P. Dick , Robert G. Knobel, Towards an ultra-low-power architecture using single-electron tunneling transistors, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278560]\n"], "doi": "doi>10.1145/1629091.1629093", "ref_links": {"13": "http://domino.research.ibm.com.", "24": "http://www.nec.co.jp.", "37": "http://www.xilinx.com.", "23": "http://www.necel.com/process/en/edram.html.", "0": "http://www.altera.com.", "22": "http://www.nantero.com."}, "abstract": "In recent years, research on nanotechnology has advanced rapidly. Novel nanodevices have been developed, such as those based on carbon nanotubes, nanowires, etc. Using these emerging nanodevices, diverse nanoarchitectures have been proposed. Among them, hybrid nano/CMOS reconfigurable architectures have attracted attention because of their advantages in performance, integration density, and fault tolerance. Recently, a high-performance hybrid nano/CMOS reconfigurable architecture, called NATURE, was presented. NATURE comprises CMOS reconfigurable logic and interconnect fabric, and CMOS-fabrication-compatible nanomemory. High-density, fast nano RAMs are distributed in NATURE as on-chip storage to store multiple reconfiguration copies for each reconfigurable element. It enables cycle-by-cycle runtime reconfiguration and a highly efficient computational model, called temporal logic folding. Through logic folding, NATURE provides more than an order of magnitude improvement in logic density and area-delay product, and significant design flexibility in performing area-delay trade-offs, at the same technology node. Moreover, NATURE can be fabricated using mainstream photolithography fabrication techniques. Hence, it offers a currently commercially viable reconfigurable architecture with high performance, superior logic density, and outstanding design flexibility, which is very attractive for deployment in cost-conscious embedded systems.In order to fully explore the potential of NATURE and further improve its performance, in this article, a thorough design space exploration is conducted to optimize its architecture. Investigations in terms of different logic element architectures, interconnect designs, and various technologies for nano RAMs are presented. Nano RAMs can not only be used as storage for configuration bits, but the high density of nano RAMs also makes them excellent candidates for large-capacity on-chip data storage in NATURE. Many logic- and memory-intensive applications, such as video and image processing, require large storage of temporal results. To enhance the capability of NATURE for implementing such applications, we investigate the design of nano data memory structures in NATURE and explore the impact of memory density. Experimental results demonstrate significant throughput improvements due to area saving from logic folding and parallel data processing.", "authors": [{"name": "wei zhang", "link": "http://dl.acm.org/author_page.cfm?id=81466641834"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}, {"name": "li shang", "link": "http://dl.acm.org/author_page.cfm?id=81452601537"}], "title": "Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture", "citations": [{"Name": "Xiao Sheng ", "Country": "france", "Affiliation": null}, {"Name": "Yiqun Wang ", "Country": "france", "Affiliation": null}, {"Name": "Yongpan Liu ", "Country": "france", "Affiliation": null}, {"Name": "Huazhong Yang", "Country": "france", "Affiliation": null}, {"Name": "Wei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "20\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "626\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "wei zhang"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}, {"country": null, "university": null, "affiliation_string": "university of colorado boulder boulder co", "city": null, "Name": "li shang"}]}}, "date": {"month": "November", "year": "2009"}}, "Issue1": {"articles": {"Article No.: 2": {"references": ["Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, p.141-150, January 01, 2002, Melbourne, Victoria, Australia\n", "D. Bhaduri , S. Shukla , P. Graham , M. Gokhale, Comparing Reliability-Redundancy Tradeoffs for Two von Neumann Multiplexing Architectures, IEEE Transactions on Nanotechnology, v.6 n.3, p.265-279, May 2007[doi>10.1109/TNANO.2007.891504]\n", "Chen, Y., Jung, G.-Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits. Nanotech. 14, 4, 462--468.\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Keith I. Farkas , Paul Chow , Norman P. Jouppi , Zvonko Vranesic, The multicluster architecture: reducing cycle time through partitioning, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.149-159, December 01-03, 1997, Research Triangle Park, North Carolina, USA\n", "Terry J. Fountain , Michael J. B. Duff , David G. Crawley , Chris D. Tomlinson , Colin D. Moffat, The use of nanoelectronic devices in highly parallel computing systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.31-38, March 1998[doi>10.1109/92.661242]\n", "Manoj Franklin , Gurindar S. Sohi, The expandable split window paradigm for exploiting fine-grain parallelsim, Proceedings of the 19th annual international symposium on Computer architecture, p.58-67, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139703]\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Lance Hammond , Basem A. Nayfeh , Kunle Olukotun, A Single-Chip Multiprocessor, Computer, v.30 n.9, p.79-85, September 1997[doi>10.1109/2.612253]\n", "Jie Han , P. Jonker, A system architecture solution for unreliable nanoelectronic devices, IEEE Transactions on Nanotechnology, v.1 n.4, p.201-208, December 2002[doi>10.1109/TNANO.2002.807393]\n", "Ligang He , Stephen A. Jarvis , Daniel P. Spooner , Xinuo Chen , Graham R. Nudd, Dynamic Scheduling of Parallel Jobs with QoS Demands in Multiclusters and Grids, Proceedings of the 5th IEEE/ACM International Workshop on Grid Computing, p.402-409, November 08-08, 2004[doi>10.1109/GRID.2004.27]\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K-Y., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science, 294, 5545, 1313--1317.\n", "C. M. Jeffery , R. J.O. Figueiredo, Hierarchical fault tolerance for nanoscale memories, IEEE Transactions on Nanotechnology, v.5 n.4, p.407-414, July 2006[doi>10.1109/TNANO.2006.877431]\n", "Koren, I., Koren, Z., and Stapper, C. H. 1994. A statistical study of defect maps of large area VLSI IC's. IEEE Trans. VLSI Syst., 2, 2, 249--256.\n", "Kuekes, P. J., Robinett, W., Seroussi, G., and Williams, R. S. 2005. Defect-tolerant interconnect to nanoelectronic circuits: internally redundant demultiplexers based on error-correcting codes. Nanotech. 16, 6, 869--882.\n", "Lent, C. S., Tougaw, P. D., Porod, W., and Bernstein, G. H. 1993. Quantum cellular automata. Nanotech. 4, 4, 49--57.\n", "Jack L. Lo , Joel S. Emer , Henry M. Levy , Rebecca L. Stamm , Dean M. Tullsen , S. J. Eggers, Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading, ACM Transactions on Computer Systems (TOCS), v.15 n.3, p.322-354, Aug. 1997[doi>10.1145/263326.263382]\n", "Xiaojun Ma , Jing Huang , Fabrizio Lombardi, A model for computing and energy dissipation of molecular QCA devices and circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-30, January 2008[doi>10.1145/1324177.1324180]\n", "R. Martel , V. Derycke , J. Appenzeller , S. Wind , Ph. Avouris, Carbon nanotube field-effect transistors and logic circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513944]\n", "Mazumder, P., Kulkarni, S., Bhattacharya, M., Sun J. P., and Haddad, G. I. 1998. Digital circuit applications of resonant tunneling devices. In Proceeding of the IEEE, 86, 4, 664--686.\n", "Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of the roadmap. In Proceedings of the International Test Conference. 1201--1211.\n", "A. Nicolau , J. A. Fisher, Measuring the Parallelism Available for Very Long Instruction Word Architectures, IEEE Transactions on Computers, v.33 n.11, p.968-976, November 1984[doi>10.1109/TC.1984.1676371]\n", "Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.2-11, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237140]\n", "Wenjing Rao , Alex Orailoglu , Ramesh Karri, Architectural-Level Fault Tolerant Computation in Nanoelectronic Processors, Proceedings of the 2005 International Conference on Computer Design, p.533-542, October 02-05, 2005[doi>10.1109/ICCD.2005.27]\n", "Wenjing Rao , Alex Orailoglu , Ramesh Karri, Towards Nanoelectronics Processor Architectures, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.235-254, June      2007[doi>10.1007/s10836-006-0555-7]\n", "S. Roy , V. Beiu, Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures, IEEE Transactions on Nanotechnology, v.4 n.4, p.441-451, July 2005[doi>10.1109/TNANO.2005.851251]\n", "M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA\n", "Xueyan Tang , Samuel T. Chanson, Optimizing Static Job Scheduling in a Network of Heterogeneous Computers, Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing, p.373, August 21-24, 2000\n", "Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]\n", "von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. In Automata Studies, C. Shannon and J. McCarthy, Eds., Princeton University Press.\n", "Wall, D. W. 1993. Limits of instruction-level parallelism. Wester Research Laboratory Research Report 93/6, Digital Equipment Corporation.\n", "Shuo Wang , Lei Wang , Faquir Jain, Dynamic redundancy allocation for reliable and high-performance nanocomputing, Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, p.1-6, October 21-22, 2007[doi>10.1109/NANOARCH.2007.4400850]\n", "Teng Wang , Zhenghua Qi , Csaba Andras Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977161]\n", "Weiping Zhu , Brett D. Fleisch, Performance Evaluation of Soft Real-Time Scheduling for Multicomputer Cluster, Proceedings of the The 20th International Conference on Distributed Computing Systems ( ICDCS 2000), p.610, April 10-13, 2000\n"], "doi": "doi>10.1145/1482613.1482615", "ref_links": {}, "abstract": "Nanoelectronic devices are considered to be the computational fabrics for the emerging nanocomputing systems due to their ultra-high speed and integration density. However, the imperfect bottom-up self-assembly fabrication leads to excessive defects that have become a barrier for achieving reliable computing. In addition, transient errors continue to be a problem. The massive parallelism rendered by nanoscale integration opens up new opportunities but also poses challenges on how to manage such massive resources for reliable and high-performance computing. In this paper, we propose a nanoarchitecture solution to address these emerging challenges. By using dynamic redundancy allocation, the massive parallelism is exploited to jointly achieve fault (defect/error) tolerance and high performance. Simulation results demonstrate the effectiveness of the proposed technique under a range of fault rates and operating conditions.", "authors": [{"name": "shuo wang", "link": "http://dl.acm.org/author_page.cfm?id=81326493351"}, {"name": "lei wang", "link": "http://dl.acm.org/author_page.cfm?id=81414599258"}, {"name": "faquir jain", "link": "http://dl.acm.org/author_page.cfm?id=81538828856"}], "title": "Towards achieving reliable and high-performance nanocomputing via dynamic redundancy allocation", "citations": [{"Name": "Steffen Jaschke ", "Country": null, "Affiliation": null}, {"Name": "Sigrid Schubert ", "Country": null, "Affiliation": null}, {"Name": "Andr\u00e9 Sch\u00e4fer ", "Country": null, "Affiliation": null}, {"Name": "Rainer Br\u00fcck ", "Country": null, "Affiliation": null}, {"Name": "Bruno Kleinert ", "Country": null, "Affiliation": null}, {"Name": "Harald Schmidt ", "Country": null, "Affiliation": null}, {"Name": "Dietmar Fey", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "9\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "658\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "shuo wang"}, {"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "lei wang"}, {"country": null, "university": null, "affiliation_string": "university of connecticut storrs ct", "city": null, "Name": "faquir jain"}]}, "Article No.: 3": {"references": ["Bachtold, A., Hadley, P., Nalcanishi, T., and Dekker, C. 2001. Logic circuits with carbon nanotube transistors. Science 294, 1317--1320.\n", "Berger, C., Song, Z., Li, X., Wu, X., Brown, N., Naud, C., Mayou, D., Li, T., Hass, J., Marchenkov, A. N., Conrad, E. H., First, P. N., and de Heer, W. A. 2006. Electronic confinement and coherence in patterned epitaxial graphene. Science 312, 1191--1916.\n", "Bhaduri, D. and Shukla, S. K. 2006. Tools and Techniques for Evaluating Reliability Trade-Offs for NANO-Architectures. Kluwer Academic Publishers.\n", "Brey, L. and Fertig, H. A. 2006. Electronic states of graphene nanoribbons studied with the dirac equation. Phys. Rev. B 73, 235411--235416.\n", "Byon, H. R. and Choi, H. C. 2006. Network single-walled carbon nanotube-field effect transistors (swnt-fets) with increased schottky contact area for highly sensitive. J. Am. Chem. Soc. 128, 2188--2189.\n", "Calogeracos, A. 2006. Relativistic quantum mechanicsparadox in a pencil. Nature Phys. 2. 579--580.\n", "Ci, L., Xu, Z., Wang, L., Gao, W., Ding, F., Kelly, K. F., Yakobson, B. I., and Ajayan, P. M. 2008. Controlled nanocutting of graphene. Nano Res. 1, pp. 116--122.\n", "A. DeHon , K. K. Likharev, Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.375-382, November 06-10, 2005, San Jose, CA\n", "Dragoman, D. and Dragoman, M. 2007. Negative differential resistance of electrons in graphene barrier. Appl. Phys. Lett. 90, 143111.\n", "Geim, A. and Novoselov, K. 2007a. Graphene calling. Nature Materials 6, 169.\n", "Geim, A. K. and Novoselov, K. S. 2007b. The rise of graphene. Nature Materials 6, 183--191.\n", "Haldane, F. D. M. 1988. Model for a quantum hall effect without landau levels: Realization of the parity anomaly. Phys. Rev. Lett. 61, 2015--2018.\n", "Han, M. Y., Ozyilmaz, B., Zhang, Y., and Kim, P. 2007. Energy band-gap engineering of graphene nanoribbons. Phy. rev. lett. 98, 206905--206908.\n", "Heersche, H. B., Jarillo-Herrero, P., Oostinga, J. B., Vandersypen, L. M. K., and Morpurgo, A. F. 2007. Bipolar supercurrent in graphene. Nature 446, 56--59.\n", "Katsnelson, M. I. 2007. Graphene: Carbon in two dimensions. Materialstoday 10, 20--27.\n", "Katsnelson, M. I., Novoselov, K. S., and Geim, A. K. 2006. Chiral tunnelling and the Klein paradox in graphene. Nature Physics 2, 620--625.\n", "Smita Krishnaswamy , George F. Viamontes , Igor L. Markov , John P. Hayes, Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices, Proceedings of the conference on Design, Automation and Test in Europe, p.282-287, March 07-11, 2005[doi>10.1109/DATE.2005.47]\n", "Li, X., Wang, X., Zhang, L., Lee, S., and Dai, H. 2008. Chemically derived, ultrasmooth graphene nanoribbon semiconductors. Science 319, 1229--1232.\n", "Meyer, J. C., Geim, A. K., Katsnelson, M. I., Novoselov, K. S., Booth, T. J., and Roth, S. 2007. The structure of suspended graphene sheets. Nature 446, 60--63.\n", "Nakada, K., Fujita, M., Dresselhaus, G., and Dresselhaus, M. S. 1996. Edge state in graphene ribbons: Nanometer size effect and edge shape dependence. Phys. Rev. B 54, 1795--1796.\n", "Novoselov, K. S., Geim, A. K., Morozov, S. V., Jiang, D., Katsnelson, M. I., Grigorieva, I. V., Dubonos, S. V., and Firsov, A. A. 2005. Two-dimensional gas of massless dirac fermions in graphene. Nature 438, 197--200.\n", "noz Rojas, F. M., Jacob, D., Fern\u00e1ndez-Rossier, J., and Palacios, J. J. 2006. Coherent transport in graphene nanoconstrictions. Cond-mat/0608720.\n", "Ponomarenko, L. A., Schedin, F., Katsnelson, M. I., Yang, R., Hill, E. W., Novoselov, K. S., and Geim, A. K. 2008. Chaotic Dirac billiard in graphene quantum dots. Science 320, 356.\n", "Rao, H., Chen, J., Zhao, V. H., Ang, W. T., Wey, I.-C., and Wu, A.-Y. 2008. An efficient methodology to evaluate nanoscale circuit fault-tolerance performance based on belief propagation. In Proceedings of the IEEE Symposium on Circuits and Systems.\n", "Rycerz, A., Tworzydlo, J., and Beenakker, C. J. 2007. Valley filter and valley valve in graphene. Nature Phys. 3, 172--175.\n", "Rycerz, A., Tworzydlo, J., and Beenakker, C. W. J. 2006. Valley filter and valley valve in graphene. Cond-mat/0608533.\n", "Sancho. M. P. L., Sancho, J. M. L., and Rubio, J. 1985. Highly convergent schemes for the calculation of bulk and surface green functions. J. Phys. F. Metal Phys. 15, 851--858.\n", "Schedin, F., Geim, A. K., Morozov, S. V., Hill, E. W., Blake, P., Katsnelson, M. I., and Novoselov, K. S. 2007. Detection of individual gas molecules adsorbed on graphene. Nature Mater. 6, 625--655.\n", "Semenoff, G. W. 1984. Condensed-matter simulation of a three-dimensional anomaly. Phys. Rev. Lett. 53, 2449--2452.\n", "Shi, Q. W., Wang, Z. F., Chen, J., Zheng, H., Li, Q., Wang, X., Yang, J., and Hou, J. 2006. Graphene switch design: An illustration of the Klein paradox. Cond-mat/0611604.\n", "Silvestrov, P. G. and Efetov, K. B. 2007. Quantum dots in graphene. Phys. Rev. Lett. 98, 016802--016805.\n", "Son, Y.-W., Cohen, M. L., and Louie, S. G. 2006. Half-metallic graphene nanoribbons. Nature 444, 347--349.\n", "Stankovich, S., Dikin1, D. A., Dommett, G. H. B., Kohlhaas, K. M., Zimney, E. J., Stach, E. A., Piner, R. D., Nguyen, S. T., and Ruoff, R. S. 2006. Graphene-based composite materials. Nature 442, 282--289.\n", "Wakabayashi, K. 2001. Electronic transport properties of nanographite ribbon junctions. Phys. Rev. B 64, 125428--125443.\n", "Wakabayashi, K. and Sigrist, M. 2000. Zero-conductance resonances due to flux states in nanographite ribbon junctions. Phys. Rev. Lett. 10, 3390--3393.\n", "Wang, Z. F., Li, Q., Su, H., Wang, X., Shi, Q. W., Chen, J., Yang, J., and Hou, J. G. 2007. Electronic structure of bilayer graphene: A real-space Green's function study. Phys. Rev. B 75, 085424.\n", "Wang, Z. F., Xiang, R., Shi, Q. W., Yang, J., Wang, X., Hou, J. G., and Chen, J. 2006. Modeling stm images in graphene using the effective-mass approximation. Phys. Rev. B 74, 125417.\n", "Xu, Z., Zheng, Q.-S., and Chen, G. 2007. Elementary building blocks of graphene-nanoribbon-based electronic devices. Appl. Phys. Lett. 90, 223115.\n", "Zhang, Y., Tan, Y.-W., Stormer, H. L., and Kim, P. 2005. Experimental observation of the quantum hall effect and berry's phase in graphene. Nature 438, 201--204.\n", "Zhou, S. Y., Gweon, G. H., Graf, J., Fedorov, A. V., Spataru, C. D., Diehl, R. D., Kopelevich, Y., Lee, D.-H., Louie, S. G., and Lanzara, A. 2006. First direct observation of dirac fermions in graphite. Nature Phys. 2, 595--599.\n"], "doi": "doi>10.1145/1482613.1482616", "ref_links": {}, "abstract": "The continued miniaturization of silicon-based electronic circuits is fast approaching its physical limitations. It is unlikely that advances in miniaturization, following the so-called Moore's Law, can continue in the foreseeable future. Nanoelectronics has to go beyond silicon technology. New device paradigms based on nanoscale materials, such as molecular electronic devices, spin devices and carbon-based devices, will emerge. In this article, we introduce a nanodevice paradigm: graphene nanoelectronics. Due to its unique quantum effects and electronic properties, researchers predict that graphene-based devices may replace carbon nanotube devices and become major building blocks for future nanoscale computing. To manifest its unique electronic properties, we present some of our recent designs, namely a graphene-based switch, a negative differential resistance (NDR) device and a random access memory array (RAM). Since these basic devices are the building blocks for large-scale circuits, our findings can help researchers construct useful computing systems and study graphene-based circuit performance in the future.", "authors": [{"name": "z f wang", "link": "http://dl.acm.org/author_page.cfm?id=81413594956"}, {"name": "huaixiu zheng", "link": "http://dl.acm.org/author_page.cfm?id=81413602841"}, {"name": "q w shi", "link": "http://dl.acm.org/author_page.cfm?id=81435602658"}, {"name": "jie chen", "link": "http://dl.acm.org/author_page.cfm?id=81413600113"}], "title": "Emerging nanodevice paradigm: Graphene-based electronics for nanoscale computing", "citations": [], "Metrics": {"Downloads (12 months)": "32\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "1124\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "china", "university": null, "affiliation_string": "hefei national laboratory for physical sciences at microscale china", "city": null, "Name": "z f wang"}, {"country": "canada", "university": "university of alberta", "affiliation_string": "university of alberta canada", "city": "edmonton", "Name": "huaixiu zheng"}, {"country": "china", "university": null, "affiliation_string": "hefei national laboratory for physical sciences at microscale china", "city": null, "Name": "q w shi"}, {"country": "canada", "university": "university of alberta", "affiliation_string": "university of alberta canada national institute of nanotechnology canada", "city": "edmonton", "Name": "jie chen"}]}, "Article No.: 1": {"references": [], "doi": "doi>10.1145/1482613.1482614", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "sandeep shukla", "link": "http://dl.acm.org/author_page.cfm?id=81502723410"}], "title": "Guest editorial: IEEE/ACM symposium on nanoscale architectures (NANOARCH07)", "citations": [], "Metrics": {"Downloads (12 months)": "12\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "514\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "virginia polytechnic and state university blacksburg va", "city": null, "Name": "sandeep shukla"}]}, "Article No.: 4": {"references": ["Amlani, I. 1999. Digital logic using quantum-dot cellular automata. Science 284, 289--292.\n", "Islamshah Amlani , Ruth Zhang , John Tresek , Larry Nagahara , Raymond K. Tsui, Manipulation and characterization of molecular scale components, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775902]\n", "D. Berzon , T. J. Fountain, A Memory Design in QCAs using the SQUARES Formalism, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.166, March 04-06, 1999\n", "Frost, S., Rodrigues, A., Janiszewski, A., Rausch, R., and Kogge., P. 2002. Memory in motion: A study of storage structures in QCA. In Proceedings of the Workshop on Non-Silicon Computing.\n", "Sarah E. Frost , Arun F. Rodrigues , Charles A. Giefer , Peter M. Kogge, Bouncing Threads: Merging a New Execution Model into a Nanotechnology Memory, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.19, February 20-21, 2003\n", "Hennessy, K. and Lent, C. S. 2001. Clocking of molecular quantum-dot cellular automata. J. Vacuum Sci. Tech. B 19, 5, 1752--1755.\n", "Wenchuang Hu , K. Sarveswaran , M. Lieberman , G. H. Bernstein, High-resolution electron beam lithography and DNA nano-patterning for molecular QCA, IEEE Transactions on Nanotechnology, v.4 n.3, p.312-316, May 2005[doi>10.1109/TNANO.2005.847034]\n", "Huang, J., Momenzadeh, M., Schiano, L., and Lombardi, F. 2005. Simulation-based design of modular QCA circuits. In Proceedings of the IEEE Conference on Nanotechnology. 533--536.\n", "Kummamuru, R. K., Timler, J., Toth, G., Lent, C. S., Ramasubramaniam, R., Orlov, A. O., Bernstein, G. H., and Snider, G. L. 2002. Power gain in a quantum-dot cellular automata latch. Appl. Phys. Lett. 81, 7, 1332--1334.\n", "Lent, C., Isaksen, B., and Lieberman, M. 2003. Molecular quantum-dot cellular automata. J. Am. Chem. Soc. 125, 4, 1056--1063.\n", "Lent, C. S. and Isaksen, B. 2003. Clocked molecular quantum-dot cellular automata. IEEE Trans. Electron Dev. 50, 9, 1890--1896.\n", "Orlov, A. O., Amlani, I., Toth, G., Lent, C. S., Bernstein, G. H., and Snider, G. L. 1999. Experimental demonstration of a binary wire for quantum-dot cellular automata. J. Appl. Phys. Lett. 74, 19, 2875--2877.\n", "M. Ottavi , V. Vankamamidi , F. Lombardi , S. Pontarelli , A. Salsano, Design of a QCA Memory with Parallel Read/Serial Write, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.292-294, May 11-12, 2005[doi>10.1109/ISVLSI.2005.27]\n", "Ottavi, M., Schiano, L., Pontarelli, S., Vankamamidi, V., and Lombardi, F. 2006. Timing verification of QCA memory architectures. In Proceedings of the IEEE Conference on Nanotechnology. Vol. 1. 391--394.\n", "M. Ottavi , V. Vankamamidi , F. Lombardi , S. Pontarelli , A. Salsano, Design of a QCA Memory with Parallel Read/Serial Write, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.292-294, May 11-12, 2005[doi>10.1109/ISVLSI.2005.27]\n", "Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996\n", "Snider, G. L., Orlov, A. O., Amlani, I., Bernstein, G., Lent, C. S., Merz, J. L., and Porod, W. 1999. Quantum-dot cellular automata: Line and majority logic gate. Journal of Applied Physics 38, 7227--7229.\n", "Taskin, B. and Hong, B. 2006. Dual-phase line-based QCA memory design. In Proceedings of the IEEE Conference on Nanotechnology. 302--305.\n", "V. Vankamamidi , M. Ottavi , F. Lombardi, A line-based parallel memory for QCA implementation, IEEE Transactions on Nanotechnology, v.4 n.6, p.690-698, November 2005[doi>10.1109/TNANO.2005.858589]\n", "V. Vankamamidi , M. Ottavi , F. Lombardi, Tile-based design of a serial memory in QCA, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057711]\n", "Vankamamidi, V., Ottavi, M., and Lombardi, F. 2006. Clocking and cell placement for QCA. In Proceedings of the IEEE Conference on Nanotechnology. 343--346.\n", "K. Walus , T. J. Dysart , G. A. Jullien , R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, v.3 n.1, p.26-31, March 2004[doi>10.1109/TNANO.2003.820815]\n", "Walus, K., Vetteth, A., Julien, G., and Dimitrov, V. 2003. Ram design using quantum-dot cellular automata. In Proceedings of the Nanotechnology Conference and Trade Show. Vol. 2. 160--163.\n", "Yadavalli, K. K., Orlov, A. O., Kummamuru, R. K., Lent, C. S., Bernstein, G. H., and Snider, G. L. 2005. Fanout in quantum-dot cellular automata. In Proceedings of the Device Research Conference. 121--122.\n"], "doi": "doi>10.1145/1482613.1482617", "ref_links": {}, "abstract": "A quantum-dot cellular automata (QCA) design of annxm-bit, shift-register-based memory architecture is presented. The architecture maintains data at a stable conformation, which is contrary to traditional data in-motion concept for QCA architectures. The memory architecture is based on an existing dual-phase-synchronized, line-based, one-bit QCA memory cell building block that provides size and latency improvements over other known one-bit memory cells through its novel clocking scheme. Read/write latencies up to \u223c2X lower than the existing tile-based architecture with three-phase, line-based memory cells are obtained. Simulations with QCADesigner and HDLQ are performed on a sample 4x8 bit memory architecture implementation.", "authors": [{"name": "baris taskin", "link": "http://dl.acm.org/author_page.cfm?id=81100050608"}, {"name": "andy chiu", "link": "http://dl.acm.org/author_page.cfm?id=81413595592"}, {"name": "jonathan salkind", "link": "http://dl.acm.org/author_page.cfm?id=81435603903"}, {"name": "daniel venutolo", "link": "http://dl.acm.org/author_page.cfm?id=81413605242"}], "title": "A shift-register-based QCA memory architecture", "citations": [], "Metrics": {"Downloads (12 months)": "29\n", "Downloads (6 weeks) ": "13\n", "Downloads (cumulative)": "611\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "drexel university philadelphia pa", "city": "philadelphia", "Name": "baris taskin"}, {"country": "United States", "university": null, "affiliation_string": "drexel university philadelphia pa", "city": "philadelphia", "Name": "andy chiu"}, {"country": "United States", "university": null, "affiliation_string": "drexel university philadelphia pa", "city": "philadelphia", "Name": "jonathan salkind"}, {"country": "United States", "university": null, "affiliation_string": "drexel university philadelphia pa", "city": "philadelphia", "Name": "daniel venutolo"}]}, "Article No.: 5": {"references": ["Barnes, J. and Hut, P. 1986. A Hierarchical O(n log n) force calculation algorithm. Nature 324, 446--449.\n", "Bednarz, L., Rashmi, Farhi, G., Hackens, B., Bayot, V., Huynen, I., Galloo, J. S., Roelens, Y., Bollaert, S., and Cappy, A. 2005. Theoretical and experimental characterization of Y-branch nanojunction rectifier up to 94 GHz. In Proceedings of the 35th European Microwave Conference. Horizon House Publications, London, UK, 4--8.\n", "Beenakker, C. W. J. and van Houten, H. 1989. Billiard model of a ballistic multiprobe conductor. Phys. Rev. Lett. 63, 17, 1857--1860.\n", "Beenakker, C. W. J. and van Houten, H. 1991. Quantum transport in semiconductor nanostructures. Solid State Phys. 44, 1--111.\n", "Datta, S. 1995. Electron Transport in Mesoscopic Systems. Cambridge University Press, Cambridge, UK.\n", "Davies, J. 1998. The Physics of Low-Dimensional Semiconductors: An Introduction. Cambridge University Press, Cambridge, UK.\n", "Diduck, Q. 2006. Private comm., http://www.science.rochester.edu/depts/ece/archives/ece_061507. html\n", "Diduck, Q., Margala, M., and Feldman, M. J. 2006. Terahertz transistor based on geometrical deflection of ballistic current. In Proceedings of the IEEE MTT-S International Microwave Symposium Digest, 345--347.\n", "Galloo, J. S., Roelens, Y., Bollaert, S., Pichonat, E., Wallart, X., Cappy, A., Mateos, J., and Gonzales, T. 2004. Ballistic GaInAs/AlInAs devices technology and characterization at room temperature. In Proceedings of the 4th IEEE Conference on Nanotechnology, 98--100.\n", "Hess, K. and Iafrate, G. J. 1988. Theory and applications of near ballistic transport in semiconductors. In Proc. IEEE 76, 5, 519--532.\n", "Hirayama, Y. and Tarucha, S. 1993. High temperature ballistic transport observed in AlGaAs/InGaAs/GaAs small four-terminal structures. Appl. Phys. Lett. 63, 17, 2366--2368.\n", "Irie, H. 2007. Private communication.\n", "Landauer, R. 1957. Spatial variation of currents and fields due to localized scatterers in metallic conduction. IBM J. Resear. Dev. 1, 3, 223--231.\n", "Landauer, R. 1970. Electrical resistance of disordered one-dimensional lattices. Philosoph. Mag. 21, 172, 863--867.\n", "Mateos, J., Gonzales, T., Pardo, D., Hoel, V., and Cappy, A. 2000. Improved Monte Carlo algorithm for the simulation of \u0394-doped AlInAs/GaInAs HEMTs.IEEE Trans. Electron. Dev. 47, 1, 250--253.\n", "Mateos, J., Vasallo, B. G., Pardo, D., Gonzales, T., Galloo, J. S., Bollaert, S., Roelens, Y., and Cappy, A. 2003. Microscopic modeling of nonlinear transport in ballistic nanodevices. IEEE Trans. Electron. Dev. 50, 9, 1897--1905.\n", "Reitzenstein, S., Worschech, L., and Forchel, A. 2003. A novel half-adder circuit based on nanometric ballistic Y-Branched junctions. IEEE Electron. Dev. Lett. 24, 10, 625--627.\n", "Roukes, M. L. and Alerhand, O. L. 1990. Mesoscopic junctions, random scattering, and strange repellers. Phys. Rev. Lett. 65, 13, 1651--1653.\n", "Song, A. 2004. Room-temperature ballistic nanodevices. Encyclopedia of Nanoscience and Nanotechnology 9, 371--389.\n"], "doi": "doi>10.1145/1482613.1482618", "ref_links": {"6": "http://www.science.rochester.edu/depts/ece/archives/ece_061507."}, "abstract": "A multipurpose simulator for ballistic nanostructures, based on classical mechanics of electrons at the Fermi level, has been successfully implemented. Despite the simplicity of the model, the simulator successfully reproduces a number of experimental results, and is shown to consistently match observed current-voltage characteristics and magnetoresistance phenomena. The simulator results provide design guidelines for devices which operate on ballistic transport principles. Using the simulator, preliminary logic structures have been designed based on the ballistic deflection transistor.", "authors": [{"name": "dennis huo", "link": "http://dl.acm.org/author_page.cfm?id=81413605457"}, {"name": "qiaoyan yu", "link": "http://dl.acm.org/author_page.cfm?id=81312482851"}, {"name": "david wolpert", "link": "http://dl.acm.org/author_page.cfm?id=81502664736"}, {"name": "paul ampadu", "link": "http://dl.acm.org/author_page.cfm?id=81375614966"}], "title": "A simulator for ballistic nanostructures in a 2-D electron gas", "citations": [{"Name": "Vikas K. Kaushal ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "14\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "528\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "university of rochester rochester ny", "city": "rochester", "Name": "dennis huo"}, {"country": "United States", "university": null, "affiliation_string": "university of rochester rochester ny", "city": "rochester", "Name": "qiaoyan yu"}, {"country": "United States", "university": null, "affiliation_string": "university of rochester rochester ny", "city": "rochester", "Name": "david wolpert"}, {"country": "United States", "university": null, "affiliation_string": "university of rochester rochester ny", "city": "rochester", "Name": "paul ampadu"}]}}, "date": {"month": "January", "year": "2009"}}, "Issue3": {"articles": {"Article No.: 15": {"references": ["M. Anis , S. Areibi , M. Elmasry, Design and optimization of multithreshold CMOS (MTCMOS) circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.10, p.1324-1342, November 2006[doi>10.1109/TCAD.2003.818127]\n", "Blyth, T., Khan, S., and Simko, R. 1991. A nonvolatile analog storage device using EEPROM technology. In Proceedings of the IEEE International Solid-State Circuits Conference, 192--193.\n", "Bowman, K., Duvall, S., and Meindl, J. 2002. Impact of die-to-die and withindie parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 37, 2, 183--190.\n", "Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C. 2000. Dual-threshold voltage techniques for low-power digital circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference, 201--204.\n", "Compagnoni, C. M., Ielmini, D., Spinelli, A. S., and Lacaita, A. L. 2005. Optimization of threshold voltage window under tunneling program/erase in nanocrystal memories. In IEEE Trans. Electron Dev. 52, 11, 2473--2481.\n", "Fernandesa, A., DeSalvoa, B., Baronb, T., Damlencourta, J. F., Papona, A. M., Lafonda, D., Mariollea, D., Guillaumotc, B., Bessonc, P., Massonb, P., Ghibaudod, G., Pananakakisd, G., Martina, F., and Haukkae, S. 2001. Memory characteristics of Si quantum dot devices with SiO<sub>2</sub>/ALD Al<sub>2</sub>O<sub>3</sub> tunneling dielectrics. International Electron Devices Meeting, 741--744.\n", "Fatih Hamzaoglu , Mircea R. Stan, Circuit-level techniques to control gate leakage for sub-100nm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566425]\n", "Hasaneen, E. 2004. Modeling and simulation of floating gate nanocrystal FET devices and circuits. Doctoral dissertation. University of Connecticut.\n", "Hasaneen, E., Heller, E., Bansal, R., Huang, W., and Jian, F. 2004. Modeling of nonvolatile floating gate quantum dot memory, Solid-State Electron. 48, 10-11, 2055--2059.\n", "Hasan, T., Lehmann, T., and Kwok, C. Y. 2005. On-chip high voltage charge pump in standard low voltage CMOS process. Electron. Lett., 41, 15, 840--842.\n", "Hooper, M., Kucic, M., and Hasler, P. 2005. On-chip analog floating-gate array programming in a submicro standard CMOS process using high voltage charge pumps. In Proceedings of the International IEEE-NEWCAS Conference, 147--150.\n", "Simon Haykin, Adaptive filter theory (3rd ed.), Prentice-Hall, Inc., Upper Saddle River, NJ, 1996\n", "ISCAS High-Level Models Group. http://www.eecs.umich.edu/~jhayes/iscas.restore/74283.html.\n", "Kinoshita, S., Morie, T., Nagata, M., and Iwata, A. 1999. New nonvolatile analog memory circuits using PWM methods. IEICE Trans. Electron., E82-C, 1655--1661.\n", "Kinoshita, S., Morie, T., Nagata, M., and Iwata, A. 2001. A PWM analog memory programming circuit for floating-gate MOSFETs with 75-&mu;s programming time and 11-bit updating resolution. IEEE J. Solid-State Circ., 36, 8, 1286--1290.\n", "Kuroda, T., Fujita, T., Mita, S., Nagamatu, T., Yoshioka, S., Sano, F., Norishima, M., Murota, M., Kalo, M., Kinugawa, M., Kakumu, M., and Sakurai, T. 1996. A 0.9V 150MHz 10mW 4mm<sup>2</sup> 2 &minus; D discrete cosine transform core processor with variable-threshold-voltage scheme. In Proceedings of the International Solid-State Circuits Conference, 166--167.\n", "Lin, Y.-T., Chung, W.-Y., Wu, D.-S., Chang, K.-S., and Chen, J.-J. 2005. Integrated low-voltage pulse width modulation circuit using CMOS processes. In Proceedings of the IEEE-NEWCAS Conference, 163--165.\n", "Liu, A., Kim, M., Narayanan, V., and Kan, E. C. 2000. Process and device characteristics of self-assembled metal nano-crystal EEPROM. Superlatt. Microstruct. 28, 5, 393--399.\n", "Changbo Long , Sasank Reddy , Sudhakar Pamarti , Lei He , Tanay Karnik, Power-efficient pulse width modulation DC/DC converters with zero voltage switching control, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165650]\n", "Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871549]\n", "Mutah, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. 1-V power supply high-speed digital circuit technology with multi-threshold voltage CMOS. IEEE J. Solid-State Circ. 30, 8, 847--853.\n", "Tutorial 2: Leakage Issues in IC Design: Trends, Estimation, and Avoidance, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p..11, November 09-13, 2003[doi>10.1109/ICCAD.2003.145]\n", "Nogami, M. and Ohno, A. 2003. Imaging of Si quantum dots as charge storage nodes. Mater. Sci. Engin. C. 23, 6, 1047--1051.\n", "Normand, V., Kapetanakis, E., Tsoukalas, D., Kamoulakos, G., Beltsios, K., Van, D. B. J. and Zhang, S. 2001. MOS memory devices based on silicon nanocrystal arrays fabricated by very low energy ion implantation. Mater. Sci. Engin. C, 15, 1, 303--305.\n", "Koichi Nose , Takayasu Sakurai, Optimization of VDD and VTH for low-power and high speed applications, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.469-474, January 2000, Yokohama, Japan[doi>10.1145/368434.368755]\n", "Palumbo, G., Pappalardo, D., and Gaibotti, M. 2002. Charge pump circuits: Power consumption optimization. IEEE Trans. Circ. Syst. I, 49, 11, 1535--1542.\n", "Qi, X., Lo, S. C., Luo, Y., Gyure, A., Shahram, M., and Singhal, K. 2005. Simulation and analysis of inductive impact on VLSI interconnects in the presence of process variations. In Proceedings of the IEEE Custom Integrated Circuits Conference, 309--312.\n", "Rolandi, P. L., Canegallo, R., Chioffi, E., Gerna, D., Guaitini, G., Issartel, C., Lhermet, F., Pasotti, M., and Kramer, A. 1998. M-cell 6 b/cell analog flash memory for digital storage. In Proceedings of the International Solid-State Circuits Conference, 334--335.\n", "Roy, K., Wei, L., and Chen, Z. 1999. Multiple-V<sub>DD</sub> multiple-V<sub>TH</sub> CMOS (MVCMOS) for low power applications. In Proceedings of the International Symposium on Circuits and Systems, 430--435.\n", "S. B. Samaan, The impact of device parameter variations on the frequency and performance of VLSI chips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.343-346, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382598]\n", "She, M. and King, T. J. 2003. Impact of crystal size and tunnel dielectric on semiconductor nanocrystal memory performance. IEEE Trans. Electron Dev. 50, 9, 1934--1940.\n", "Tang, X., Baie, X., Colinge, J. P., Crahay, A., Katschmarsyj, B., Scheuren, V., Spote, D., Reckinger, N., Van de Wiele, F., and Bayot, V. 2000. Self-aligned silicon-on-insulator nano flash memory device. Solid-State Electron. 44, 12, 2259--2264.\n", "Tiwari, S., Rana, F., Hanafi, H., Hartstein, A., Crabbe, E. F., and Chan, K. 1996. A silicon nanocrystals based memory. Appl. Phys. Lett. 68, 10, 1377--1379.\n", "Tiwari, S. 1996. Silicon nanocrystal memories: devices in the limit of conventional minaturization. In Proceedings of the International Symposium on the Physics and Chemistry, 250--259.\n", "Tran, H. V., Blyth, T., Sowards, D., Engh, L., Nataraj, B. S., Dunne, T., Wang, H., Sarin, V., Lam, T., Nazarian, H., and Hu, G. 1996. A 2.5 V 256-level nonvolatile analog storage device using EEPROM technology. In Proceedings of the International Solid-State Circuits Conference, 270--271.\n", "Tschanz, J. W., Narendra, S. G., Ye, Y., Bloechel, B. A., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE J. Solid-State Circ. 38, 11, 1838--1845.\n", "Wang, S., Dai, J., Hasaneen, E., Wang, L., and Jain, F. 2008. Programmable threshold voltage using quantum dot transistors for low-power mobile computing. In Proceedings of the IEEE International Symposium on Circuits and Systems, 3350--3353.\n", "Liqiong Wei , Zhanping Chen , Kaushik Roy , Yibin Ye , Vivek De, Mixed-Vth(MVT) CMOS circuit design methodology for low power applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.430-435, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309974]\n", "Ying, T., Ki, W., and Chan, M. 2003. Area efficient CMOS charge pumps for LCD drivers. IEEE J. Solid-State Circ. 38, 10, 1721--1725.\n"], "doi": "doi>10.1145/1568485.1568489", "ref_links": {"12": "http://www.eecs.umich.edu/~jhayes/iscas.restore/74283.html."}, "abstract": "Power consumption poses one of the fundamental barriers for deploying mobile computing devices in energy-constrained situations with varying operation conditions. In particular, leakage power is projected to increase exponentially in future semiconductor process nodes. This challenging problem is pressing for renewed focus on power-performance optimization at all levels of design abstract, from novel device structures to fundamental shifts in design paradigm. In this article, we propose to exploit the programmable threshold voltage quantum dot (QD) transistors to reduce leakage thereby improving the energy efficiency for mobile computing. The unique programmability and reconfigurability enabled by QD transistors extend our capability in design optimization for new power-performance trade-offs. Simulation results demonstrate the significant leakage reduction over conventional techniques.", "authors": [{"name": "shuo wang", "link": "http://dl.acm.org/author_page.cfm?id=81326493351"}, {"name": "jianwei dai", "link": "http://dl.acm.org/author_page.cfm?id=81467644440"}, {"name": "el-sayed hasaneen", "link": "http://dl.acm.org/author_page.cfm?id=81440621087"}, {"name": "lei wang", "link": "http://dl.acm.org/author_page.cfm?id=81414599258"}, {"name": "faquir jain", "link": "http://dl.acm.org/author_page.cfm?id=81538828856"}], "title": "Utilizing quantum dot transistors with programmable threshold voltages for low-power mobile computing", "citations": [], "Metrics": {"Downloads (12 months)": "11\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "446\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "university of connecticut", "city": null, "Name": "shuo wang"}, {"country": null, "university": null, "affiliation_string": "university of connecticut", "city": null, "Name": "jianwei dai"}, {"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "el-sayed hasaneen"}, {"country": null, "university": null, "affiliation_string": "jianwei daiuniversity of connecticut", "city": null, "Name": "lei wanguniversity of connecticut"}]}, "Article No.: 14": {"references": ["Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997\n", "Jason G. Brown , R. D.  (Shawn) Blanton, CAEN-BIST: Testing the NanoFabric, Proceedings of the International Test Conference on International Test Conference, p.462-471, October 26-28, 2004\n", "Andr\u00e9 Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]\n", "Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]\n", "Duan, X., Huang, Y., and Lieber, C. 2002. Nonvolatile memory and programmable logic from molecule-gated nanowires. Nano Lett. 2, 487--490.\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313--1317.\n", "ITRS. 2005. International Technology Roadmap for Semiconductors. http://public.itrs.net.\n", "Margarida Jacome , Chen He , Gustavo de Veciana , Stephen Bijansky, Defect tolerant probabilistic design paradigm for nanotechnologies, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996730]\n", "Mishra, M. and Goldstein, S. 2003. Defect tolerance at the end of the roadmap. In Proceedings of the International Test Conference 1201--1210.\n", "Mitra, S., Saxena, N., and McCluskey, E. 2000. Common-mode failures in redundant VLSI systems: A survey. IEEE Trans. Reliab. 49, 285--295.\n", "Shubhendu S. Mukherjee , Joel Emer , Steven K. Reinhardt, The Soft Error Problem: An Architectural Perspective, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.243-247, February 12-16, 2005[doi>10.1109/HPCA.2005.37]\n", "PTM. 2007. Predictive technology model. http://www.eas.asu.edu/~ptm.\n", "Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]\n", "Wenjing Rao , Alex Orailoglu , Ramesh Karri, Topology aware mapping of logic functions onto nanowire-based crossbar architectures, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147093]\n", "Rejimon, T. and Bhanja, S. 2006. Probabilistic error model for unreliable nano-logic gates. In Proceedings of the IEEE Conference on Nanotech. 47--50.\n", "Herman Schmit , Vikas Chandra, Layout techniques for FPGA switch blocks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.96-105, January 2005[doi>10.1109/TVLSI.2004.840402]\n", "Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1992. SIS: A system for sequential circuit synthesis. Tech. rep. UCB/ERL M92/41. Department of Electrical Engineering, University of California, Berkeley.\n", "Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002\n", "Snider, G., Kuekes, P., Hogg, T., and Williams, R. 2005. Nanoelectronic architectures. Appl. Phys. A 80, 1183--1195.\n", "Snider, G. and Williams, R. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotech. 18.\n", "Strukov, D. and Likharev, K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.\n", "M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA\n", "Ziegler, M. and Stan, M. 2003. The CMOS/nano interface from a circuits perspective. In Proceedings of the International Symposium Circuits and Systems. 904--907.\n"], "doi": "doi>10.1145/1568485.1568488", "ref_links": {"6": "http://public.itrs.net.", "11": "http://www.eas.asu.edu/~ptm."}, "abstract": "As the end of the semiconductor roadmap for CMOS approaches, architectures based on nanoscale molecular devices are attracting attention. Among several alternatives, silicon nanowires and carbon nanotubes are the two most promising nanotechnologies according to the ITRS. These technologies may enable scaling deep into the nanometer regime. However, they suffer from very defect-prone manufacturing processes. Although the reconfigurability property of the nanoscale devices can be used to tolerate high defect rates, it may not be possible to locate all defects. With very high device densities, testing each component may not be possible because of time or technology restrictions. This points to a scenario in which even though the devices are tested, the tests are not very comprehensive at locating defects, and hence the shipped chips are still defective. Moreover, the devices in the nanometer range will be susceptible to transient faults which can produce arbitrary soft errors. Despite these drawbacks, it is possible to make nanoscale architectures practical and realistic by introducing defect and fault tolerance. In this article, we propose and evaluate a hybrid nanowire-CMOS architecture that addresses all three problems\u2014namely high defect rates, unlocated defects, and transient faults\u2014at the same time. This goal is achieved by using multiple levels of redundancy and majority voters. A key aspect of the architecture is that it contains a judicious balance of both nanoscale and traditional CMOS components. A companion to the architecture is a compiler with heuristics to quickly determine if logic can be mapped onto partially defective nanoscale elements. The heuristics make it possible to introduce defect-awareness in placement and routing. The architecture and compiler are evaluated by applying the complete design flow to several benchmarks.", "authors": [{"name": "muzaffer o simsir", "link": "http://dl.acm.org/author_page.cfm?id=81365592102"}, {"name": "srihari cadambi", "link": "http://dl.acm.org/author_page.cfm?id=81100582039"}, {"name": "franjo ivancic", "link": "http://dl.acm.org/author_page.cfm?id=81339506649"}, {"name": "martin roetteler", "link": "http://dl.acm.org/author_page.cfm?id=81100284936"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "A hybrid nano-CMOS architecture for defect and fault tolerance", "citations": [], "Metrics": {"Downloads (12 months)": "16\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "506\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "muzaffer o simsir"}, {"country": null, "university": null, "affiliation_string": "nec laboratories america princeton nj", "city": null, "Name": "srihari cadambi"}, {"country": null, "university": null, "affiliation_string": "nec laboratories america princeton nj", "city": null, "Name": "franjo ivancic"}, {"country": null, "university": null, "affiliation_string": "nec laboratories america princeton nj", "city": null, "Name": "martin roetteler"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 12": {"references": ["Bachtold, A., Hadley, P., Nakanishi, T., and Dekkerdagger, C. 2001. Logic circuits with carbon nanotube transistors. Science 294, 2, 1317--1320.\n", "Borghetti, J., Li, Z., Straznicky, J., Stewart, D., Li, X., Ohlberg, D., Wu, W., and Williams, S. 2008. An integrated nanocrossbar/MOSFET logic circuit: Demonstration of self-programming hardware. In Proceedings of the Spring Meeting of the Materials Research Society. ACM, New York, 96--104.\n", "Rajat Subhra Chakraborty , Somnath Paul , Swarup Bhunia, Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits, Proceedings of the 21st International Conference on VLSI Design, p.441-446, January 04-08, 2008[doi>10.1109/VLSI.2008.44]\n", "Chatterjee, A. and Roy, K. 2003. Performance estimation of molecular crossbar architecture considering capacitive and inductive coupling between interconnects. In Proceedings of the 3rd IEEE Conference on Nanotechnology. 445--448.\n", "Chen, Y., Ohlberg, D. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003. Nanoscale molecular-switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 10, 1601--1612.\n", "Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., and Yakovlev, A. 2002. Logic Synthesis of Asynchronous Controllers and Interfaces. Springer Series in Advanced Microelectronics.\n", "Mark E. Dean , David L. Dill , Mark Horowitz, Self-Timed Logic Using Current-Sensing Completion Detection (CSCD), Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.187-191, October 14-16, 1991\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Chen He , M. F. Jacome , G. de Veciana, Scalable defect mapping and configuration of memory-based nanofabrics, Proceedings of the High-Level Design Validation and Test Workshop, 2005. on Tenth IEEE International, p.11-18, November 30-December 02, 2005[doi>10.1109/HLDVT.2005.1568807]\n", "Tad Hogg , Greg Snider, Defect-tolerant Logic with Nanoscale Crossbar Circuits, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.117-129, June      2007[doi>10.1007/s10836-006-0547-7]\n", "Jing Huang , Mehdi B. Tahoori , Fabrizio Lombardi, On the Defect Tolerance of Nano-Scale Two-Dimensional Crossbars, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.96-104, October 10-13, 2004\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim. K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 2, 1313--1317.\n", "ITRS. 2005. International technology roadmap for semiconductors (ITRS). http://public.itrs.net.\n", "Josephs, M. B., Nowick, S. M., and van Berkel, C. H. 1999. Modeling and design of asynchronous circuits. Proc. IEEE 87, 2, 234--242.\n", "George Karypis , Rajat Aggarwal , Vipin Kumar , Shashi Shekhar, Multilevel hypergraph partitioning: applications in VLSI domain, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.69-79, March 1999[doi>10.1109/92.748202]\n", "Kuekes, P. J., Stewart, D. R., and Williams, R. S. 2005. The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits. J. Appl. Phys. 97, 3, 034301--034301-5.\n", "Liu, X., Lee, C., and Zhou, C. 2001. Carbon nanotube field-effect inverters. Appl. Phys. Lett. 79, 20, 3329--3331.\n", "Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 1998. Ultrahigh-density nanowire lattices and circuits. Science 280, 5, 1716--1721.\n", "Naeoscale Integration and Modeling Group. 2007. The predictive technology model. Anzona State University. http://www.eas.asu.edu/ptm/.\n", "Nikolic, K., Sadek, A. and Forshaw, M. 2002. Fault-tolerant techniques for nanocomputers. Nanotech. 13, 2--3, 357--362.\n", "Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996\n", "Rudell, R. L. and Sangiovanni-Vincentelli, A. 1987. Multiple-valued minimization for PLA optimization. IEEE Trans. CAD Integr. Circ. Syst. 6, 727--750.\n", "Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architecture using a field programmable nanowire interconnect. Nanotech. 18.\n", "Snider, G. S., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbar. Nanotech. 15, 8, 881--891.\n", "Snider, G., Kuekes, P., Hogg, T., and Williams, R. S. 2005. Nanoelectronic architectures. Appl. Phys. A 80, 6, 1183--1195.\n", "Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010\n", "Strukov, D. B. and Likharev, K. 2007. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.\n", "I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989[doi>10.1145/63526.63532]\n", "J. M. Tour , W. L. Van Zandt , C. P. Husband , S. M. Husband , L. S. Wilson , P. D. Franzon , D. P. Nackashi, Nanocell logic gates for molecular computing, IEEE Transactions on Nanotechnology, v.1 n.2, p.100-109, June 2002[doi>10.1109/TNANO.2002.804744]\n", "M. M. Ziegler , M. R. Stan, CMOS/nano co-design for crossbar-based molecular electronic systems, IEEE Transactions on Nanotechnology, v.2 n.4, p.217-230, December 2003[doi>10.1109/TNANO.2003.820804]\n"], "doi": "doi>10.1145/1568485.1568486", "ref_links": {"19": "http://www.eas.asu.edu/ptm/.", "13": "http://public.itrs.net."}, "abstract": "Among the emerging alternatives to CMOS, molecular electronics based diode-resistor crossbar fabric has generated considerable interest in recent times. Logic circuit design with future nano-scale molecular devices using dense and regular crossbar fabrics is promising in terms of integration density, performance and power dissipation. However, circuit design using molecular switches involve some major challenges: 1) lack of voltage gain of these switches that prevents logic cascading; 2) large output voltage level degradation; 3) vulnerability to parameter variations that affect yield and robustness of operation; and 4) high defect rate. In this article, we analyze some of the above challenges and investigate the effectiveness of asynchronous design methodology in a hybrid system design platform using molecular crossbar and CMOS interfacing elements. We explore different approaches of asynchronous circuit design and compare their suitability in terms of several circuit design parameters. We then develop the methodology and an automated synthesis flow to support two different asynchronous design approaches (MicropipelinesandFour phase Dual-rail) for system designs using nano-crossbar logic stages and CMOS interface data-storage elements. Circuit-level simulation results for several benchmarks show considerable advantage in terms of performance and robustness at moderate area and power overhead compared to two different synchronous implementations.", "authors": [{"name": "rajat subhra chakraborty", "link": "http://dl.acm.org/author_page.cfm?id=81331489912"}, {"name": "swarup bhunia", "link": "http://dl.acm.org/author_page.cfm?id=81100284874"}], "title": "A study of asynchronous design methodology for robust CMOS-nano hybrid system design", "citations": [], "Metrics": {"Downloads (12 months)": "11\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "587\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Cayman Islands", "university": null, "affiliation_string": "case western reserve university cleveland or", "city": "western", "Name": "rajat subhra chakraborty"}, {"country": "Cayman Islands", "university": null, "affiliation_string": "case western reserve university cleveland or", "city": "western", "Name": "swarup bhunia"}]}, "Article No.: 13": {"references": ["Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997\n", "Jason Cong , Yuzheng Ding, Combinational logic synthesis for LUT based field programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.2, p.145-204, April 1996[doi>10.1145/233539.233540]\n", "Cong, J. and Ding, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table-based FPGA designs. IEEE Trans. Comput.-Aid. Des. 13, 1--12.\n", "Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149--152.\n", "DeHon, A. 2006. 3D nanowire-based programmable logic. In Proceedings of the International Conference on Nano-Networks. 1--5.\n", "I. Ghosh , A. Raghunathan , N. K. Jha, Hierarchical test generation and design for testability methods for ASPPs and ASIPs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.3, p.357-370, November 2006[doi>10.1109/43.748165]\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "ITC. 1999. ITC'90 benchmarks. http://www.eerc.utexas.edu/itc99-benchnmarks/bench.html.\n", "ITRS. 2007. International Technology Roadmap for Semiconductors. http://public.itrs.net.\n", "Javey, A., Guo, J., Farmer, F. B., Wang, Q., and Wang, D. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics. Nano Lett. 4, 447--450.\n", "Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the International Electronic Devices Meeting. 10.1.1--10.1.4.\n", "L. Lingappan , S. Ravi , N. K. Jha, Satisfiability-based test generation for nonseparable RTL controller-datapath circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.3, p.544-557, November 2006[doi>10.1109/TCAD.2005.853700]\n", "Lisanke, R. 1988. Logic synthesis and optimization benchmarks. Tech. rep., Microelectronics Center of North Carolina.\n", "Luo, Y. 2002. Two-dimensional molecular electronics circuits. Phys. Chem. 3, 519--525.\n", "Alexander Marquardt , Vaughn Betz , Jonathan Rose, Timing-driven placement for FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.203-213, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329208]\n", "Alexander (Sandy) Marquardt , Vaughn Betz , Jonathan Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.37-46, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296426]\n", "Anish Muttreja , Srivaths Ravi , Niraj K. Jha, Variability-Tolerant Register-Transfer Level Synthesis, Proceedings of the 21st International Conference on VLSI Design, p.621-628, January 04-08, 2008[doi>10.1109/VLSI.2008.114]\n", "Nantero. 2008. Nantero. http://www.nantero.com.\n", "Paulin, P. G. and Knight, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. Comput.-Aid. Des. 8, 661--679.\n", "Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]\n", "Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotech. 15, 881--891.\n", "Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.\n", "Synopsys. 2009. Synopsys. http://www.synopsys.com.\n", "Tehrani, S., Slaughter, J. M., Deherrera, M., Engel, B. N., and Rizzo, N. D. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91, 703--714.\n", "Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]\n", "Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]\n", "Lin Zhong , N. K. Jha, Interconnect-aware low-power high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.3, p.336-351, November 2006[doi>10.1109/TCAD.2004.842820]\n"], "doi": "doi>10.1145/1568485.1568487", "ref_links": {"7": "http://www.eerc.utexas.edu/itc99-benchnmarks/bench.html.", "8": "http://public.itrs.net.", "17": "http://www.nantero.com.", "22": "http://www.synopsys.com."}, "abstract": "In Part I of this work, a hybrid nano/CMOS reconfigurable architecture, called NATURE, was described. It is composed of CMOS reconfigurable logic and interconnect fabric, and nonvolatile nano on-chip memory. Through its support for cycle-by-cycle runtime reconfiguration and a highly-efficient computation model, temporal logic folding, NATURE improves logic density and area-delay product by more than an order of magnitude compared to existing CMOS-based field-programmable gate arrays (FPGAs). NATURE can be fabricated using mainstream photo-lithography fabrication techniques. Thus, it offers a currently commercially feasible architecture with high performance, superior logic density, and excellent runtime design flexibility.In Part II of this work, we present an integrated design and optimization flow for NATURE, called NanoMap. Given an input design specified in register-transfer level (RTL) and/or gate-level VHDL, NanoMap optimizes and implements the design on NATURE through logic mapping, temporal clustering, temporal placement, and routing. As opposed to other design tools for traditional FPGAs, NanoMap supports and leverages temporal logic folding by integrating novel mapping techniques. It can automatically explore and identify the best temporal logic folding configuration, targeting area, delay or area-delay product optimization. A force-directed scheduling technique is used to optimize and balance resource usage across different folding cycles. By supporting logic folding, NanoMap can provide significant design flexibility in performing area-delay trade-offs under various user-specified constraints. We present details of the mapping procedure and results for different architectural instances. Experimental results demonstrate that NanoMap can judiciously trade off area and delay targeting different optimization goals, and effectively exploit the advantages of NATURE.Part I of this work will appear in JETC Vol. 5, No. 4.", "authors": [{"name": "wei zhang", "link": "http://dl.acm.org/author_page.cfm?id=81466641834"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}, {"name": "li shang", "link": "http://dl.acm.org/author_page.cfm?id=81452601537"}], "title": "A hybrid Nano/CMOS dynamically reconfigurable system\u2014Part II: Design optimization flow", "citations": [{"Name": "Ting-Jung Lin ", "Country": null, "Affiliation": null}, {"Name": "Wei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Wei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "12\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "433\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "wei zhang"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}, {"country": null, "university": null, "affiliation_string": "university of colorado boulder co", "city": null, "Name": "li shang"}]}}, "date": {"month": "August", "year": "2009"}}, "Issue2": {"articles": {"Article No.: 8": {"references": ["Amlani, I., Orlov, A., Toth, G., Bernstein, G., Lent, C., and Snider, G. 1999. Digital logic gate using quantum-dot cellular automata. Science 284 5412, 289--291.\n", "Luigi P. Cordella , Pasquale Foggia , Carlo Sansone , Mario Vento, A (Sub)Graph Isomorphism Algorithm for Matching Large Graphs, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.26 n.10, p.1367-1372, October 2004[doi>10.1109/TPAMI.2004.75]\n", "Crocker, M., Hu, X. S., and Niemier, M. 2007. Fault models and yield analysis for QCA-based PLAs. In Proceeding of the International Symposium on FPL, 435--440.\n", "Michael Crocker , Michael Niemier , X. Sharon Hu , Marya Lieberman, Molecular QCA design with chemically reasonable constraints, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.2, p.1-21, April 2008[doi>10.1145/1350763.1350769]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Demjanenko, M. and Upadhyaya, S. J. 1990. Yield enhancement of field-programmable logic array by inherent component redundancy. IEEE Trans. Comput.-Aid. Des. 9, 8, 876--884.\n", "Donahue, M. and Porter, D. OOMMF user's guide, version 1.0, Interagency Report NISTIR 6367. http://math.nist.gov/oommf.\n", "El-Sonbaty, Y. and Ismail, M. A. 1998. A new algorithm for subgraph optimal isomorphism. Pattern Recog. 31, 205--218.\n", "Haselman, M. and Hauck, S. 2008. The future of integrated circuits: A survey of nano-electronics. Proc. IEEE.\n", "Hennessy, K. and Lent, C. 2001. Clocking of molecular quantum-dot cellular automata. J. Vac. Sci. Tech. B 19(5), 1752--55.\n", "T. Hogg , G. S. Snider, Defect-tolerant adder circuits with nanoscale crossbars, IEEE Transactions on Nanotechnology, v.5 n.2, p.97-100, March 2006[doi>10.1109/TNANO.2006.869684]\n", "Xiaobo Sharon Hu , Michael Crocker , Michael Niemier , Minjun Yan , Gary Bernstein, PLAs in Quantum-dot Cellular Automata, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.242, March 02-03, 2006[doi>10.1109/ISVLSI.2006.73]\n", "Jing Huang , Mariam Momenzadeh , Mehdi B. Tahoori , Fabrizio Lombardi, Design and characterization of an and-or-inverter (AOI) gate for QCA implementation, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.989054]\n", "Imre, A., Csaba, G., Ji, L., Orlov, A., Bernstein, G., and Porod, W. January 13, 2006. Majority logic gate for Magnetic Quantum-dot Cellular Automata. Science 311, 5758, 205--208.\n", "Lent, C. and Tougaw, P. 1997. A device architecture for computing with quantum dots. Proc. IEEE 85, 541.\n", "Harika Manem , Peter C. Paliwoda , Garrett S. Rose, A hybrid cmos/nano fpga architecture built fromprogrammable majority logic arrays, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366171]\n", "Mitic, M., Cassidy, M., Petersson, K., Starrett, R., Gauja, E., Brenner, R., Clark, R., Dzurak, A., Yang, C., and Jamieson, D. July 5, 2006. Demonstration of a silicon-based Quantum Cellular Automata cell. Appl. Phys. Lett. 89, x.\n", "M. Momenzadeh , Jing Huang , M. B. Tahoori , F. Lombardi, On the evaluation of scaling of QCA devices in the presence of defects at manufacturing, IEEE Transactions on Nanotechnology, v.4 n.6, p.740-743, November 2005[doi>10.1109/TNANO.2005.858611]\n", "M. Niemier , M. Alam , X. S. Hu , G. Bernstein , W. Porod , M. Putney , J. DeAngelis, Clocking structures and power analysis for nanomagnet-based logic devices, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283787]\n", "Niemier, M., Crocker, M., and Hu, X. S. 2008. Clocking structures and power analysis for nanomagnet-based logic devices. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.\n", "Michael Niemier , Michael Crocker , X. Sharon Hu , Marya Lieberman, Using CAD to shape experiments in molecular QCA, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233690]\n", "Mariam Momenzadeh , Marco Ottavi , Fabrizio Lombardi, Modeling QCA Defects at Molecular-level in Combinational Circuits, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.208-216, October 03-05, 2005[doi>10.1109/DFTVS.2005.46]\n", "Qi, H., Sharma, S., Li, Z., Snider, G., Orlov, A., Lent, C., and Fehlner, T. 2003. Molecular Quantum Cellular Automata cells. electric field driven switching of a silicon surface bound array of vertically oriented two-dot molecular quantum cellular automata. J. Amer. Chem. Soc. 125, 15250--15259.\n", "Wenjing Rao , Alex Orailoglu , Ramesh Karri, Topology aware mapping of logic functions onto nanowire-based crossbar architectures, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147093]\n", "Snider, G., Kuekes, P. J., Hogg, T., and Williams, R. S. 2005. Nanoelectronic architectures. Appl. Phys. A 80, 1183--1196.\n", "Snider, G. and Williams, R. S. 2007. Nano/cmos architectures using a field-programmable nanowire interconnect. Nanotech. 18, 035204.\n", "Somenzi, F. and Gai, S. May 1986. Fault detection in programmable logic arrays. Proc. IEEE 74, 5, 655--667.\n", "Strukov, D. and Likharev, K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.\n", "Tougaw, P. and Lent, C. 1994. Logical devices implemented using quantum cellular automata. J. App. Phys. 75, 1818.\n", "Wey, C. L. 1988. On yield consideration for the design of redundant programmable logic arrays. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 7, 528--535.\n"], "doi": "doi>10.1145/1543438.1543441", "ref_links": {"6": "http://math.nist.gov/oommf."}, "abstract": "Defect tolerance will be critical in any system with nanoscale feature sizes. This article examines some fundamental aspects of defect tolerance for a reconfigurable system based on Quantum-dot Cellular Automata (QCA). We analyze a novel, QCA-based, Programmable Logic Array (PLA) structure, develop an implementation independent fault model, and discuss how expected defects and faults might affect yield. Within this context, we introduce techniques for mapping Boolean logic functions to a defective QCA-based PLA. Simulation results show that our new mapping techniques can achieve higher yields than existing techniques.", "authors": [{"name": "michael crocker", "link": "http://dl.acm.org/author_page.cfm?id=81310487770"}, {"name": "x sharon hu", "link": "http://dl.acm.org/author_page.cfm?id=81451597895"}, {"name": "michael niemier", "link": "http://dl.acm.org/author_page.cfm?id=81100619881"}], "title": "Defects and faults in QCA-based PLAs", "citations": [{"Name": "Michael Crocker ", "Country": null, "Affiliation": null}, {"Name": "Michael Niemier ", "Country": null, "Affiliation": null}, {"Name": "X. Sharon Hu", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "12\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "351\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "Mauritius", "university": null, "affiliation_string": "university of notre dame notre dame in", "city": "notre dame", "Name": "michael crocker"}, {"country": "Mauritius", "university": null, "affiliation_string": "university of notre dame notre dame in", "city": "notre dame", "Name": "x sharon hu"}, {"country": "Mauritius", "university": null, "affiliation_string": "university of notre dame notre dame in", "city": "notre dame", "Name": "michael niemier"}]}, "Article No.: 10": {"references": ["Daniel Davids , Siddhartha Datta , Arindam Mukherjee , Bharat Joshi , Arun Ravindran, Multiple fault diagnosis in digital microfluidic biochips, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.262-276, October 2006[doi>10.1145/1216396.1216398]\n", "N. Deb , R. D.  (Shawn) Blanton, Analysis of Failure Sources in Surface-Micromachined MEMS, Proceedings of the 2000 IEEE International Test Conference, p.739, October 03-05, 2000\n", "Nilmoni Deb , R. D.  (Shawn) Blanton, Multi-Modal Built-In Self-Test for Symmetric Microsystems, Proceedings of the 22nd IEEE VLSI Test Symposium, p.139, April 25-29, 2004\n", "A. Dhayni , S. Mir , L. Rufer, MEMS Built-In-Self-Test Using MLS, Proceedings of the European Test Symposium, Ninth IEEE, p.66-71, May 23-26, 2004\n", "Kerkhoff, H. 1999. Testing philosophy behind the micro-analysis system. In Proceedings of SPIE: Design, Test and Microfabrication of MEMS and MOEMS. Lecture Notes in Computer Science, vol. 3680. 78--83.\n", "Hans G. Kerkhoff , Hans P. A. Hendriks, Fault Modeling and Fault Simulation in Mixed Micro-Fluidic Microelectronic Systems, Journal of Electronic Testing: Theory and Applications, v.17 n.5, p.427-437, October 2001[doi>10.1023/A:1012707303725]\n", "Hans G. Kerkhoff , Mustafa Acar, Testable Design and Testing of Micro-Electro-Fluidic Arrays, Proceedings of the 21st IEEE VLSI Test Symposium, p.403, April 27-May 01, 2003\n", "S. Mir , B. Charlot , B. Courtois, Extending Fault-Based Testing to Microelectromechanical Systems, Journal of Electronic Testing: Theory and Applications, v.16 n.3, p.279-288, June 2000[doi>10.1023/A:1008303717862]\n", "Pollack, M., Shenderov, A., and Fair, R. 2002. Electrowetting-based actuation of droplets for integrated microfluidics. Lab on a Chip 2, 96--101.\n", "Srinivasan, V., Pamula, V., and Fair, R. 2004. An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids, Lab on a Chip. 310--315.\n", "Fei Su , K. Chakrabarty, Architectural-level synthesis of digital microfluidics-based biochips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.223-228, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382576]\n", "Su, F., Ozev, S., and Chakrabarty, K. 2003. Testing of droplet-based microelectrofluidic systems. In Proceedings of the IEEE International Test Conference. 1192--1200.\n", "Fei Su , Sule Ozev , Krishnendu Chakrabarty, Test Planning and Test Resource Optimization for Droplet-Based Microfluidic Systems, Proceedings of the European Test Symposium, Ninth IEEE, p.72-77, May 23-26, 2004\n", "Fei Su , Krishnendu Chakrabarty, Concurrent Testing of Droplet-Based Microfluidic Systems for Multiplexed Biomedical Assays, Proceedings of the International Test Conference on International Test Conference, p.883-892, October 26-28, 2004\n", "Fei Su , Krishnendu Chakrabarty , Vamsee K. Pamula, Yield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration, Proceedings of the conference on Design, Automation and Test in Europe, p.1196-1201, March 07-11, 2005[doi>10.1109/DATE.2005.331]\n", "Fei Su , Krishnendu Chakrabarty, Defect Tolerance for Gracefully-Degradable Microfluidics-Based Biochips, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.321-326, May 01-05, 2005[doi>10.1109/VTS.2005.39]\n", "Fei Su , Krishnendu Chakrabarty, Module placement for fault-tolerant microfluidics-based biochips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.682-710, July 2006[doi>10.1145/1142980.1142987]\n", "Fei Su , Sule Ozev , Krishnendu Chakrabarty, Concurrent testing of digital microfluidics-based biochips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.442-464, April 2006[doi>10.1145/1142155.1142164]\n", "Fei Su , Krishnendu Chakrabarty, Yield enhancement of reconfigurable microfluidics-based biochips using interstitial redundancy, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.104-128, April 2006[doi>10.1145/1148015.1148017]\n", "Su, F., Hwang, W., Mukherjee, A., and Chakrabarty, K. 2005. Defect-oriented testing and diagnosis of digital microfluidics-based biochips. In Proceedings of the IEEE International Test Conference. 21.2.\n"], "doi": "doi>10.1145/1543438.1543443", "ref_links": {}, "abstract": "Microfluidics-based biochips consist of microfluidic arrays on rigid substrates through which movement of fluids is tightly controlled to facilitate biological reactions. Biochips are soon expected to revolutionize biosensing, clinical diagnostics, environmental monitoring, and drug discovery. Critical to the deployment of the biochips in such diverse areas is the dependability of these systems. Thus robust testing and diagnosis techniques are required to ensure adequate level of system dependability. Due to the underlying mixed technology and mixed energy domains, such biochips exhibit unique failure mechanisms and defects. In this article efficient parallel testing and diagnosis algorithms are presented that can detect and locate single as well as multiple faults in a microfluidic array without flooding the array, a problem that has hampered realistic implementation of several existing strategies. The fault diagnosis algorithms are well suited for built-in self-test that could drastically reduce the operating cost of microfluidic biochip. Also, the proposed alogirthms can be used both for testing and fault diagnosis during field operation as well as increasing yield during the manufacturing phase of the biochip. Furthermore, these algorithms can be applied to both online and offline testing and diagnosis. Analytical results suggest that these strategies that can be used to design highly dependable biochip systems.", "authors": [{"name": "siddhartha datta", "link": "http://dl.acm.org/author_page.cfm?id=81323489362"}, {"name": "bharat joshi", "link": "http://dl.acm.org/author_page.cfm?id=81100641792"}, {"name": "arun ravindran", "link": "http://dl.acm.org/author_page.cfm?id=81319500336"}, {"name": "arindam mukherjee", "link": "http://dl.acm.org/author_page.cfm?id=81100653380"}], "title": "Efficient parallel testing and diagnosis of digital microfluidic biochips", "citations": [{"Name": "Qais Al-Gayem ", "Country": null, "Affiliation": null}, {"Name": "Hongyuan Liu ", "Country": null, "Affiliation": null}, {"Name": "Andrew Richardson ", "Country": null, "Affiliation": null}, {"Name": "Nick Burd", "Country": null, "Affiliation": null}, {"Name": "Test Strategies for Electrode Degradation in Bio-Fluidic Microsystems", "Country": null, "Affiliation": null}, {"Name": "Subhamita Mukherjee ", "Country": null, "Affiliation": null}, {"Name": "Tuhina Samanta", "Country": null, "Affiliation": null}, {"Name": "Distributed Scan Like Fault Detection and Test Optimization for Digital Microfluidic Biochips", "Country": null, "Affiliation": null}, {"Name": "Yang Zhao ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya", "Country": null, "Affiliation": null}, {"Name": "Testing of Low-cost Digital Microfluidic Biochips with Non-Regular Array Layouts", "Country": null, "Affiliation": null}, {"Name": "Bhargab B. Bhattacharya ", "Country": "india", "Affiliation": null}, {"Name": "Sudip Roy ", "Country": "india", "Affiliation": null}, {"Name": "Sukanta Bhattacharjee", "Country": "india", "Affiliation": null}, {"Name": "Qais Al-Gayem ", "Country": null, "Affiliation": null}, {"Name": "Andrew Richardson ", "Country": null, "Affiliation": null}, {"Name": "Hongyuan Liu ", "Country": null, "Affiliation": null}, {"Name": "Nick Burd", "Country": null, "Affiliation": null}, {"Name": "An Oscillation-Based Technique for Degradation Monitoring of Sensing and Actuation Electrodes Within Microfluidic Systems", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "14\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "364\n", "Citation Count": "5\n"}, "affiliation_data": [{"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina at charlotte charlotte nc", "city": "north", "Name": "siddhartha datta"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina at charlotte charlotte nc", "city": "north", "Name": "bharat joshi"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina at charlotte charlotte nc", "city": "north", "Name": "arun ravindran"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina at charlotte charlotte nc", "city": "north", "Name": "arindam mukherjee"}]}, "Article No.: 7": {"references": ["Paul Beckett, Low-power circuits using dynamic threshold devices, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057713]\n", "Kerry Bernstein , Ching-Te Chuang , Rajiv Joshi , Ruchir Puri, Design and CAD Challenges in sub-90nm CMOS Technologies, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.129, November 09-13, 2003[doi>10.1109/ICCAD.2003.54]\n", "Cakici, T., Mahmoodi, H., Mukhopadhyay, S., and Roy, K. 2005. Independent gate skewed logic in double-gate SOI technology. In Proceedings of the International SOI Conference. 83--84.\n", "Chang, L., Tang, S., King, T.-J., Bokor, J., and Hu, C. 2000. Gate length scaling and threshold voltage control of double-gate MOSFETs. In Proceedings of the International Electronic Device Meeting. 719--722.\n", "Chiang, M.-H., Kim, K., Tretz, C., and Chuang, C.-T. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electron. Dev. Lett. 52, 10, 2339--2342.\n", "D. G. Chinnery , K. Keutzer, Linear programming for sizing, Vthand Vddassignment, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077642]\n", "Datta, A., Goel, A., Cakici, R. T., Mahmoodi, H., Lakshmanan, D., and Roy, K. 2007. Modeling and circuit synthesis for independently controlled double-gate FinFET devices. IEEE Trans. Comput.-Aid. Des. 26, 11, 1957--1966.\n", "Abdulkadir Utku Diril , Yuvraj Singh Dhillon , Abhijit Chatterjee , Adit D. Singh, Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.9, p.1103-1107, September 2005[doi>10.1109/TVLSI.2005.857149]\n", "Rajiv V. Joshi , Keunwoo Kim , Richard Q. Williams , Edward J. Nowak , Ching-Te Chuang, A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.665-672, January 06-10, 2007[doi>10.1109/VLSID.2007.182]\n", "Tsu-Jae King, FinFETs for nanoscale CMOS digital integrated circuits, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.207-210, November 06-10, 2005, San Jose, CA\n", "Su, L. T., Chung, J. E., Antoniadis, D. A., Goodson, K. E., and Flik, M. I. 1994. Measurement and modelling of self-heating in SOI nMOSFET's. IEEE Electron. Dev. Lett. 41, 69--75.\n", "Mahmoodi, H., Mukhopadhyay, S., and Roy, K. 2004. High-performance and low-power domino logic using independent gate control in double-gate SOI MOSFETs. In Proceedings of the International SOI Conference. 67--68.\n", "Prateek Mishra , Anish Muttreja , Niraj K. Jha, Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.77-84, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585795]\n", "Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.\n", "Anish Muttreja , Prateek Mishra , Niraj K. Jha, Threshold Voltage Control through Multiple Supply Voltages for Power-Efficient FinFET Interconnects, Proceedings of the 21st International Conference on VLSI Design, p.220-227, January 04-08, 2008[doi>10.1109/VLSI.2008.117]\n", "Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C.-T., Bernstein, K., and Puri, R. 2004. Turning silicon on its edge. IEEE Circ. Dev. Mag. 20, 1, 20--31.\n", "Mikhail Popovich , Eby G. Friedman , Michael Sotman , Avinoam Kolodny, On-chip power distribution grids with multiple supply voltages for high performance integrated circuits, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057665]\n", "Roy, K., Wei, L., and Chen, Z. 1999. Multiple-V<sub>dd</sub> and multiple-V<sub>th</sub> CMOS (MVCMOS) for low-power applications. In Proceedings of the International Symposium on Computer Architecture. 366--370.\n", "Ashish Srivastava , Dennis Sylvester, Minimizing total power by simultaneous Vdd/Vth assignment, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119851]\n", "Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]\n", "Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288614]\n", "Trivedi, V. P., Fossum, J. G., and Zhang, W. 2007. Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies. Solid-State Electron. 1, 170--178.\n", "Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]\n", "Usami, K., Igarashi, M., Minami, F., Ishikawa, T., Kanzawa, M., Ichida, M., and Nogami, K. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor. IEEE J. Solid-State Circ. 33, 3, 463--472.\n", "Feng Wang , Yuan Xie , Kerry Bernstein , Yan Luo, Dependability Analysis of Nano-scale FinFET circuits, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.399, March 02-03, 2006[doi>10.1109/ISVLSI.2006.35]\n", "Wei, L., Chen, Z., and Roy, K. 1997. Double-gate dynamic threshold voltage (DGDT) SOI MOSFETs for low-power high-performance designs. In Proceedings of the International SOI Conference. 82--83.\n", "Yu, B., Chang, L., Shibly, A. et al. 2002. FinFET scaling to 10nm gate length. In Proceedings of the International Electronic Device Meeting. 251--254.\n", "Zhang, W., Fossum, J. G., Mathew, L., and Du, Y. 2005. Physical insights regarding design and performance of independent-gate FinFETs. IEEE Elect. Dev. Lett. 52, 10, 2189--2206.\n", "Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]\n", "Wei Zhao , Yu Cao, Predictive technology model for nano-CMOS design exploration, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.1-es, April 2007[doi>10.1145/1229175.1229176]\n"], "doi": "doi>10.1145/1543438.1543440", "ref_links": {}, "abstract": "According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40&percnt;).FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal.In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TCMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6&percnt; and device area savings of 65.2&percnt; under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-Vddscheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.", "authors": [{"name": "prateek mishra", "link": "http://dl.acm.org/author_page.cfm?id=81365594671"}, {"name": "anish muttreja", "link": "http://dl.acm.org/author_page.cfm?id=81100538552"}, {"name": "niraj k jha", "link": "http://dl.acm.org/author_page.cfm?id=81100352780"}], "title": "Low-power FinFET circuit synthesis using multiple supply and threshold voltages", "citations": [{"Name": "Sourindra M. Chaudhuri ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Sourindra M. Chaudhuri ", "Country": null, "Affiliation": null}, {"Name": "Prateek Mishra ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Aoxiang Tang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "33\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "666\n", "Citation Count": "3\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "prateek mishra"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "anish muttreja"}, {"country": null, "university": null, "affiliation_string": "princeton university princeton nj", "city": null, "Name": "niraj k jha"}]}, "Article No.: 11": {"references": ["Bachtold, A., Harley, P., Nakanishi, T., and Dekker, C. 2001. Logic circuits with carbon nanotube transistors. Science. 294. 1317--1320.\n", "Jason G. Brown , R. D.  (Shawn) Blanton, CAEN-BIST: Testing the NanoFabric, Proceedings of the International Test Conference on International Test Conference, p.462-471, October 26-28, 2004\n", "Michael Butts , Andr\u00e9e DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774636]\n", "Chen, Y., Jung, G., Ohlberg, D., Li, X., Stewart, D., Jeppesen, J., Nielsen, K., Stoddart, J., and Williams, R. 2003. Nanoscale molecular-switch crossbar circuits. Nanotech. 14, 462--468.\n", "Collier, C., Wong, E., Belohradsky, M., Raymo, F., Stoddart, J., Kuekes, P., Williams, R., and Heath, J. 1999. Electronically configurable molecular-based logic gates. Science. 285, 391--394.\n", "Cui, Y. and Lieber, C. 2001. Functional nanoscale electronics devices assembled using silicon nanowire building blocks. Science. 291, 851--853.\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Jing Huang , Mehdi B. Tahoori , Fabrizio Lombardi, On the Defect Tolerance of Nano-Scale Two-Dimensional Crossbars, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.96-104, October 10-13, 2004\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K., and Lieber, C. 2001. Logic gates and computation from assembled nanowire building blocks. Science. 294, 1313--1317.\n", "Ma, X., Strukov, D., Lee, J., and Likharev, K. 2005. Afterlife for silicon: CMOL circuit architectures. In Proceedings of the IEEE Conference on Nanotechnology. 175--178.\n", "Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of the roadmap. In Proceedings of the International Test Conference. 1201--1210.\n", "Naeimi, H. and DeHon, A. 2004. A greedy algorithm for tolerating defective crosspoints in NanoPLA design. In Proceedings of the International Conference on Field-Programmable Technology. 49--56.\n", "Reza M. P. Rad , Mohammad Tehranipoor, SCT: An Approach For Testing and Configuring Nanoscale Devices, Proceedings of the 24th IEEE VLSI Test Symposium, p.370-377, April 30-May 04, 2006[doi>10.1109/VTS.2006.61]\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G., Cheung, C., and Lieber, C. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science. 289, 94--97.\n", "Strukov, D. and Likharev, K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.\n", "M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA\n", "Mehdi B. Tahoori, Defects, Yield, and Design in Sublithographic Nano-electronics, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.3-11, October 03-05, 2005[doi>10.1109/DFTVS.2005.28]\n", "Mehdi B. Tahoori, Application-independent defect-tolerant crossbar nano-architectures, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233652]\n", "Mehdi B. Tahoori, Application-independent defect tolerance of reconfigurable nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.197-218, July 2006[doi>10.1145/1167943.1167945]\n", "Mehdi B. Tahoori , Subhasish Mitra, Defect and Fault Tolerance of Reconfigurable Molecular Computing, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.176-185, April 20-23, 2004\n", "Mohammad Tehranipoor, Defect Tolerance for Molecular Electronics-Based NanoFabrics Using Built-In Self-Test Procedure, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.305-313, October 03-05, 2005[doi>10.1109/DFTVS.2005.27]\n", "Zhanglei Wang , Krishnendu Chakrabarty, Built-In Self-Test of Molecular Electronics-Based Nanofabrics, Proceedings of the 10th IEEE European Symposium on Test, p.168-173, May 22-25, 2005[doi>10.1109/ETS.2005.10]\n"], "doi": "doi>10.1145/1543438.1543444", "ref_links": {}, "abstract": "It is anticipated that the number of defects in nanoscale devices fabricated using bottom-up self-assembly process is significantly higher than that for CMOS devices fabricated by conventional top-down lithography patterning. This is mainly because of inherent lack of control in self-assembly fabrication as well as atomic scale of devices. The goal of defect tolerance, as an integral part of nano computing, is to obtain error-free computation from such fabrics containing defective elements.In this article, an application-independent defect tolerant scheme for reconfigurable crossbar array nanoarchitectures is presented. The main feature of this approach is that the existence and location of defective resources within the nano-fabric are hidden from the entire design flow, resulting in minimum post-fabrication customization per chip and minimum changes to the entire design and synthesis flow. It is also shown how to drastically minimize the area overhead associated with this flow. The proposed technique requires extraction of regular yet incomplete defect-free subsets, in contrast to previously proposed complete defect-free subsets. This can greatly reduce the area overhead required for defect tolerance while not sacrificing logic mapping or signal routing capabilities. Extensive simulation results confirm considerable reduction in the area overhead without any negative impact on the usability of modified defect-free subsets.", "authors": [{"name": "mehdi b tahoori", "link": "http://dl.acm.org/author_page.cfm?id=81100219669"}], "title": "Low-overhead defect tolerance in crossbar nanoarchitectures", "citations": [{"Name": "Chen Chen ", "Country": null, "Affiliation": null}, {"Name": "Roozbeh Parsa ", "Country": null, "Affiliation": null}, {"Name": "Nishant Patil ", "Country": null, "Affiliation": null}, {"Name": "Soogine Chong ", "Country": null, "Affiliation": null}, {"Name": "Kerem Akarvardar ", "Country": null, "Affiliation": null}, {"Name": "J Provine ", "Country": null, "Affiliation": null}, {"Name": "David Lewis ", "Country": null, "Affiliation": null}, {"Name": "Jeff Watt ", "Country": null, "Affiliation": null}, {"Name": "Roger T. Howe ", "Country": null, "Affiliation": null}, {"Name": "H.-S. Philip Wong ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "13\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "334\n", "Citation Count": "2\n"}, "affiliation_data": [{"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "mehdi b tahoori"}]}, "Article No.: 6": {"references": [], "doi": "doi>10.1145/1543438.1543439", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "r iris bahar", "link": "http://dl.acm.org/author_page.cfm?id=81314487447"}], "title": "Introduction to special section: Best of NANOARCH 2008", "citations": [], "Metrics": {"Downloads (12 months)": "5\n", "Downloads (6 weeks) ": "1\n", "Downloads (cumulative)": "254\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "brown university", "city": null, "Name": "r iris bahar"}]}, "Article No.: 9": {"references": ["Emile Aarts , Jan Korst, Simulated annealing and Boltzmann machines: a stochastic approach to combinatorial optimization and neural computing, John Wiley & Sons, Inc., New York, NY, 1989\n", "Cristinel Ababei , Yan Feng , Brent Goplen , Hushrav Mogal , Tianpei Zhang , Kia Bazargan , Sachin Sapatnekar, Placement and Routing in 3D Integrated Circuits, IEEE Design & Test, v.22 n.6, p.520-531, November 2005[doi>10.1109/MDT.2005.150]\n", "Arora, R. and Albicki, A. 1987. Computer-aided scan path design for self-testing chips. In Proceedings of Midwest Symposium on Circuits and Systems. 301--304.\n", "Dimitris Bertsimas , John Tsitsiklis, Introduction to Linear Optimization, Athena Scientific, 1997\n", "Bryan Black , Donald W. Nelson , Clair Webb , Nick Samra, 3D Processing Technology and Its Impact on iA32 Microprocessors, Proceedings of the IEEE International Conference on Computer Design, p.316-318, October 11-13, 2004\n", "Brglez, F., Bryan, D., and Kozminski, K. 1989. Combinational profiles of sequential benchmarkcircuits. In Proceedings of the IEEE International Symposium on Circuits and Systems. vol. 3. 1929--1934.\n", "J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382591]\n", "Shamik Das , Anantha Chandrakasan , Rafael Reif, Design tools for 3-D integrated circuits, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119783]\n", "W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]\n", "Dick, R. P. 2002. Multi-objective synthesis of low-power real-time distributed embedded systems. Ph.D. thesis, Princeton University.\n", "Freuer, M. and Koo, C. 1983. Method for rechaining shift register latches which contain more than one physical book. IBM Tech. Disclo. Bull. 25. 4818--4820.\n", "Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979\n", "Debjyoti Ghosh , Swarup Bhunia , Kaushik Roy, Multiple Scan Chain Design Technique for Power Reduction during Test Application in BIST, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.191, November 03-05, 2003\n", "David E. Goldberg, Genetic Algorithms in Search, Optimization and Machine Learning, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1989\n", "Puneet Gupta , Andrew B. Kahng , Stefanus Mantik, Routing-aware scan chain ordering, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119961]\n", "Mokhtar Hirech , James Beausang , Xinli Gu, A new approach to scan chain reordering using physical design information, Proceedings of the 1998 IEEE International Test Conference, p.348, October 18-22, 1998\n", "X.-L. Huang , J.-L. Huang, A routability constrained scan chain ordering technique for test power reduction, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118453]\n", "W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , M. J. Irwin, Interconnect and Thermal-aware Floorplanning for 3D Microprocessors, Proceedings of the 7th International Symposium on Quality Electronic Design, p.98-104, March 27-29, 2006[doi>10.1109/ISQED.2006.77]\n", "Il-soo Lee , Yong Min Hur , Tony Ambler, The Efficient Multiple Scan Chain Architecture Reducing Power Dissipation and Test Time, Proceedings of the 13th Asian Test Symposium, p.94-97, November 15-17, 2004[doi>10.1109/ATS.2004.85]\n", "Illman, R. and Aldrich, G. 2002. On the finish rests with multiple clock. http://www.us.design-reuse.com/articles/2820/on-time-finish-rests-with-multiple-clocks.html.\n", "Vikram Iyengar , Krishnendu Chakrabarty, Test Bus Sizing for System-on-a-Chip, IEEE Transactions on Computers, v.51 n.5, p.449-459, May 2002[doi>10.1109/TC.2002.1004585]\n", "Joyner, J. W. and Meindl, J. D. 2002. Opportunities for reduced power dissipation using three-dimensional integration. In Proceedings of the Interconnect Technology Conference. 148--150.\n", "Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Reetuparna Das , Yuan Xie , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A novel dimensionally-decomposed router for on-chip communication in 3D architectures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250680]\n", "David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774601]\n", "Lee, K. W., Nakamura, T., Ono, T., Yamada, Y., Mizukusa, T., Hashimoto, H., Park K. T., Kurino, H., and Koyanagi, M. 2000. Three-dimensional shared memory fabricated using wafer stacking technology. In Proceedings of the International Electron Devices Meeting. 165--168.\n", "Lewis, D. L. and Lee, H. S. 2007. A scan-island based design enabling pre-bond testability in die-stacked micro-processors. In Proceedings of the International Test Conference.\n", "Lin, K. 1996. Layout-driven chaining of scan flip-flops. In IEE Prcedings-Comput. Digit. Tech. vol. 143.\n", "Samy Makar, A layout-based approach for ordering scan chain flip-flops, Proceedings of the 1998 IEEE International Test Conference, p.341-347, October 18-22, 1998\n", "Nakamura, K. 1997. Scan paths wire length minimization and its short path error correction. In NEC Res. Devel. 38, 22--27.\n", "Prabhakar Raghavan , Clark D. Tompson, Randomized rounding: a technique for provably good algorithms and algorithmic proofs, Combinatorica, v.7 n.4, p.365-374, Dec, 1987[doi>10.1007/BF02579324]\n", "Fabrication Technologies for Three-Dimensional Integrated Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.33, March 18-21, 2002\n", "Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005[doi>10.1109/ICCD.2005.108]\n", "Balaji Vaidyanathan , Wei-Lun Hung , Feng Wang , Yuan Xie , Vijaykrishnan Narayanan , Mary Jane Irwin, Architecting Microprocessor Components in 3D Design Space, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.103-108, January 06-10, 2007[doi>10.1109/VLSID.2007.41]\n", "Vucurevich, T. 2007. The long road to 3D integration: Are we there yet&quest; In Keynote Speech at the 3D Architecture Conference.\n", "Wu, X., Falkenstern, P., and Xie, Y. 2007. Scan-chain design for three-dimensional (3D) ICs. In Proceedings of the International Conference on Computer Design.\n", "Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]\n"], "doi": "doi>10.1145/1543438.1543442", "ref_links": {"19": "http://www.us.design-reuse.com/articles/2820/on-time-finish-rests-with-multiple-clocks.html."}, "abstract": "Scan chains are widely used to improve the testability of integrated circuit (IC) designs and to facilitate fault diagnosis. For traditional 2D IC design, a number of design techniques have been proposed in the literature for scan-chain routing and scan-cell partitioning. However, these techniques are not effective for three-dimensional (3D) technologies, which have recently emerged as a promising means to continue technology scaling. In this article, we propose two techniques for designing scan chains in 3D ICs, with given constraints on the number of through-silicon-vias (TSVs). The first technique is based on a genetic algorithm (GA), and it addresses the ordering of cells in a single scan chain. The second optimization technique is based on integer linear programming (ILP); it addresses single-scan-chain ordering as well as the partitioning of scan flip-flops into multiple scan chains. We compare these two methods by conducting experiments on a set of ISCAS'89 benchmark circuits. The first conclusion obtained from the results is that 3D scan-chain optimization achieves significant wire-length reduction compared to 2D counterparts. The second conclusion is that the ILP-based technique provides lower bounds on the scan-chain interconnect length for 3D ICs, and it offers considerable reduction in wire-length compared to the GA-based heuristic method.", "authors": [{"name": "xiaoxia wu", "link": "http://dl.acm.org/author_page.cfm?id=81326493741"}, {"name": "paul falkenstern", "link": "http://dl.acm.org/author_page.cfm?id=81438597518"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}, {"name": "yuan xie", "link": "http://dl.acm.org/author_page.cfm?id=81100418590"}], "title": "Scan-chain design and optimization for three-dimensional integrated circuits", "citations": [{"Name": "Guangyu Sun ", "Country": null, "Affiliation": null}, {"Name": "Yibo Chen ", "Country": null, "Affiliation": null}, {"Name": "Xiangyu Dong ", "Country": null, "Affiliation": null}, {"Name": "Jin Ouyang ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "33\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "531\n", "Citation Count": "5\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "pennsylvania state university university park pa", "city": null, "Name": "xiaoxia wu"}, {"country": null, "university": null, "affiliation_string": "pennsylvania state university university park pa", "city": null, "Name": "paul falkenstern"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}, {"country": null, "university": null, "affiliation_string": "pennsylvania state university university park pa", "city": null, "Name": "yuan xie"}]}}, "date": {"month": "July", "year": "2009"}}}, "Volume2": {"Issue4": {"articles": {"Pages: 277-293": {"references": ["Abhinav Agrawal , Niraj K. Jha, Synthesis of Reversible Logic, Proceedings of the conference on Design, automation and test in Europe, p.21384, February 16-20, 2004\n", "Barenco, A., Bennett, C. H., Cleve, R., Di Vincenzo, D. P., Margolus, N., Shor, P., Sleator, T., Smolin, J., and Weinfurter, H. 1995. Elementary gates for quantum computation. Phys. Rev. A 52, 3457--3467.\n", "Bennett, C. 1973. Logical reversibility of computation. IBM J. Res. Develop. 17, 525--532.\n", "Jason Cong , Michail Romesis , Min Xie, Optimality, scalability and stability study of partitioning and placement algorithms, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640021]\n", "Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001\n", "Joel Darnauer , Wayne Wei-Ming Dai, A method for generating random circuits and its application to routability measurement, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.66-72, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228380]\n", "John A. Darringer , Daniel Brand , John V. Gerbi , William H. Joyner, Jr. , Louise Trevillyan, LSS: a system for production logic synthesis, IBM Journal of Research and Development, v.28 n.5, p.537-545, September 1984[doi>10.1147/rd.285.0537]\n", "Bart Desoete , Alexis De Vos, A reversible carry-look-ahead adder using control gates, Integration, the VLSI Journal, v.33 n.1, p.89-104, December 2002[doi>10.1016/S0167-9260(02)00051-2]\n", "de Vos, A., Raa, B., and Storme, L. 2002. Generating the group of reversible logic gates. J. Phys. A 35, 7063--7078.\n", "Feynman, R. 1985. Quantum mechanical computers. Optics News, 11, 11--20.\n", "Lov K. Grover, A framework for fast quantum mechanical algorithms, Proceedings of the thirtieth annual ACM symposium on Theory of computing, p.53-62, May 24-26, 1998, Dallas, Texas, USA[doi>10.1145/276698.276712]\n", "Kazuo Iwama , Yahiko Kambayashi , Shigeru Yamashita, Transformation rules for designing CNOT-based quantum circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514026]\n", "Pawel Kerntopf, A new heuristic algorithm for reversible logic synthesis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996789]\n", "MacWilliams, F. J. and Sloane, N. J. A. 1977. The Theory of Error-Correcting Codes. North-Holland, Amsterdam.\n", "Dmitri Maslov , GerhardW. Dueck , D. Michael Miller, Simplification of Toffoli Networks via Templates, Proceedings of the 16th symposium on Integrated circuits and systems design, p.53, September 08-11, 2003\n", "Dmitri Maslov , Gerhard W. Dueck , D. Michael Miller, Fredkin/Toffoli Templates for Reversible Logic Synthesis, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.256, November 09-13, 2003[doi>10.1109/ICCAD.2003.73]\n", "Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.453, September 23-26, 2001\n", "W. M. McKeeman, Peephole optimization, Communications of the ACM, v.8 n.7, p.443-444, July 1965[doi>10.1145/364995.365000]\n", "D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]\n", "Dirk Stroobandt , Peter Verplaetse , Jan van Campenhout, Towards synthetic benchmark circuits for evaluating timing-driven CAD tools, Proceedings of the 1999 international symposium on Physical design, p.60-66, April 12-14, 1999, Monterey, California, USA[doi>10.1145/299996.300023]\n", "Toffoli, T. 1980. Reversible computing. Tech. Memo MIT/LCS/TM-151, MIT Laboratory for Computer Science.\n", "Younis, S. and Knight, T. 1994. Asymptotically zero energy split-level charge recovery logic. In Proceedings of the Workshop on Low Power Design.\n", "Zhirnov, V. V., Cavin, R. K., Hutchby, J. A., and Bourianoff, G. I. 2003. Limits to binary logic switch scaling---A Gedanken model. In Proc. IEEE 91, 1934--1939.\n"], "doi": "doi>10.1145/1216396.1216399", "ref_links": {}, "abstract": "Reversible logic is motivated by low-power design, quantum circuits, and nanotechnology. We develop a compact representation of small reversible circuits to generate and store optimal circuits for all 40,320 three-input reversible functions, and millions of four-input circuits. This allows implementing a function optimally in constant time for use in the peephole optimization of larger circuits produced by existing techniques, and guarantees that every three-bit subcircuit is optimal. To generate subcircuits, we use a graph-based data structure and algorithms for circuit restructuring. Finally, we demonstrate a suboptimal circuit for which peephole optimization fails.", "authors": [{"name": "aditya k prasad", "link": "http://dl.acm.org/author_page.cfm?id=81502719975"}, {"name": "vivek v shende", "link": "http://dl.acm.org/author_page.cfm?id=81100032433"}, {"name": "igor l markov", "link": "http://dl.acm.org/author_page.cfm?id=81100187526"}, {"name": "john p hayes", "link": "http://dl.acm.org/author_page.cfm?id=81100594379"}, {"name": "ketan n patel", "link": "http://dl.acm.org/author_page.cfm?id=81406599824"}], "title": "Data structures and algorithms for simplifying reversible circuits", "citations": [{"Name": "Shigeru Yamashita ", "Country": null, "Affiliation": null}, {"Name": "Igor L. Markov", "Country": null, "Affiliation": null}, {"Name": "Oleg Golubitsky ", "Country": null, "Affiliation": null}, {"Name": "Sean M. Falconer ", "Country": null, "Affiliation": null}, {"Name": "George F. Viamontes ", "Country": null, "Affiliation": null}, {"Name": "Igor L. Markov ", "Country": null, "Affiliation": null}, {"Name": "John P. Hayes", "Country": null, "Affiliation": null}, {"Name": "Shigeru Yamashita ", "Country": null, "Affiliation": null}, {"Name": "Igor L. Markov", "Country": null, "Affiliation": null}, {"Name": "D. Maslov ", "Country": null, "Affiliation": null}, {"Name": "G. W. Dueck ", "Country": null, "Affiliation": null}, {"Name": "D. M. Miller", "Country": null, "Affiliation": null}, {"Name": "Mehdi Saeedi ", "Country": null, "Affiliation": null}, {"Name": "Igor L. Markov", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "19\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "869\n", "Citation Count": "14\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "amazoncom inc seattle wa", "city": "seattle", "Name": "aditya k prasad"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan ann arbor mi", "city": "michigan", "Name": "vivek v shende"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan ann arbor mi", "city": "michigan", "Name": "igor l markov"}, {"country": "United States", "university": null, "affiliation_string": "university of michigan ann arbor mi", "city": "michigan", "Name": "john p hayes"}, {"country": null, "university": null, "affiliation_string": "qualcomm inc campbell ca", "city": null, "Name": "ketan n patel"}]}, "Pages: 262-276": {"references": ["N. Deb , R. D.  (Shawn) Blanton, Analysis of Failure Sources in Surface-Micromachined MEMS, Proceedings of the 2000 IEEE International Test Conference, p.739, October 03-05, 2000\n", "Nilmoni Deb , R. D.  (Shawn) Blanton, Multi-Modal Built-In Self-Test for Symmetric Microsystems, Proceedings of the 22nd IEEE VLSI Test Symposium, p.139, April 25-29, 2004\n", "A. Dhayni , S. Mir , L. Rufer, MEMS Built-In-Self-Test Using MLS, Proceedings of the European Test Symposium, Ninth IEEE, p.66-71, May 23-26, 2004\n", "International Technology Roadmap for Semiconductor (ITRS). 2003. http://public.itrs.net/Files/2003ITRS/Home2003.htm.\n", "Kerkhoff, H. G. 1999. Testing philosophy behind the micro analysis system. In Proceedings of the SPIE: Design, Test and Microfabrication of MEMS and MOEMS, vol. 3680, 78--83.\n", "Hans G. Kerkhoff , Hans P. A. Hendriks, Fault Modeling and Fault Simulation in Mixed Micro-Fluidic Microelectronic Systems, Journal of Electronic Testing: Theory and Applications, v.17 n.5, p.427-437, October 2001[doi>10.1023/A:1012707303725]\n", "Hans G. Kerkhoff , Mustafa Acar, Testable Design and Testing of Micro-Electro-Fluidic Arrays, Proceedings of the 21st IEEE VLSI Test Symposium, p.403, April 27-May 01, 2003\n", "Abhijeet Kolpekwar , Ronald D. Blanton, Development of a MEMS Testing Methodology, Proceedings of the IEEE International Test Conference, p.923-931, November 03-05, 1997\n", "S. Mir , B. Charlot , B. Courtois, Extending Fault-Based Testing to Microelectromechanical Systems, Journal of Electronic Testing: Theory and Applications, v.16 n.3, p.279-288, June 2000[doi>10.1023/A:1008303717862]\n", "Pollack, M. G. 2001. Electrowetting-based microactuation of droplets for digital microfluidics. Ph.D. thesis, Duke University.\n", "Pollack, M. G., Shenderov, A. D., and Fair, R.B. 2002. Electrowetting-based actuation of droplets for integrated microfluidics. Lab on a Chip, vol. 2. 96--101.\n", "Srinivasan, V., Pamula, V. K., and Fair, R. B. 2004. An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids. Lab on a Chip. 310--315.\n", "Fei Su , K. Chakrabarty, Architectural-level synthesis of digital microfluidics-based biochips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.223-228, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382576]\n", "Fei Su , Krishnendu Chakrabarty, Defect Tolerance for Gracefully-Degradable Microfluidics-Based Biochips, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.321-326, May 01-05, 2005[doi>10.1109/VTS.2005.39]\n", "Fei Su , Krishnendu Chakrabarty, Module placement for fault-tolerant microfluidics-based biochips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.682-710, July 2006[doi>10.1145/1142980.1142987]\n", "Fei Su , Krishnendu Chakrabarty, Yield enhancement of reconfigurable microfluidics-based biochips using interstitial redundancy, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.104-128, April 2006[doi>10.1145/1148015.1148017]\n", "Su, F., Ozev, S., and Chakrabarty, K. 2003. Testing of droplet-based microelectrofluidic systems. In Proceedings of the IEEE International Test Conference. 1192--1200.\n", "Fei Su , Sule Ozev , Krishnendu Chakrabarty, Test Planning and Test Resource Optimization for Droplet-Based Microfluidic Systems, Proceedings of the European Test Symposium, Ninth IEEE, p.72-77, May 23-26, 2004\n", "Fei Su , Krishnendu Chakrabarty, Concurrent Testing of Droplet-Based Microfluidic Systems for Multiplexed Biomedical Assays, Proceedings of the International Test Conference on International Test Conference, p.883-892, October 26-28, 2004\n", "Fei Su , Sule Ozev , Krishnendu Chakrabarty, Concurrent testing of digital microfluidics-based biochips, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.442-464, April 2006[doi>10.1145/1142155.1142164]\n", "Fei Su , Krishnendu Chakrabarty , Vamsee K. Pamula, Yield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration, Proceedings of the conference on Design, Automation and Test in Europe, p.1196-1201, March 07-11, 2005[doi>10.1109/DATE.2005.331]\n", "Su, F., Hwang, W., Mukherjee, A., and Chakrabarty, K. 2005b. Defect-oriented testing and diagnosis of digital microfluidics-based biochips. In Proceedings of the IEEE International Test Conference, paper 21.2.\n", "S. K. Tewksbury, Challenges Facing Practical DFT for MEMS, Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.11-17, October 24-26, 2001\n", "Verpoorte, E. and De Rooij, N. F. 2003. Microfluidics meets MEMS. Proc. IEEE 91, 930--953.\n"], "doi": "doi>10.1145/1216396.1216398", "ref_links": {"3": "http://public.itrs.net/Files/2003ITRS/Home2003.htm."}, "abstract": "Microfluidics-based biochips consist of microfluidic arrays on rigid substrates through which, movement of fluids is tightly controlled to facilitate biological reactions. Biochips are soon expected to revolutionize biosensing, clinical diagnostics, and drug discovery. Critical to the deployment of biochips in such diverse areas is the dependability of these systems. Thus, robust testing techniques are required to ensure an adequate level of system dependability. Due to the underlying mixed technology and energy domains, such biochips exhibit unique failure mechanisms and defects. In this article we present a highly effective fault diagnosis strategy that uses a single source and sink to detect and locate multiple faults in a microfluidic array, without flooding the array, a problem that has hampered realistic implementations of all existing strategies. The strategy renders itself well for a built-in self-test that could drastically reduce the operating cost of microfluidic biochips. It can be used during both the manufacturing phase of the biochip, as well as field operation. Furthermore, the algorithm can pinpoint the actual fault, as opposed to merely the faulty regions that are typically identified by strategies proposed in the literature. Also, analytical results suggest that it is an effective strategy that can be used to design highly dependable biochip systems.", "authors": [{"name": "daniel davids", "link": "http://dl.acm.org/author_page.cfm?id=81323489161"}, {"name": "siddhartha datta", "link": "http://dl.acm.org/author_page.cfm?id=81323489362"}, {"name": "arindam mukherjee", "link": "http://dl.acm.org/author_page.cfm?id=81100653380"}, {"name": "bharat joshi", "link": "http://dl.acm.org/author_page.cfm?id=81100641792"}, {"name": "arun ravindran", "link": "http://dl.acm.org/author_page.cfm?id=81319500336"}], "title": "Multiple fault diagnosis in digital microfluidic biochips", "citations": [], "Metrics": {"Downloads (12 months)": "13\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "633\n", "Citation Count": "1\n"}, "affiliation_data": [{"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina charlotte nc", "city": "north", "Name": "daniel davids"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina charlotte nc", "city": "north", "Name": "siddhartha datta"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina charlotte nc", "city": "north", "Name": "arindam mukherjee"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina charlotte nc", "city": "north", "Name": "bharat joshi"}, {"country": "Hong Kong", "university": null, "affiliation_string": "university of north carolina charlotte nc", "city": "north", "Name": "arun ravindran"}]}, "Pages: 243-261": {"references": ["D. Berzon , T. J. Fountain, A Memory Design in QCAs using the SQUARES Formalism, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.166, March 04-06, 1999\n", "Jeffrey A. Clark , Dhiraj K. Pradhan, Fault Injection, Computer, v.28 n.6, p.47-56, June 1995[doi>10.1109/2.386985]\n", "Compano, R., Molenkamp, L., and Paul, D. J. 1999. Technology roadmap for nanoelectroincs. In Proceeding of the European Commission IST Programme, Future and Emerging Technologies, Conference.\n", "Frost, S. E., Rodrigues, A. F., Janiszewski, A. W., Rausch, R. T., and Kogge, P. M. 2002. Memory in motion: A study of storage structures in QCA. 1st Workshop on Non-Silicon Computation.\n", "Graphics, M. 2006. Modelism. http://www.model.com.\n", "Hang, Q. L., Wang, Y. L., Lieberman, M., Bernstein, G. H. 2002. Molecular patterning through high-resolution polymethylmethacrylate masks. Appl. Phys. Lett. 80, 4220--4222\n", "Hang, Q. L., Wang, Y. L., Lieberman, M., Bernstein, G. H. 2003. A liftoff technique for molecular nanopatterning. J. Nanosci. Nanotechnol. 3, 309--312.\n", "S. C. Henderson , E. W. Johnson , J. R. Janulis , P. D. Tougaw, Incorporating standard CMOS design Process methodologies into the QCA logic design process, IEEE Transactions on Nanotechnology, v.3 n.1, p.2-9, March 2004[doi>10.1109/TNANO.2003.820506]\n", "Hennessy, K., and Lent, C. S. 2001. Clocking of molecular quantum-dot cellular automata. J. Vaccum Sci. Technol. 19, 5, 1752--1755\n", "Huang, J., Schiano, L., Momenzadeh, M., and Lombardi, F. 2005. Simulation-based design of modular QCA circuits. In 5th IEEE Conference on Nanotechnology. (Nagoya, Japan), 687--690.\n", "Jiao, J., Long, G. L., Grandjean, F., Beatty, A. M., and Fehiner, T. P. 2003. Building blocking for the molecular expression of QCA, isolation and characterization of a covalently bounded square array of two ferrocenium and two ferrocene complexes. J. Amer. Chem. Soc. (JACS Commun.) 125, 25, 7522--7523.\n", "Lent, C. S., Tougaw, P. D., and Porord, W. 1994. Quantum cellular automata: The physics of computing with arrays of quantum dot molecules. In IEEE Proceedings of the Workshop on Physiscs and Computing (Los Alamitos, CA), 5--13.\n", "Mariam Momenzadeh , Marco Ottavi , Fabrizio Lombardi, Modeling QCA Defects at Molecular-level in Combinational Circuits, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.208-216, October 03-05, 2005[doi>10.1109/DFTVS.2005.46]\n", "Michael T. Niemier , Michael J. Kontz , Peter M. Kogge, A design of and design tools for a novel quantum dot based microprocessor, Proceedings of the 37th Annual Design Automation Conference, p.227-232, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337398]\n", "Niemier, M. T. and Kogge, P. M. 2001. Problems in designing with QCAs: Layout&equals;Timing. Int. J. Circuit Theory Appl. 29, 1, 49--62.\n", "Niemier, M. T., Kogge, P. M. 1999. Logic-In-Wire: Using quantum dots to implement a microprocessor. In International Conference on Electronics, Circuits, and Systems (ICECS), 1211--1215.\n", "Orlov, A. O., Amlani, I., Bernstein, G. H., Lent, C. S., and Snider, G. L. 1997. Realization of a functional cell for quantum-dot cellular automata. Sci. 277, 928--930.\n", "M. Ottavi , V. Vankamamidi , F. Lombardi , S. Pontarelli , A. Salsano, Design of a QCA Memory with Parallel Read/Serial Write, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.292-294, May 11-12, 2005[doi>10.1109/ISVLSI.2005.27]\n", "Ottavi, M., Pontarelli, S., Vankamamidi, V., and Lombardi, F. 2005a. Novel approaches to QCA memory design. In Proceedings of the 5th IEEE Conference on Nanotechnology (Nagoya, Japan), 699--702.\n", "Ottavi, M., Schiano, L., Lombardi, F. 2006. Description of the majority voter building block in verilog. In Tech. Rep. available upon request. Northeastern University.\n", "Ottavi, M., Schiano, L., Pontarelli, S., Vankamamidi, V., and Lombardi, F. 2006. Timing verification of QCA memory architectures. In 6th IEEE Conference on Nanotechnology (Cincinnati, OH) 343--346.\n", "Qi, H., Sharma, S., Li, Z., Snider, G. L., Orlov, A. O., Lent, C. S., and Fehiner, T. P. 2003. Molecular quantum cellular automata cells: Electric field driven switching of a silicon surface bound array of vertically oriented two-dot molecular QCA. J. Amer. Chem. Soci. 125, 49, 15250--15259.\n", "Qi, H., and Sharma, S., and Li, Z. H., and Snider, G. L., and Orlov, A. O., and Lent, C. S., and Fehlner, T. P. 2003. Molecular quantum cellular automata cells. Electric field driven switching of a silicon surface bound array of vertically oriented two-dot molecular quantum cellular automata. J. Amer. Chem. Soc. 125, 4, 15250--15259.\n", "Smith, C. G. 1999. Computation without current. Sci. 2, 284--274.\n", "M. B. Tahoori , Jing Huang , M. Momenzadeh , F. Lombardi, Testing of quantum cellular automata, IEEE Transactions on Nanotechnology, v.3 n.4, p.432-442, December 2004[doi>10.1109/TNANO.2004.834169]\n", "Timler, J. and Lent, C. 2003. Maxwell's demon and quantum-dot cellular automata. J. Appl. Phys. 94, 1050--1060.\n", "Tougaw, P. D., and Lent, C. S. 1994. Logical devices implemented using quantum cellular automata. J. Appl. Phys. 75, 3, 1818--1825.\n", "Tougaw, P. D., Len, C. S. 1996. Dynamic behavior of quantum dot cellular automata. J. Appl. Phys. 80, 4722.\n", "V. Vankamamidi , M. Ottavi , F. Lombardi, A line-based parallel memory for QCA implementation, IEEE Transactions on Nanotechnology, v.4 n.6, p.690-698, November 2005[doi>10.1109/TNANO.2005.858589]\n", "Walus, K., Dimitrov, V., Jullien, G. A., Miller, W. C. 2003a. QCAdesigner: A CAD tool for an emerging nano-technology. In Micronet Annual Workshop (Toronto, ON), 292--294.\n", "K. Walus , T. J. Dysart , G. A. Jullien , R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, v.3 n.1, p.26-31, March 2004[doi>10.1109/TNANO.2003.820815]\n", "K. Walus. 2006. QCA Designer. http:www.qcadesigner.ca.\n", "Walus, K., Vetteth, A., Jullien, G. A., and Dimitrov, V. S. 2003b. RAM design using quantum-dot cellular automata. In 3rd IEEE Conference on NanoTechnology (San Francisco, CA), 160--163.\n"], "doi": "doi>10.1145/1216396.1216397", "ref_links": {"4": "http://www.model.com.", "31": "http:www.qcadesigner.ca."}, "abstract": "Emerging technologies have attracted a substantial interest in overcoming the physical limitations of CMOS as projected at the end of the Technology Roadmap; among these technologies, quantum-dot cellular automata (QCA) relies on different and novel paradigms to implement dense, low power circuits and systems for high-performance computing. As applicable to existing technologies, a hierarchical process can be utilized to facilitate the design of QCA circuits. Tools and methodologies both at system and physical levels are required to support all design phases. This article presents an HDL model to describe QCA \u201cdevices\u201d (also referred elsewhere in the technical literature as building blocks, i.e., majority voter, inverter, wire, crossover) and facilitate the evaluation of their design. This tool, referred to as HDLQ, allows a designer to verify the logic characteristics of a QCA system, while supporting within a design environment different operational mechanisms (such as fault injection) and the unique features of QCA (such as bidirectionality and timing/clocking partitioning). The applicability of this design environment to various memory circuits for logic and timing verification is presented in detail. Various defective conditions for kinks due to thermodynamic effects and permanent faults due to manufacturing defects are considered for injection.", "authors": [{"name": "marco ottavi", "link": "http://dl.acm.org/author_page.cfm?id=81100534434"}, {"name": "luca schiano", "link": "http://dl.acm.org/author_page.cfm?id=81310491194"}, {"name": "fabrizio lombardi", "link": "http://dl.acm.org/author_page.cfm?id=81339514522"}, {"name": "douglas tougaw", "link": "http://dl.acm.org/author_page.cfm?id=81100440512"}], "title": "HDLQ: A HDL environment for QCA design", "citations": [{"Name": "Bibhash Sen ", "Country": null, "Affiliation": null}, {"Name": "Manojit Dutta ", "Country": null, "Affiliation": null}, {"Name": "Samik Some ", "Country": null, "Affiliation": null}, {"Name": "Biplab K. Sikdar", "Country": null, "Affiliation": null}, {"Name": "Bibhash Sen ", "Country": null, "Affiliation": null}, {"Name": "Manojit Dutta ", "Country": null, "Affiliation": null}, {"Name": "Biplab K. Sikdar", "Country": null, "Affiliation": null}, {"Name": "Samira Sayedsalehi ", "Country": null, "Affiliation": null}, {"Name": "Mostafa Rahimi Azghadi ", "Country": null, "Affiliation": null}, {"Name": "Shaahin Angizi ", "Country": null, "Affiliation": null}, {"Name": "Keivan Navi", "Country": null, "Affiliation": null}, {"Name": "Restoring and non-restoring array divider designs in Quantum-dot Cellular Automata", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "44\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "981\n", "Citation Count": "7\n"}, "affiliation_data": [{"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "marco ottavi"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "luca schiano"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "fabrizio lombardi"}, {"country": "Chile", "university": null, "affiliation_string": "valparaiso university valparaiso in", "city": "valparaiso", "Name": "douglas tougaw"}]}}, "date": {"month": "October", "year": "2006"}}, "Issue1": {"articles": {"Pages: 31-63": {"references": ["D. Aharonov , M. Ben-Or, Fault-tolerant quantum computation with constant error, Proceedings of the twenty-ninth annual ACM symposium on Theory of computing, p.176-188, May 04-06, 1997, El Paso, Texas, USA[doi>10.1145/258533.258579]\n", "Aho, A. V. and Svore, K. M. 2003. Compiling quantum circuits using the palindrome transform. http://arXiv.org/quant-ph/0311008.\n", "Amdahl, G. 1967. Validity of the single processor approach to achieving large-scale computing capabilities. In AFIPS Conference Proceedings. 483--485.\n", "ARDA. 2004. A Quantum Information Science and Technology Roadmap, v2.0 ed. ARDA.\n", "Barenco, A., Bennett, C. H., Cleve, R., DiVincenzo, D. P., Margolus, N., Shor, P., Sleator, T., Smolin, J., and Weinfurter, H. 1995. Elementary gates for quantum computation. Phys. Rev. A 52, 3457.\n", "Barenco, A., Ekert, A., Suominen, K.-A., and T\u00f6rma, P. 1996. Approximate quantum Fourier transform and decoherence. Phy. Rev. A 54, 139--146.\n", "Beckman, D., Chari, A. N., Devabhaktuni, S., and Preskill, J. 1996. Efficient networks for quantum factoring. Phys. Rev. A 54, 1034--1063. http://arXiv.org/quant-ph/9602016.\n", "Bennett, C. H. and Brassard, G. 1984. Quantum cryptography: Public key distribution and coin tossing. In Proceedings of the IEEE International Conference on Computers, Systems, and Signal Processing. IEEE. 175--179.\n", "Bennett, C. H., Brassard, G., Cr\u00e9peau, C., Josza, R., Peres, A., and Wootters, W. 1993. Teleporting an unknown quantum state via dual classical and EPR channels. Phy. Rev. Lett. 70, 1895--1899.\n", "Boulant, N., Edmonds, K., Yang, J., Pravia, M. A., and Cory, D. G. 2003. Experimental demonstration of an entanglement swapping operation and improved control in NMR quantum-information processing. Phy. Rev. A 68, 032305.\n", "Brennen, G. K., Caves, C. M., Jessen, P. S., and Deutsch, I. H. 1999. Quantum logic gates in optical lattices. Phys. Rev. Lett. 82, 5 (Feb.), 1060--1063.\n", "Browne, D. E. and Rudolph, T. 2005. Resource-efficient linear optical quantum computation. Phys. Rev. Lett. 95, 010501.\n", "Burkard, G., Loss, D., DiVincenzo, D. P., and Smolin, J. A. 1999. Physical optimization of quantum error correction circuits. Phys. Rev. B 60, 16, 11404--11416.\n", "Calderbank, A. R. and Shor, P. W. 1996. Good quantum error-correcting codes exist. Phys. Rev. A 54, 1098--1105.\n", "Stefania Cavallar , Bruce Dodson , Arjen K. Lenstra , Walter Lioen , Peter L. Montgomery , Brian Murphy , Herman Te Riele , Karen Aardal , Jeff Gilchrist , G\u00e9rard Guillerm , Paul Leyland , Jo\u00ebl Marchand , Fran\u00e7ois Morain , Alec Muffett , Chris Putnam , Craig Putnam , Paul Zimmermann, Factorization of a 512-bit RSA modulus, Proceedings of the 19th international conference on Theory and application of cryptographic techniques, May 14-18, 2000, Bruges, Belgium\n", "Chiaverini, J., Leibfried, D., Schaetz, T., Barrett, M. D., Blakestad, R. B., Britton, J., Itano, W. M., Jost, J. D., Knill, E., Langer, C., Ozeri, R., and Wineland, D. J. 2004. Realization of quantum error correction. Nature 432, 602--605.\n", "Childress, L., Taylor, J. M., S\u00f8rensen, A. S., and Lukin, M. 2005. Fault-tolerant quantum repeaters with minimal physical resources, and implementations based on single-photon emitters. http://arXiv.org/quant-ph/0502112.\n", "Chiorescu, I., Bertet, P., Semba, K., Nakamura, Y., Harmans, C. J. P. M., and Mooij, J. E. 2004. Coherent dynamics of a flux qubit coupled to a harmonic oscillator. Nature 431, 159--162.\n", "Cirac, J. I. and Zoller, P. 1995. Quantum computations with cold trapped ions. Phys. Rev. Lett. 74, 4091--4094.\n", "Clark, R. G. et al. 2003. Progress in silicon-based quantum computing. Phil. Trans. R. Soc. London A 361, 1451--1471.\n", "R. Cleve , J. Watrous, Fast parallel circuits for the quantum Fourier transform, Proceedings of the 41st Annual Symposium on Foundations of Computer Science, p.526, November 12-14, 2000\n", "Dean Copsey , Mark Oskin , Tzvetan Metodiev , Frederic T. Chong , Isaac Chuang , John Kubiatowicz, The effect of communication costs in solid-state quantum computing architectures, Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures, June 07-09, 2003, San Diego, California, USA[doi>10.1145/777412.777424]\n", "Cory, D. G. 2004. Private communication.\n", "Cuccaro, S. A., Draper, T. G., Kutin, S. A., and Moulton, D. P. 2004. A new quantum ripple-carry addition circuit. http://arXiv.org/quant-ph/0410184.\n", "Dawson, C. M., Haselgrove, H. L., and Nielsen, M. A. 2005. Noise thresholds for optical quantum computers. http://arXiv.org/quant-ph/0509060.\n", "Deutsch, D. and Jozsa, R. 1992. Rapid solution of problems by quantum computation. Proc. R. Soc. London Ser. A, 439, 553.\n", "Devitt, S. J., Fowler, A. G., and Hollenberg, L. C. 2004. Simulations of Shor's algorithm with implications to scaling and quantum error correction. http://arXiv.org/quant-ph/0408081.\n", "DiVincenzo, D. P. 1994. Two-bit gates are universal for quantum computation. Phys. Rev. A. http://arXiv.org/cond-mat/9407022.\n", "DiVincenzo, D. P. 1995. Quantum computation. Science 270, 5234, 255--261.\n", "DiVincenzo, D. P., Bacon, D., Kempe, J., Burkard, G., and Whaley, K. B. 2000. Universal quantum computation with the exchange interaction. Nature 408, 339--342.\n", "Draper, T. G. 2000. Addition on a quantum computer. http://arXiv.org/quant-ph/0008033. (First draft dated Sept. 1998.)\n", "Thomas G. Draper , Samuel A. Kutin , Eric M. Rains , Krysta M. Svore, A logarithmic-depth quantum carry-lookahead adder, Quantum Information & Computation, v.6 n.4, p.351-369, July 2006\n", "Chip Elliott , David Pearson , Gregory Troxel, Quantum cryptography in practice, Proceedings of the 2003 conference on Applications, technologies, architectures, and protocols for computer communications, August 25-29, 2003, Karlsruhe, Germany[doi>10.1145/863955.863982]\n", "Ercegovac, M. D. and Lang, T. 2004. Digital Arithmetic. Morgan Kaufmann, San Francisco, CA.\n", "ESIA, JEITIA, KSIA, TSIA, and SIA. 2003. International technology roadmap for semiconductors. Tech. Rep., ESIA and JEITIA and KSIA and TSIA and SIA. http://public.itrs.net/Files/2003ITRS/Home2003.htm.\n", "Fleischhauer, M. and Lukin, M. D. 2000. Dark-state polaritons in electromagnetically induced transparency. Phys. Rev. Lett. 84, 5094--5097.\n", "Folman, R., Kr\u00fcger, P., Cassettari, D., Hessmo, B., Maier, T., and Schmiedmayer, J. 2000. Controlling cold atoms using nanofabricated surfaces: Atom chips. Phys. Rev. Lett. 84, 4749--4752.\n", "A. G. Fowler , S. J. Devitt , L. C. L. Hollenberg, Implementation of Shor's algorithm on a linear nearest neighbour qubit array, Quantum Information & Computation, v.4 n.4, p.237-251, July 2004\n", "Fowler, A. G., Hill, C. D., and Hollenberg, L. C. L. 2004. Quantum error correction on linear nearest neighbor qubit arrays. Phys. Rev. A 69, 042314.\n", "Fujisawa, T., Oosterkamp, T. H., van der Wiel, W. G., Broer, B. W., Aguado, R., Tarucha, S., and Kouwenhoven, L. P. 1998. Spontaneous emission spectrum in double quantum dot devices. Science 282, 932--935.\n", "Furusawa, A., S\u00f8rensen, J. L., Braunstein, S. L., Fuchs, C. A., Kimble, H. J., and Polzik, E. S. 1998. Unconditional quantum teleportation. Science 282, 5389, 706--709.\n", "Galindo, A. and Martin-Delgado, M. A. 2002. Information and computation: Classical and quantum aspects. Rev. Modern Phys. 74, 347--423.\n", "Gasparoni, S., Pan, J., Walther, P., Rudolph, T., and Zeilinger, A. 2004. Realization of a photonic controlled-NOT gate sufficient for quantum computation. Phys. Rev. Lett. 93, 020504.\n", "Gossett, P. 1998. Quantum carry-save arithmetic. http://arXiv.org/quant-ph/9808061.\n", "Daniel Gottesman, Fault-Tolerant Quantum Computation with Higher-Dimensional Systems, Selected papers from the First NASA International Conference on Quantum Computing and Quantum Communications, p.302-313, February 17-20, 1998\n", "Gottesman, D. and Chuang, I. L. 1999. Quantum teleportation is a universal computational primitive. Nature 402, 390--393.\n", "Lov K. Grover, A fast quantum mechanical algorithm for database search, Proceedings of the twenty-eighth annual ACM symposium on Theory of computing, p.212-219, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/237814.237866]\n", "Grover, L. K. 1997. Quantum telecomputation. http://arXiv.org/quant-ph/9704012.\n", "L. Hales , S. Hallgren, An improved quantum Fourier transform algorithm and applications, Proceedings of the 41st Annual Symposium on Foundations of Computer Science, p.515, November 12-14, 2000\n", "Harris, S. E. 1997. Electromagnetically induced transparency. Phys. Today 50, 7 (July), 36--42.\n", "Nemanja Isailovic , Mark Whitney , Yatish Patel , John Kubiatowicz , Dean Copsey , Frederic T. Chong , Isaac L. Chuang , Mark Oskin, Datapath and control for quantum wires, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.34-61, March 2004[doi>10.1145/980152.980155]\n", "James, D. F. V. and Kwiat, P. G. 2002. Atomic-vapor-based high efficiency optical detectors with photon number resolution. Phys. Rev. Lett. 89, 183601.\n", "Jelezko, F., Gaebel, T., Popa, I., Domhan, M., Gruber, A., and Wratchtrup, J. 2004. Observation of coherence oscillation of a single nuclear spin and realization of a two-qubit conditional quantum gate. Phys. Rev. Lett. 93, 130501.\n", "Kane, B. E. 1998. A silicon-based nuclear spin quantum computer. Nature 393, 133--137.\n", "Kawano, Y., Yamashita, S., and Kitagawa, M. 2005. Explicit implementation of quantum circuits on a unidirectional periodic structure. Phys. Rev. A 72, 012301.\n", "Kielpinski, D., Monroe, C., and Wineland, D. J. 2002. Architecture for a large-scale ion-trap quantum computer. Nature 417, 709--711.\n", "J. Kim , S. Pau , Z. Ma , H. R. Mclellan , J. V. Gates , A. Kornblit , R. E. Slusher , R. M. Jopson , I. Kang , M. Dinu, System design for large-scale ion trap quantum information processor, Quantum Information & Computation, v.5 n.7, p.515-537, November 2005\n", "Knill, E. 2003. Bounds on the probability of success of postselected nonlinear sign shifts implemented with linear optics. Phys. Rev. A 68, 064303.\n", "Knill, E., Laflamme, R., and Milburn, G. J. 2000. Thresholds for linear optics quantum computation. http://arXiv.org/quant-ph/0006120.\n", "Knill, E., Laflamme, R., and Milburn, G. J. 2001. A scheme for efficient quantum computation with linear optics. Nature 409, 46--52.\n", "Donald E. Knuth, The art of computer programming, volume 2 (3rd ed.): seminumerical algorithms, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997\n", "Kunihiro, N. 2005. Exact analyses of computational time for factoring in quantum computers. IEICE Trans. Fundamentals E88-A, 1, 105--111.\n", "Ladd, T. D., Goldman, J. R., Yamaguchi, F., Yamamoto, Y., Abe, E., and Itoh, K. M. 2002. All-silicon quantum computer. Phys. Rev. Lett. 89, 1 (July), 17901.\n", "Ladd, T. D., Maryenko, D., Yamamoto, Y., Abe, E., and Itoh, K. M. 2003. Coherence time of a solid-state nuclear qubit. http://arXiv.org/quant-ph/0309164.\n", "Lantz, J., Wallquist, M., Shumeiko, V. S., and Wendin, G. 2004. Josephson junction qubit network with current-controlled interaction. Phys. Rev. B 70, 140507.\n", "Lenstra, A., Tromer, E., Shamir, A., Kortsmit, W., Dodson, B., Hughes, J., and Leyland, P. 2003. Factoring estimates for a 1024-bit RSA modulus. In AsiaCrypt 2003. Lecture Notes in Computer Science. Springer-Verlag, New York.\n", "Leung, D. W., Chuang, I. L., Yamaguchi, F., and Yamamoto, Y. 2000. Efficient implementation of selective recoupling in heteronuclear spin systems using Hadamard matrices. Phys. Rev. A 61. http://arXiv.org/quant-ph/9904100.\n", "Lidar, D. A., Chuang, I. L., and Whaley, K. B. 1998. Decoherence-free subspaces for quantum computation. Phys. Rev. Lett. 81, 12 (Sept.), 2594--2597.\n", "Lidar, D. A. and Whaley, K. B. 2003. Irreversible Quantum Dynamics. Chapter Decoherence-Free Subspaces and Subsystems. Lecture Notes in Phys., vol. 622. Springer-Verlag, New York.\n", "Lim, Y. L., Barrett, S. D., Beige, A., Kok, P., and Kwek, L. C. 2005. Repeat-Until-Success quantum computing using stationary and flying qubits. http://arXiv.org/quant-ph/0508218.\n", "Lloyd, S. 1993. A potentially realizable quantum computer. Science 261, 1569--1571.\n", "Lloyd, S., Shahriar, M. S., and Hemmer, P. 2000. Teleportation and the quantum internet. http://arXiv.org/quant-ph/0003147.\n", "Loss, D. and DiVincenzo, D. P. 1998. Quantum computation with quantum dots. Phys. Rev. A 57, 120.\n", "Martinis, J. M., Nam, S., Aumentado, J., and Urbina, C. 2002. Rabi oscillations in a large Josephson-junction qubit. Phys. Rev. Lett. 89, 117901.\n", "Matsukevich, D. N. and Kuzmich, A. 2004. Quantum state transfer between matter and light. Science 306, 5696, 663--666.\n", "Mehring, M., Mende, J., and Scherer, W. 2003. Entanglement between an electron and a nuclear spin 1/2. Phys. Rev. Lett. 90, 153001.\n", "Metodiev, T., Cross, A., Thaker, D., Brown, K., Copsey, D., Chong, F. T., and Chuang, I. L. 2003. Preliminary results on simulating a scalable fault tolerant ion-trap system for quantum computation. In Proceedings of the 3rd Workshop on Non-Silicon Computation (NSC-3).\n", "Miller, A. J., Nam, S. W., Martinis, J. M., and Sergienko, A. V. 2003. Demonstration of a low-noise near-infrared photon counter with multiphoton discrimination. Appl. Phys. Lett. 83, 791--793.\n", "Mooij, J. E., Orlando, T. P., Levitov, L., Tian, L., van der Wal, C. H., and Lloyd, S. 1999. Josephson persistent-current qubit. Science 285, 1036--1039.\n", "Cristopher Moore , Martin Nilsson, Parallel Quantum Computation  and Quantum Codes, SIAM Journal on Computing, v.31 n.3, p.799-815, 2001[doi>10.1137/S0097539799355053]\n", "Moore, G. E. 1965. Cramming more components onto integrated circuits. Electronics 38, 8 (Apr.).\n", "E. S. Myrgren , K. B. Whaley, Implementing a Quantum Algorithm with Exchange-Coupled Quantum Dots: A Feasibility Study, Quantum Information Processing, v.2 n.5, p.309-345, October 2003[doi>10.1023/B:QINP.0000022724.32019.7c]\n", "Nakajima, Y., Kawano, Y., and Sekigawa, H. 2005. A new algorithm for producing quantum circuits using KAK decompositions. http://arXiv.org/quant-ph/0509196.\n", "Nakamura, Y., Pashkin, Y. A., and Tsai, J. S. 1999. Coherent control of macroscopic quantum states in a single-cooper-pair box. Nature 398, 786--788.\n", "Nielsen, M. A. 2004. Optical quantum computation using cluster states. Phys. Rev. Lett. 93, 040503.\n", "Nielsen, M. A. 2005. Cluster-state quantum computation. http://arxiv.org/abs/quant-ph/0504097.\n", "Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000\n", "Nielsen, M. A. and Dawson, C. M. 2004. Fault-tolerant quantum computation with cluster states. http://arXiv.org/quant-ph/0405134.\n", "O'Brien, J. L., Pryde, G. J., White, A. G., Ralph, T. C., and Branning, D. 2003. Demonstration of an all-optical quantum controlled-NOT gate. Nature 426, 264--267.\n", "\u00d6mer, B. 2002. Classical concepts in quantum programming. In Proc. Quantum Structures.\n", "Mark Oskin , Frederic T. Chong , Isaac L. Chuang , John Kubiatowicz, Building quantum wires: the long and the short of it, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859661]\n", "Pashkin, Y. A., Yamamoto, T., Astafiev, O., Nakamura, Y., Averin, D. V., and Tsai, J. S. 2003. Quantum oscillations in two coupled charge qubits. Nature 421, 823--826.\n", "Paterson, K. G., Piper, F., and Schack, R. 2004. Why quantum cryptography? http://arxiv.org/quant-ph/0406147.\n", "David A. Patterson , Garth Gibson , Randy H. Katz, A case for redundant arrays of inexpensive disks (RAID), Proceedings of the 1988 ACM SIGMOD international conference on Management of data, p.109-116, June 01-03, 1988, Chicago, Illinois, USA[doi>10.1145/50202.50214]\n", "Pellizzari, T., Gardiner, S. A., Cirac, J. I., and Zoller, P. 1995. Decoherence, continuous observation, and quantum computing: A cavity QED model. Phys. Rev. Lett. 75, 3788--3791.\n", "Petta, J. R., Johnson, A. C., Taylor, J. M., Laird, E. A., Yacoby, A., Lukin, M. D., Marcus, C. M., Hanson, M. P., and Gossard, A. C. 2005. Coherent manipulation of coupled electron spins in semiconductor quantum dots. Science 309, 2180--2184.\n", "Pittman, T., Jacobs, B., and Franson, J. 2005. Demonstration of quantum error correction using linear optics. Phys. Rev. A, 052332.\n", "Pittman, T. B., Fitch, M. J., Jacobs, B. C., and Franson, J. D. 2003. Experimental controlled-NOT logic gate for single photons in the coincidence basis. Phys. Rev. A 68, 032316.\n", "Pittman, T. B., Jacobs, B. C., and Franson, J. D. 2002. Demonstration of nondeterministic quantum logic operations using linear optical elements. Phys. Rev. Lett. 88, 257902.\n", "Preskill, J. 1998a. Lectures notes on quantum computation. http://www.theory.caltech.edu/~preskill/ph219/index.html.\n", "Preskill, J. 1998b. Reliable quantum computers. Proc. Roy. Soc. Lond. A 454, 385--410.\n", "Ralph, T. C., Hayes, A. J. F., and Gilchrist, A. 2005. Loss-tolerant optical qubits. Phys. Rev. Lett. 95, 100501.\n", "Raussendorf, R., Browne, D. E., and Briegel, H. J. 2003. Measurement-based quantum computation on cluster states. Phys. Rev. A 68, 022312.\n", "Roos, C. F., Riebe, M., H\u00e4ffner, H., H\u00e4nsel, W., Benhelm, J., Lancaster, G. P., Becher, C., Schmidt-Kaler, F., and Blatt, R. 2004. Control and measurement of three-qubit entangled states. Science 304, 1478--1480.\n", "RSA Security Inc. 2004. web page. http://www.rsasecurity.com/rsalabs/node.asp?id=2096.\n", "Sanaka, K., Jennewein, T., Pan, J., Resch, K., and Zeilinger, A. 2004. Experimental nonlinear sign shift for linear optics quantum computation. Phys. Rev. Lett. 92, 017902.\n", "Santori, C., Fattal, D., Vuckovic, J., Solomon, G. S., and Yamamoto, Y. 2002. Indistinguishable photons from a single-photon device. Nature 419, 594--597.\n", "Scheel, S., Nemoto, K., Munro, W. J., and Knight, P. L. 2003. Measurement-induced nonlinearity in linear optics. Phys. Rev. A 68, 032310.\n", "Schmidt-Kaler, F., Haffner, H., Riebe, M., Gulde, S., Lancaster, G. P. T., Deuschle, T., Becher, C., Roos, C. F., Eschner, J., and Blatt, R. 2003. Realization of the Cirac-Zoller controlled-NOT quantum gate. Nature 422, 408.\n", "Leonard J. Schulman , Umesh V. Vazirani, Molecular scale heat engines and scalable quantum computation, Proceedings of the thirty-first annual ACM symposium on Theory of computing, p.322-329, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301250.301332]\n", "Shahriar, M. S., Hemmer, P. R., Lloyd, S., Bhatia, P. S., and Craig, A. E. 2002. Solid-state quantum computing using spectral holes. Phys. Rev. A 66, 032301.\n", "Shnirman, A., Sch\u00f6n, G., and Hermon, Z. 1997. Quantum manipulations of small Josephson junctions. Phys. Rev. Lett. 79, 2371--2374.\n", "Shor, P. W. 1994. Algorithms for quantum computation: Discrete logarithms and factoring. In Proceedings of the 35th Symposium on Foundations of Computer Science. IEEE Computer Society Press, Los Alamitos, CA, 124--134.\n", "P. W. Shor, Fault-tolerant quantum computation, Proceedings of the 37th Annual Symposium on Foundations of Computer Science, p.56, October 14-16, 1996\n", "Peter W. Shor, Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer, SIAM Journal on Computing, v.26 n.5, p.1484-1509, Oct. 1997[doi>10.1137/S0097539795293172]\n", "Skinner, A. J., Davenport, M. E., and Kane, B. E. 2003. Hydrogenic spin quantum computing in silicon: A digital approach. Phys. Rev. Lett. 90, 087901. http://arXiv.org/quant-ph/0206159.\n", "S\u00f8rensen, A. and M\u00f8lmer, K. 2000. Entanglement and quantum computation with ions in thermal motion. Phys. Rev. A 62.\n", "Spiller, T. P., Munro, W. J., Barrett, S. D., and Kok, P. 2005. An introduction to quantum information processing: Applications and realisations. Tech. Rep. HPL-2005-192. Oct.\n", "Steane, A. 1996. Error correcting codes in quantum theory. Phys. Rev. Lett. 77, 793--797.\n", "Steane, A. 1997. The ion trap quantum information processor. Appl. Phys. B 64, 623--642.\n", "Steane, A. et al. 2000. Speed of ion trap quantum information processors. Phys. Rev. A 62. http://arXiv.org/quant-ph/0003087.\n", "Andrew M. Steane, Quantum computer architecture for fast entropy extraction, Quantum Information & Computation, v.2 n.4, p.297-306, June 2002\n", "Steane, A. M. 2003. Overhead and noise threshold of fault-tolerant quantum error correction. Phys. Rev. A 68, 042322. http://arXiv.org/quant-ph/0207119.\n", "Steane, A. M. and Ibinson, B. 2003. Fault-tolerant logical gate networks for CSS codes. http://arXiv.org/quant-ph/0311014.\n", "Steane, A. M. and Lucas, D. M. 2000. Quantum computing with trapped ions, atoms, and light. Fortschritte der Physik. http://arXiv.org/quant-ph/0004053.\n", "Svore, K. M., Terhal, B. M., and DiVincenzo, D. P. 2005. Local fault-tolerant quantum computation. Phys. Rev. A 72, 022317.\n", "T. Szkopek , P. O. Boykin , Heng Fan , V. P. Roychowdhury , E. Yablonovitch , G. Simms , M. Gyure , B. Fong, Threshold error penalty for fault-tolerant quantum computation with nearest neighbor communication, IEEE Transactions on Nanotechnology, v.5 n.1, p.42-49, January 2006[doi>10.1109/TNANO.2005.861402]\n", "Van Meter, R. 2005. http://www.tera.ics.keio.ac.jp/person/rdv/quantum/arithmetic.html.\n", "Van Meter, R. and Itoh, K. M. 2005. Fast quantum modular exponentiation. Phys. Rev. A 71, 5 (May), 052320. http://arXiv.org/quant-ph/0408006.\n", "Van Meter, R., Itoh, K. M., and Ladd, T. D. 2005. Architecture-dependent execution time of Shor's algorithm. http://arXiv.org/quant-ph/0507023.\n", "Vandersypen, L. M. and Chuang, I. 2004. NMR techniques for quantum computation and control. Rev. Modern Phys. 76, 1037.\n", "Vandersypen, L. M. K., Steffen, M., Breyta, G., Yannoni, C. S., Sherwood, M. H., and Chuang, I. L. 2001. Experimental realization of Shor's quantum factoring algorithm using nuclear magnetic resonance. Nature 414, 883--887.\n", "Varnava, M., Browne, D. E., and Rudolph, T. 2005. Loss tolerant one-way quantum computation---a horticultural approach.\n", "Vartiainen, J. J., Niskanen, A. O., Nakahara, M., and Salomaa, M. M. 2004. Implementing Shor's algorithm on Josephson charge qubits. Phys. Rev. A 70, 012319.\n", "Vedral, V., Barenco, A., and Ekert, A. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 147--153. http://arXiv.org/quant-ph/9511018.\n", "Waks, E., Inoue, K., Oliver, W., Diamanti, E., and Yamamoto, Y. 2003. High-efficiency photon-number detection for quantum information processing. IEEE J. Selected Topics Quantum Electronics 9, 1502--1511.\n", "Wallraff, A., Schuster, D. I., Blais, A., Frunzio, L., Huang, R.-S., Majer, J., Kumar, S., Girvin, S. M., and Schoelkopf, R. J. 2004. Strong coupling of a single photon to a superconducting qubit using circuit quantum electrodynamics. Nature 431, 162--167.\n", "Walther, P., Resch, K. J., Rudolph, T., Schenck, E., Weinfurter, H., Vedral, V., Aspelmeyer, M., and Zeilinger, A. 2005. Experimental one-way quantum computing. Nature 434, 169--176.\n", "Williams, C. P. and Clearwater, S. H. 1999. Ultimate Zero and One: Computing at the Quantum Frontier. Copernicus Books.\n", "Wineland, D. J. et al. 2005. Quantum control, quantum information processing, and quantum-limited metrology with trapped ions. In Proceedings of the International Conference on Laser Spectroscopy (ICOLS). http://arxiv.org/quant-ph/0508025.\n", "Yao, A. 1993. Quantum circuit complexity. In Proceedings of the 34th Annual Symposium on Foundations of Computer Science. IEEE Computer Society Press, Los Alamitos, CA, 352--361.\n", "Yimsiriwattana, A. and Lomonaco Jr., S. J. 2004. Distributed quantum computing: A distributed Shor algorithm. http://arxiv.org/quant-ph/0403146.\n", "Yoran, N. and Reznik, B. 2003. Deterministic linear optics quantum computation with single photon qubits. Phys. Rev. Lett. 91, 037903.\n", "You, J. Q., Tsai, J. S., and Nori, F. 2002. Scalable quantum computing with Josephson charge qubits. Phys. Rev. Lett. 89. http://arXiv.org/cond-mat/0306209.\n", "You, J. Q., Tsai, J. S., and Nori, F. 2003. Quantum computing with many superconducting qubits. http://arXiv.org/cond-mat/0306208.\n", "Yu, Y., Han, S., Chu, X., Chu, S.-I., and Wang, Z. 2002. Coherent temporal oscillations of macroscopic quantum states in a Josephson junction. Science 296, 5569, 889--892.\n", "Zalka, C. 1998. Fast versions of Shor's quantum factoring algorithm. http://arXiv.org/quant-ph/9806084.\n"], "doi": "doi>10.1145/1126257.1126259", "ref_links": {"127": "http://www.tera.ics.keio.ac.jp/person/rdv/quantum/arithmetic.html.", "43": "http://arXiv.org/quant-ph/9808061.", "120": "http://arXiv.org/quant-ph/0003087.", "63": "http://arXiv.org/quant-ph/0309164.", "134": "http://arXiv.org/quant-ph/9511018.", "66": "http://arXiv.org/quant-ph/9904100.", "30": "http://arXiv.org/quant-ph/0008033.", "82": "http://arXiv.org/quant-ph/0509196.", "104": "http://www.rsasecurity.com/rsalabs/node.asp?id=2096.", "139": "http://arxiv.org/quant-ph/0508025.", "24": "http://arXiv.org/quant-ph/0509060.", "87": "http://arXiv.org/quant-ph/0405134.", "23": "http://arXiv.org/quant-ph/0410184.", "27": "http://arXiv.org/cond-mat/9407022.", "128": "http://arXiv.org/quant-ph/0408006.", "47": "http://arXiv.org/quant-ph/9704012.", "34": "http://public.itrs.net/Files/2003ITRS/Home2003.htm.", "146": "http://arXiv.org/quant-ph/9806084.", "115": "http://arXiv.org/quant-ph/0206159.", "99": "http://www.theory.caltech.edu/~preskill/ph219/index.html.", "6": "http://arXiv.org/quant-ph/9602016.", "124": "http://arXiv.org/quant-ph/0004053.", "85": "http://arxiv.org/abs/quant-ph/0504097.", "26": "http://arXiv.org/quant-ph/0408081.", "129": "http://arXiv.org/quant-ph/0507023.", "144": "http://arXiv.org/cond-mat/0306208.", "143": "http://arXiv.org/cond-mat/0306209.", "16": "http://arXiv.org/quant-ph/0502112.", "122": "http://arXiv.org/quant-ph/0207119.", "58": "http://arXiv.org/quant-ph/0006120.", "92": "http://arxiv.org/quant-ph/0406147.", "1": "http://arXiv.org/quant-ph/0311008.", "69": "http://arXiv.org/quant-ph/0508218.", "123": "http://arXiv.org/quant-ph/0311014.", "141": "http://arxiv.org/quant-ph/0403146.", "71": "http://arXiv.org/quant-ph/0003147."}, "abstract": "In this article we present a classification scheme for quantum computing technologies that is based on the characteristics most relevant to computer systems architecture. The engineering trade-offs of execution speed, decoherence of the quantum states, and size of systems are described. Concurrency, storage capacity, and interconnection network topology influence algorithmic efficiency, while quantum error correction and necessary quantum state measurement are the ultimate drivers of logical clock speed. We discuss several proposed technologies. Finally, we use our taxonomy to explore architectural implications for common arithmetic circuits, examine the implementation of quantum error correction, and discuss cluster-state quantum computation.", "authors": [{"name": "rodney van meter", "link": "http://dl.acm.org/author_page.cfm?id=81332533184"}, {"name": "mark oskin", "link": "http://dl.acm.org/author_page.cfm?id=81100179345"}], "title": "Architectural implications of quantum computing technologies", "citations": [{"Name": "J. Anders ", "Country": null, "Affiliation": null}, {"Name": "E. Andersson ", "Country": null, "Affiliation": null}, {"Name": "D. E. Browne ", "Country": null, "Affiliation": null}, {"Name": "E. Kashefi ", "Country": null, "Affiliation": null}, {"Name": "D. K. L. Oi", "Country": null, "Affiliation": null}, {"Name": "Rodney Van Meter ", "Country": null, "Affiliation": null}, {"Name": "Thaddeus D. Ladd ", "Country": null, "Affiliation": null}, {"Name": "W. J. Munro ", "Country": null, "Affiliation": null}, {"Name": "Rod Van Meter ", "Country": null, "Affiliation": null}, {"Name": "Kae Nemoto ", "Country": null, "Affiliation": null}, {"Name": "W. Munro", "Country": null, "Affiliation": null}, {"Name": "Sebastien G. R. Louis ", "Country": null, "Affiliation": null}, {"Name": "Andrew D. Greentree ", "Country": null, "Affiliation": null}, {"Name": "W. J. Munro ", "Country": null, "Affiliation": null}, {"Name": "Dmitri Maslov ", "Country": null, "Affiliation": null}, {"Name": "Sean M. Falconer ", "Country": null, "Affiliation": null}, {"Name": "Michele Mosca", "Country": null, "Affiliation": null}, {"Name": "Darshan D. Thaker ", "Country": null, "Affiliation": null}, {"Name": "Tzvetan S. Metodi ", "Country": null, "Affiliation": null}, {"Name": "Andrew W. Cross ", "Country": null, "Affiliation": null}, {"Name": "Isaac L. Chuang ", "Country": null, "Affiliation": null}, {"Name": "Frederic T. Chong", "Country": null, "Affiliation": null}, {"Name": "Preethika Kumar ", "Country": null, "Affiliation": null}, {"Name": "Steven R. Skinner", "Country": null, "Affiliation": null}, {"Name": "Rodney Van Meter ", "Country": null, "Affiliation": null}, {"Name": "Kae Nemoto ", "Country": null, "Affiliation": null}, {"Name": "W. J. Munro ", "Country": null, "Affiliation": null}, {"Name": "Kohei M. Itoh", "Country": null, "Affiliation": null}, {"Name": "Rodney Van Meter ", "Country": null, "Affiliation": null}, {"Name": "W. J. Munro ", "Country": null, "Affiliation": null}, {"Name": "Kae Nemoto ", "Country": null, "Affiliation": null}, {"Name": "Kohei M. Itoh", "Country": null, "Affiliation": null}, {"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}, {"Name": "Tzvetan S. Metodi ", "Country": null, "Affiliation": null}, {"Name": "Darshan D. Thaker ", "Country": null, "Affiliation": null}, {"Name": "Andrew W. Cross ", "Country": null, "Affiliation": null}, {"Name": "Isaac L. Chuang ", "Country": null, "Affiliation": null}, {"Name": "Frederic T. Chong", "Country": null, "Affiliation": null}, {"Name": "Mehdi Saeedi ", "Country": null, "Affiliation": null}, {"Name": "Igor L. Markov", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "149\n", "Downloads (6 weeks) ": "28\n", "Downloads (cumulative)": "3386\n", "Citation Count": "17\n"}, "affiliation_data": [{"country": "japan", "university": "keio university", "affiliation_string": "keio university and crest-jst kanagawa japan", "city": "tokyo", "Name": "rodney van meter"}, {"country": null, "university": null, "affiliation_string": "university of washington", "city": null, "Name": "mark oskin"}]}, "Pages: 1-30": {"references": ["Ancona, M. G. 1996. Systolic processor designs using single-electron digital circuits. Superlattices and Microstructure 20, 4.\n", "Bachtold, A., Hadley, P., Nakanishi, T., and Dekker, C. 2001. Logic circuits with carbon nanotube transistors. Science 294 (Nov.), 1317--1320.\n", "Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, p.141-150, January 01, 2002, Melbourne, Victoria, Australia\n", "Braun, E., Eichen, Y., Sivan, U., and Gdalyahu, B.-Y. 1998. DNA-templated assembly and electrode attachment of a conducting silver wire. Nature 391, 775--778.\n", "P. J. Burke, An RF circuit model for carbon nanotubes, IEEE Transactions on Nanotechnology, v.2 n.1, p.55-58, March 2003[doi>10.1109/TNANO.2003.808503]\n", "Miguel Castro , Barbara Liskov, Practical Byzantine fault tolerance, Proceedings of the third symposium on Operating systems design and implementation, p.173-186, February 1999, New Orleans, Louisiana, USA\n", "Martin Campbell-Kelly, Programming the EDSAC: Early Programming Activity at the University of Cambridge, IEEE Annals of the History of Computing, v.20 n.4, p.46-67, October 1998[doi>10.1109/85.728229]\n", "Cui, Y. and Lieber, C. M. 2001. Functional nanoscale electronic devices assembled using silicon nanowire building blocks. Science 291 (Feb.), 851--853.\n", "W. B. Culbertson , R. Amerson , R. J. Carter , P. Kuekes , G. Snider, The Teramac Custom Computer: Extending the Limits with Defect Tolerance, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.2, November 06-08, 1996\n", "Yogen K. Dalal , Robert M. Metcalfe, Reverse path forwarding of broadcast packets, Communications of the ACM, v.21 n.12, p.1040-1048, Dec. 1978[doi>10.1145/359657.359665]\n", "W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992[doi>10.1109/71.127260]\n", "DeHon, A. 2002. Array-based architecture for molecular electronics. In Proceedings of the 1st Workshop on Non-Silicon Computation (NSC-1) (Feb.).\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "D\u00fcrkop, V., Getty, S. A., Cobas, E., and Fuhrer, M. S. 2004. Extraordinary mobility in semiconducting carbon nanotubes. Nano Letters 4, 1, 35--39.\n", "Dwyer, C., Guthold, M., Falvo, M., Washburn, S., Superfine, R., and Erie, D. 2002. DNA functionalized single-walled carbon nanotubes. Nanotech. 13, 601--604.\n", "Christopher L. Dwyer , Russell M. Taylor, Self-assembled computer architecture: design and fabrication theory, The University of North Carolina at Chapel Hill, 2003\n", "Chris Dwyer , Leandra Vicci , John Poulton , Dorothy Erie , Richard Superfine , Sean Washburn , Russell M. Taylor, II, The design of DNA self-assembled computing circuitry, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1214-1220, November 2004[doi>10.1109/TVLSI.2004.836322]\n", "Dwyer C., Cheung, M., and Sorin, D. J. 2004. Semi-Empirical spice models for carbon nanotube FET logic. In Proceedings of the 4th IEEE Conference on Nanotechnology (Aug.).\n", "Dwyer, C., Johri, V., Patwardhan, J. P., Lebeck, A. R., and Sorin, D. J. 2004. Design tools for self-assembling nanoscale technology. Institute of Physics Nanotech. 15, 9 (Sept.).\n", "Dwyer, C., Poulton, J., Taylor, R., and Vicci, L. 2004d. DNA self-assembled parallel computer architectures. Nanotech. 1688--1694.\n", "Dwyer, C., Park, S. H., LaBean, T., and Lebeck, A. 2005. The design and fabrication of a fully addressable 8-tile DNA lattice. In Foundations of Nanoscience: Self-Assembled Architectures and Devices. 187--191.\n", "Jos\u00e9 A.  B. Fortes, Future Challenges in VLSI Design, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.5, February 20-21, 2003\n", "Terry J. Fountain , Michael J. B. Duff , David G. Crawley , Chris D. Tomlinson , Colin D. Moffat, The use of nanoelectronic devices in highly parallel computing systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.31-38, March 1998[doi>10.1109/92.661242]\n", "Fuhrer, M. S., Nygard, J., Shih, L., Forero, M., Yoon, Y.-G., Mazzoni, M. S. C., Choi, H. J., Ihm, J., Louie, S. G., Zettle, A., and McEuen, P. L. 2001. Crossed nanotube junctions. Science 288 (Apr.), 494--497.\n", "Aman Gayasen , N. Vijaykrishnan , M. J. Irwin, Exploring technology alternatives for nano-scale FPGA interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065820]\n", "Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Proceedings of the 19th annual international symposium on Computer architecture, p.278-287, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.140384]\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Han, J. and Jonker, P. 2003. A defect- and fault-tolerant architecture for nanocomputers. Nanotech. 14 (Jan.), 224--230.\n", "Jie Han , Jianbo Gao , Yan Qi , Pieter Jonker , Jose A. B. Fortes, Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics, IEEE Design & Test, v.22 n.4, p.328-339, July 2005[doi>10.1109/MDT.2005.97]\n", "Hazani, M., Hennrich, F., Kappes, M., Naaman, R. N., Peled, D., Sidorov, V., and Shvarts, D. 2004. DNA-mediated self-assembly of carbon nanotube-based electronic devices. Chemical Physics Letters 391, 389--392.\n", "Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science. 280 (June), 1716--1721.\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K.-H., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294 (Nov.), 1313--1317.\n", "Chalermek Intanagonwiwat , Ramesh Govindan , Deborah Estrin, Directed diffusion: a scalable and robust communication paradigm for sensor networks, Proceedings of the 6th annual international conference on Mobile computing and networking, p.56-67, August 06-11, 2000, Boston, Massachusetts, USA[doi>10.1145/345910.345920]\n", "Javey, A., Guo, J., Farmer, D. B., Wang, Q., and Wang, D., 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-K gate dielectrics. Nano Letters 3, 447--450.\n", "Johnson, D. B. and Maltz, D. A. 1996. Dynamic source routing in ad hoc wireless networks. In Mobile Computing, vol. 353. (Imielinski and Korth, eds.). Kluwer, Amstredam.\n", "Ho-Seop Kim , James E. Smith, An instruction set and microarchitecture for instruction level distributed processing, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska\n", "Ho-Seop Kim , James E. Smith, Dynamic binary translation for accumulator-oriented architectures, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California\n", "Kim, B. M., Brintlinger, T., Cobas, E., Fuhrer, M. S., Zheng, H., Yu Z., Droopad, R., Ramdani, J., and Eisenbeiser, K. 2004. High-performance carbon nanotube transistors on SrTiO3 Si substrates. Applied Physics Letters 84, 11, (Mar.).\n", "S. H. Lavington, The Manchester Mark I and atlas: a historical perspective, Communications of the ACM, v.21 n.1, p.4-12, Jan. 1978[doi>10.1145/359327.359331]\n", "Liu, D., Park, S.-H., Reif, J. H., and LaBean, T. H. 2004. Dna nanotubes self-assembled from TX tiles as templates for conductive nanowires. In Proceedings of the National Academy of Science 101, 3, 717--722.\n", "Martin, B. R., Dermody, D. J., Reiss, B. D., Fang, M., Lyon, L. A., Natan, M. J., and Mallouk, T. E. 1999. Orthogonal self-assembly on colloidal gold-platinum nanorods. Advanced Materials 11, 12 (Aug.), 1021--1025.\n", "P. L. McEuen , M. S. Fuhrer , Hongkun Park, Single-walled carbon nanotube electronics, IEEE Transactions on Nanotechnology, v.1 n.1, p.78-85, March 2002[doi>10.1109/TNANO.2002.1005429]\n", "Michael Thaddeus Niemier , Peter M. Kogge, Exploring and exploiting wire-level pipelining in emerging technologies, Proceedings of the 28th annual international symposium on Computer architecture, p.166-177, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379261]\n", "Michael T. Niemier , Ramprasad Ravichandran , Peter M. Kogge, Using Circuits and Systems-Level Research to Drive Nanotechnology, Proceedings of the IEEE International Conference on Computer Design, p.302-309, October 11-13, 2004\n", "Nikolic, K., Sadek, A., and Forshaw, M. 2002. Fault-tolerant techniques for nanocomputers. Nanotech. 13, 357--362.\n", "Mark Oskin , Frederic T. Chong , Isaac L. Chuang, A Practical Architecture for Reliable Quantum Computers, Computer, v.35 n.1, p.79-87, January 2002[doi>10.1109/2.976922]\n", "Park, S. H., Pistol, C., Ahn, S. J., Reif, J. H., Lebeck, A. R., Dwyer, C. L., and LaBean, T. H. 2006. Finite-size, fully-addressable DNA tile lattices formed by hierarchical assembly procedures. Angewandte Chemie 45 (Jan.), 735--739.\n", "Patwardhan, J. P., Dwyer, C., Lebeck, A. R., and Sorin, D. J. 2004. Circuit and system architecture for DNA-guided self-assembly of nanoelectronics. In Foundations of Nanoscience: Self-Assembled Architectures and Devices. 344--358.\n", "Patwardhan, J. P., Dwyer, C., Lebeck, A. R., and Sorin, D. J. 2005. Evaluating the connectivity of self-assembled networks of nano-scale processing elements. In Proceeding of the IEEE International Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH '05), (May), 2.1--2.8.\n", "Schroeder, M. D., Birrell, A. D., Burrows, M., Murray, H., Needham, R. M., Rodeheffer, T. L., Satterthwaite, E. H., and Thacker, C. P. 1991. Autonet: A high-speed, self-configuring local area network using point to point links. IEEE Journal on Selected Areas in Communications 9, 8, (Oct.).\n", "Seeman, N. C. 1999. Dna engineering and its application to nanotechnology. Trends in Biotech 17, 437--443.\n", "Skinner, K., Carroll, R. L., Washburn, S., and Dwyer, C. L. 2005. Nanowire transistors, gate electrodes, and their directed self-assembly. In Proceedings of the 72nd Southeastern Section of the American Physical Society (SESAPS) (Nov.).\n", "Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotech. 15, 881--891.\n", "Stan, M. R., Franzon, P. D., Goldstein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. In Proc. IEEE. 91, (Nov.), 1940--1957.\n", "Strano, M. S., Dyke, C. A., Usrey, M. L., Barone, P. W., Allen, M. J., Shan, H. W., Kittrell, C., Hauge, R. H., Tour, J. M., and Smalley, R. E. 2003. Electronic structure control of single-walled carbon nanotube functionalization. Science 301 (Sept.), 1519--1522.\n", "Tans, S. J., Verschueren, A. R. M., and Dekker, C., 1998. Room-temperature transistor based on a single carbon nanotube. Nature 393, 49--52.\n", "David L. Tennenhouse , David J. Wetherall, Towards an active network architecture, ACM SIGCOMM Computer Communication Review, v.26 n.2, p.5-17, April 1996[doi>10.1145/231699.231701]\n", "Darshan D. Thaker , Francois Impens , Isaac L. Chuang , Rajeevan Amirtharajah , Frederic T. Chong, Recursive TMR: Scaling Fault Tolerance in the Nanoscale Era, IEEE Design & Test, v.22 n.4, p.298-305, July 2005[doi>10.1109/MDT.2005.93]\n", "Tour, J. M. 2000. Molecular electronics. Synthesis and testing of components. Accounts of Chemical Research 33, 11, 791--804.\n", "Tseng, G. Y. and Ellenbogen, J. C. 2001. Toward nanocomputers. Science 294 (Nov.), 1293--1294.\n", "Kees van Berkel , Arjan Bink, Single-Track Handshake Signaling with Application to Micropipelines and Handshake Circuits, Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.122, March 18-21, 1996\n", "Wind, S. J., Appenzeller, J., Martel, R., Derycke, V., and Avouris, P. 2002. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Applied Physics Letters 80 (May), 3817--3819.\n", "Winfree, E., Liu, F., Wenzler, L. A., and Seeman, N. C. 1998. Design and self-assembly of two-dimensional DNA crystals. Nature 394, 539.\n", "Yan, H., LaBean, T. H., Feng, L., and Reif, J. H. 2003a. Directed nucleation assembly of barcode patterned DNA lattices. Proceedings of the National Academy of Sciences 100, 14 (July), 8103--8108.\n", "Yan, H., Park, S. H., Finkelstein, G., Reif, J. H., and LaBean, T. H. 2003b. DNA templated self-assembly of protein arrays and highly conductive nanowires. Science 301, 5641 (Sept.), 1882--1884.\n", "Zheng, M., Jagota, A., Semke, E. D., Diner, B. A., McLean, R. S., Lustig, S. R., Richardson, R. E., and Tassi, N. G. 2003. DNA-assisted dispersion and separation of carbon nanotubes. Nature Materials 2 (May), 338--342.\n"], "doi": "doi>10.1145/1126257.1126258", "ref_links": {}, "abstract": "This article explores the architectural challenges introduced by emerging bottom-up fabrication of nanoelectronic circuits. The specific nanotechnology we explore proposes patterned DNA nanostructures as a scaffold for the placement and interconnection of carbon nanotube or silicon nanorod FETs to create a limited size circuit (node). Three characteristics of this technology that significantly impact architecture are (1) limited node size, (2) random node interconnection, and (3) high defect rates. We present and evaluate an accumulator-based active network architecture that is compatible with any technology that presents these three challenges. This architecture represents an initial, unoptimized solution for understanding the implications of DNA-guide self-assembly.", "authors": [{"name": "jaidev p patwardhan", "link": "http://dl.acm.org/author_page.cfm?id=81100268228"}, {"name": "chris dwyer", "link": "http://dl.acm.org/author_page.cfm?id=81100013289"}, {"name": "alvin r lebeck", "link": "http://dl.acm.org/author_page.cfm?id=81100265767"}, {"name": "daniel j sorin", "link": "http://dl.acm.org/author_page.cfm?id=81100090850"}], "title": "NANA: A nano-scale active network architecture", "citations": [{"Name": "Yang Liu ", "Country": null, "Affiliation": null}, {"Name": "Chris Dwyer ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}, {"Name": "Stephen F. Bush", "Country": null, "Affiliation": null}, {"Name": "Constantin Pistol ", "Country": null, "Affiliation": null}, {"Name": "Wutichai Chongchitmate ", "Country": null, "Affiliation": null}, {"Name": "Christopher Dwyer ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}, {"Name": "Jaidev Patwardhan ", "Country": null, "Affiliation": null}, {"Name": "Chris Dwyer ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}, {"Name": "Jaidev P. Patwardhan ", "Country": null, "Affiliation": null}, {"Name": "Vijeta Johri ", "Country": null, "Affiliation": null}, {"Name": "Chris Dwyer ", "Country": null, "Affiliation": null}, {"Name": "Alvin R. Lebeck", "Country": null, "Affiliation": null}, {"Name": "Stephen F. Bush", "Country": "china", "Affiliation": null}], "Metrics": {"Downloads (12 months)": "20\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "1875\n", "Citation Count": "8\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "jaidev p patwardhan"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "chris dwyer"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "alvin r lebeck"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "daniel j sorin"}]}}, "date": {"month": "January", "year": "2006"}}, "Issue3": {"articles": {"Pages: 197-218": {"references": ["Bachtold, A., Harley, P., Nakanishi, T., and Dekker, C. 2001. Logic circuits with carbon nanotube transistors. Science. 294, 1317--1320.\n", "Michael Butts , Andr\u00e9e DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774636]\n", "Chen, Y., Jung, G., Ohlberg, D., Li, X., Stewart, D., Jeppesen, J., Nielsen, K., Stoddart, J., and Williams, R. 2003. Nanoscale molecular-switch crossbar circuits. Nanotechn. 14, 462--468.\n", "Collier, C., Wong, E., Belohradsky, M., Raymo, F., Stoddart, J., Kuekes, P., Williams, R., and Heath, J. 1999. Electronically configurable molecular-based logic gates. Science 285, 391--394.\n", "Cui, Y. and Lieber, C. 2001. Functional nanoscale electronics devices assembled using silicon nanowire building blocks. Science 291, 851--853.\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Doherty, F. C., Lundgren, J. R., and Siewert, D. J. 1999. Bicliquecovers and partitions of bipartite graphs and digraphs and related matrix ranks of 0,1-matrices. Congressus Numerantium 136, 73--96.\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Jing Huang , Mehdi B. Tahoori , Fabrizio Lombardi, On the Defect Tolerance of Nano-Scale Two-Dimensional Crossbars, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.96-104, October 10-13, 2004\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K., and Lieber, C. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313--1317.\n", "F. J. Meyer , D. K. Pradhan, Modeling Defect Spatial Distribution, IEEE Transactions on Computers, v.38 n.4, p.538-546, April 1989[doi>10.1109/12.21146]\n", "Naeimi, H. and DeHon, A. 2004. A greedy algorithm for tolerating defective crosspoints in NanoPLA design. In Proceedings of the International Conference on Field-Programmable Technology. 49--56.\n", "Nantero. 2005. www.nantero.com.\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G., Cheung, C., and Lieber, C. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289, 94--97.\n", "M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA\n", "Mehdi B. Tahoori, Defects, Yield, and Design in Sublithographic Nano-electronics, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.3-11, October 03-05, 2005[doi>10.1109/DFTVS.2005.28]\n", "Ziegler, M. and Stan, M. 2002. Design and analysis of crossbar circuits for molecular nanoelectronics. In Proceedings of the IEEE International Conference on Nanotechnology. 323--327.\n"], "doi": "doi>10.1145/1167943.1167945", "ref_links": {}, "abstract": "Self-assembled nanofabrication processes yield regular and reconfigurable devices. However, defect densities in this emerging nanotechnology are higher than those in conventional lithography-based VLSI. In this article, we present an application-independent defect tolerant design flow to minimize customized postfabrication design efforts to be performed per chip. In this flow, higher level design steps are not needed to be aware of the existence and the location of defects in the chip. Only a final mapping step is required to be defect aware. Application independence of this flow minimizes the number of per-chip design steps, making it appropriate for high volume production. We also present two mapping algorithms, recursive and greedy, which make the connection between defect-unaware design steps and the final defect-aware mapping step. Experiments show that the results obtained by the greedy algorithm are very close to the exact solutions. Using these algorithms, we analyze the manufacturing yield of molecular crossbars under different defect distribution models. We report on the size of the minimum crossbar to be fabricated such that a defect-free crossbar of the desirable size can be found with a guaranteed manufacturing yield.", "authors": [{"name": "mehdi b tahoori", "link": "http://dl.acm.org/author_page.cfm?id=81100219669"}], "title": "Application-independent defect tolerance of reconfigurable nanoarchitectures", "citations": [{"Name": "Cihan Tunc ", "Country": null, "Affiliation": null}, {"Name": "Mehdi B. Tahoori", "Country": null, "Affiliation": null}, {"Name": "Mehdi B. Tahoori", "Country": null, "Affiliation": null}, {"Name": "Sezer G\u00f6ren ", "Country": null, "Affiliation": null}, {"Name": "H. Fatih Ugurdag ", "Country": null, "Affiliation": null}, {"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}, {"Name": "Masoud Zamani ", "Country": null, "Affiliation": null}, {"Name": "Hanieh Mirzaei ", "Country": null, "Affiliation": null}, {"Name": "Mehdi B. Tahoori", "Country": null, "Affiliation": null}, {"Name": "Nishant Patil ", "Country": null, "Affiliation": null}, {"Name": "Albert Lin ", "Country": null, "Affiliation": null}, {"Name": "Jie Zhang ", "Country": null, "Affiliation": null}, {"Name": "H.-S. Philip Wong ", "Country": null, "Affiliation": null}, {"Name": "Subhasish Mitra", "Country": null, "Affiliation": null}, {"Name": "Wang", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "14\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "677\n", "Citation Count": "9\n"}, "affiliation_data": [{"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "mehdi b tahoori"}]}, "Pages: 155-196": {"references": ["Time-Domain Simulation of Variational Interconnect Models, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.419, March 18-21, 2002\n", "Kanak Agarwal , Dennis Sylvester , David Blaauw , Frank Liu , Sani Nassif , Sarma Vrudhula, Variational delay metrics for interconnect timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996675]\n", "Anis, M. and Massoud, Y. 2003. Power challenges in deep sub-micron technologies. In Proceedings of the 46th IEEE Midwest Symposium on Circuits and Systems. 1510--1513.\n", "Avouris, P., Appenzeller, J., Martel, R., and Wind, S. J. 2003. Carbon nanotube electronics. Proceedings of the IEEE 91, 11 (Nov.), 1772--1784.\n", "Xiaoliang Bai , Chandu Visweswariah , Philip N. Strenski, Uncertainty-aware circuit optimization, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513935]\n", "Baughman, R. H., Zakhidov, A. A., and de Heer, W. A. 2002. Carbon nanotubes\u00f2-The route toward applications. Science 297, 787--792.\n", "Michael W. Beattie , Lawrence T. Pileggi, Inductance 101: modeling and extraction, Proceedings of the 38th annual Design Automation Conference, p.323-328, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378500]\n", "Berglind, E., Thylen, L., Jaskorzynska, B., and Svensson, C. 1999. A comparison of dissipated power and signal-to-noise ratios in electrical and optical interconnects. IEEE J. Lightwave Techn. 17, 68--73.\n", "P. J. Burke, Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes, IEEE Transactions on Nanotechnology, v.1 n.3, p.129-144, September 2002[doi>10.1109/TNANO.2002.806823]\n", "P. J. Burke, An RF circuit model for carbon nanotubes, IEEE Transactions on Nanotechnology, v.2 n.1, p.55-58, March 2003[doi>10.1109/TNANO.2003.808503]\n", "Cassell, A. M., Ye, Q., Cruden, B. A., Li, J., Sarrazin, P. C., Ng, H. T., Han, J., and Meyyappan, M. 2004. Combinatorial chips for optimizing the growth and integration of carbon nanofibre based devices. Nanotechn. 15, 1 (Jan.), 9--15.\n", "Chang, M.-C. F., Roychowdhury, V. P., Zhanf, L., Shin, H., and Qian, Y. 2001. RF/Wireless interconnect for inter-and intra-chip communications. In Proceedings of the IEEE. 456--466.\n", "Chen, K. N., Kobrinsky, M. J., Barnett, B., and Reif, R. 2004. Comparisons of conventional, 3-D, optical, and RF interconnects for on-chip clock distribution. IEEE Trans. Electron Devices 51, 233--239.\n", "Cheung, C. L., Kurtz, A., Park, H., and Lieber, C. M. 2002. Diameter-controlled synthesis of carbon nanotubes. J. Phy. Chem. B 106, 10, 2429--2433.\n", "Chiu, P. W., Duesberg, G. S., Dettlaff-Weglikowska, U., and Roth, S. 2002. Interconnection of carbon nanotubes by chemical functionalization. Appl. Physics Lett. 80, 20 (May), 3811--3813.\n", "J. Cong , L. He , Cheng-Kok Koh , Zhigang Pan, Interconnect sizing and spacing with consideration of coupling capacitance, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.9, p.1164-1169, November 2006[doi>10.1109/43.945311]\n", "Shamik Das , Anantha Chandrakasan , Rafael Reif, Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.13, February 20-21, 2003\n", "Davis, J. A., Venkatesan, R., Kaloyeros, A., Beylansky, M., Souri, S. J., Banerjee, K., Saraswat, K. C., Rahman, A., Reif, R., and Meindl, J. D. 2001. Interconnect limits on gigascale integration (GSI) in the 21st century. In Proceedings of the IEEE. Vol. 89, 305--323.\n", "F. Doucet , S. Shukla , M. Otsuka , R. Gupta, BALBOA: a component-based design environment for system models, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.12, p.1597-1612, November 2006[doi>10.1109/TCAD.2003.819385]\n", "Magdy A. El-Moursy , Eby G. Friedman, Power characteristics of inductive interconnect, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.12, p.1295-1306, December 2004[doi>10.1109/TVLSI.2004.834227]\n", "Elbouazzati, K., Ponchei, F., Legier, J. F., Paleczny, E., Seguinot, C., and Deschacht, D. 2004. Electrical performance of single and coupled Cu interconnects for the 70nm Technology. In Proceedings of IEEE Workshop on Signal Propagation on Interconnects. 189--191.\n", "Floyd, B. A., Hung, C.-M., and Kenneth, K. 2002. Intra-chip wireless interconnect for clock distribution implmented with integrated antennas, recivers, and transmitters. IEEE J. Solid State Physics 37, 543--552.\n", "Kaushik Gala , David Blaauw , Junfeng Wang , Vladimir Zolotov , Min Zhao, Inductance 101: analysis and design issues, Proceedings of the 38th annual Design Automation Conference, p.329-334, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378501]\n", "Guan, B., Wengler, M. J., Rott, P., and Feldman, M. J. 1997. Inductance estimation for complicated superconducting thin film structures with a finite segment method. IEEE Trans. Appl. Superconduct. 7, 2 (June), 2776--2779.\n", "Hassoun, S. and Alpert, C. J. 2003. Optimal path routing in single and multiple clock domain systems. IEEE Trans. Comput.-Aided Design Integrat. Circuits Syst. 1--10.\n", "H. Hu , D. T. Blaauw , V. Zolotov , K. Gala , Min Zhao , R. Panda , S. S. Sapatnekar, Fast on-chip inductance simulation using a precorrected-FFT method, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.1, p.49-66, November 2006[doi>10.1109/TCAD.2002.805719]\n", "ITRS. 2005. International Technology Roadmap for Semiconductors.\n", "Javey, A., Guo, J., Paulsson, M., Wang, Q., Mann, D., Lundstrom, M., and Dai, H. 2004. High-field quasiballistic transport in short carbon nanotubes. Physical Rev. Lett. 92, 10 (Mar.).\n", "James W. Joyner , Payman Zarkesh-Ha , James D. Meindl, Global interconnect design in a three-dimensional system-on-a-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.367-372, April 2004[doi>10.1109/TVLSI.2004.825835]\n", "M. Kamon , N. Marques , Y. Massoud , L. Silveira , J. White, Interconnect analysis: from 3-D structures to circuit models, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.910-914, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310097]\n", "Kamon, M., Tsuk, M. J., and White, J. 1994. Fasthenry: A Multipole-Accelerated 3-D Inductance extraction program. IEEE Trans. Microwave Theory Techniques 42, 9 (Sept.), 1750--1758.\n", "Kapur, P., McVittie, J. P., and K. C. Saraswat, K. C. 2002. Technology and reliability constrained future copper interconnects-Part I: Resistance meling. IEEE Trans. Electron Devices 49, 4 (Apr.), 590--597.\n", "Kim, W., Javey, A., Tu, R., Cao, J., Wang, Q., and Dai, H. 2005. Electrical contacts to carbon nanotubes down to 1nm in diameter. Appl. Physics Lett. 87, 173101.\n", "Kobrinsky, M. J., Block, B. A., Zheng, J.-F., Barnett, B. C., Mohammed, E., Reshotko, M., Robertson, F., Young, S. L. I., and Cadien, K. C. 2004. On-chip optical interconnects. Intel Techn. J. 8, 2 (May), 129--141.\n", "Kong, J., Yenilmez, E., Tombler, T. W., Kim, W., Dai, H., Laughlin, R. B., Liu, L., Jayanthi, C. S., and Wu, S. Y. 2001. Quantum interference and ballistic transmission in nanotube electron waveguides. Physical Rev. Lett. 87, 10 (Sept.).\n", "Kreupl, F., Graham, A. P., Liebau, M., Duesberg, G. S., Seidel, R., and Unger, E. 2004. Carbon nanotubes for interconnect applications. In Proceedings of the IEEE International Electron Devices Meeting. 683--686.\n", "Krupke, R., Hennrich, F., Lohneysen, H. W., and Kappes, M. M. 2003. Separation of metallic from semiconducting single-walled carbon nanotubes. Science 301, 344.\n", "Leonard, F. and Talin, A. A. 2006. Electrical contacts to nanotubes and nanowires: Why size matters. ArXiv Condensed Matter e-prints.\n", "Li, J., Ye, Q., Cassell, A., Ng, H. T., Stevens, R., Han, J., and Meyyappan, M. 2003. Bottom-up approach for carbon nanotube interconnects. Appl. Physics Lett. 82, 15 (Apr.), 2491--2493.\n", "Liang, W., Bockrath, M., Bozovic, D., Hafner, J. H., Tinkham, M., and Park, H. 2001. Fabry-Perot interference in a nanotube electron waveguide. Nature 411, 665--668.\n", "Liebau, M., Graham, A. P., Duesberg, G. S., Unger, E., Seidel, R., and Kreupl, F. 2005. Nanoelectronics based on carbon nanotubes: Technological challenges and recent developments. Fullerenes, Nanotubes, and Carbon Nanostructures 13, 1, 255--258.\n", "Lustig, S. R., Jagota, A., Khripin, C., and Zheng, M. 2005. Theory of structure-based carbon nanotube separations by ion-exchange chromatography of DNA/CNT hybrids. J. Physic. Chem. B 109, 7, 2559--2566.\n", "Maex, K., Baklanov, M. R., Shamiryan, D., Iacopi, F., Brongersma, S. H., and Yanovitskaya, Z. S. 2003. Low dielectric constant materials for microelectronics. J. Appl. Physics 93, 11, 8793--8841.\n", "Majer, J. B., Paauw, F. G., Haar, A. C. J. T., Harmans, C. J. P. M., and Mooij, J. E. 2005. Spectroscopy on two coupled superconducting flux qubits. Physical Revi. Lett. 94, 9 (Mar.).\n", "Massoud, Y. and Ismail, Y. 2001. Grasping the impact of on-chip inductance. IEEE Circuits and Devices Magazine 17, 5 (June), 14--21.\n", "Y. Massoud , S. Majors , J. Kawa , T. Bustami , D. MacMillen , J. White, Managing on-chip inductive effects, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.6, p.789-798, December 2002[doi>10.1109/TVLSI.2002.807763]\n", "McEuen, P. L. and Park, J.-Y. 2004. Electron transport in single-walled carbon nanotubes. Materials Resear. Soc. Bull. 29, 4 (Apr.), 272--275.\n", "Meng, G., Jung, Y. J., Cao, A., Vajtai, R., and Ajayan, P. M. 2005. Controlled fabrication of hierarchically branched nanopores, nanotubes, and nanowires. Proceedings of the National Academy of Sciences of the United States of America 102, 20 (May), 7074--7078.\n", "Miller, D. A. B. 2000. Rationale and challenges for optical interconnects to electronic chips. Proceedings of the IEEE 88, 728--749.\n", "M. Mondal , Y. Massoud, Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.691-696, November 06-10, 2005, San Jose, CA\n", "Nabors, K. and White, J. 1991. Fastcap: A multipole accelerated 3-D capacitance extraction program. IEEE Trans. Comput. Aided Design Circuits Syst. 1447--1459.\n", "Naeemi, A. and Meindl, J. D. 2005a. Impact of electron-phonon scattering on the performance of carbon nanotube interconnects for GSI. IEEE Electron Device Lett. 26, 7 (July), 476--478.\n", "Naeemi, A. and Meindl, J. D. 2005b. Monolayer metallic nanotube interconnects: Promising candidates for short local interconnects. IEEE Electron Device Lett. 26, 8 (Aug.), 544--546.\n", "Naeemi, A., Sarvari, R., and Meindl, J. D. 2005. Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI). IEEE Electron Device Lett. 26, 2 (Feb.), 84--86.\n", "Nakazato, T. and Okabe, Y. 1997. Inductance computation of microscopic superconducting loop. IEEE Trans. Appl. Superconduct. 7, 2 (June), 3626--3629.\n", "Nassif, S. 2001. Modeling and analysis of manufacturing variations. In Proceedings of the IEEE Custom Integrated Circuits Conference. 223--228.\n", "Nieuwoudt, A., McCorquodale, M. S., Borno, R. T., and Massoud, Y. 2005. Efficient analytical modeling techniques for rapid integrated spiral inductor prototyping. In Proceedings of the IEEE Custom Integrated Circuits Conference. 281--284.\n", "Park, J.-Y., Rosenblatt, S., Yaish, Y., Sazonova, V., Ustunel, H., Braig, S., Arias, T. A., Brouwer, P. W., and McEuen, P. L. 2004. Electron-phonon scattering in metallic single-walled carbon nanotubes. Nano Lett. 4, 3 (Mar.), 517--520.\n", "Pennington, G. and Goldsman, N. 2005. Low-field semiclassical carrier transport in semiconducting carbon nanotubes. Physical Rev. B 71, 20, 205318.\n", "Qin, L.-C., Zhao, X., Hirahara, K., Miyamoto, Y., Ando, Y., and Iijima, S. 2000. The smallest carbon nanotube. Nature 408, 50.\n", "Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical analysis of subthreshold leakage current for VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.131-139, February 2004[doi>10.1109/TVLSI.2003.821549]\n", "A. Raychowdhury , K. Roy, Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.1, p.58-65, November 2006[doi>10.1109/TCAD.2005.853702]\n", "Rossnagel, S. M. and Kuan, T. S. 2004. Alteration of Cu conductivity in the size effect regime. J. Vacuum Science Techn. B: Microelectron. Nanometer Struc. 21, 1 (Jan.), 240--247.\n", "Salahuddin, S., Lundstrom, M., and Datta, S. 2005. Transport effects on signal propagation in quantum wires. IEEE Trans. Electron Devices 52, 8 (Aug.), 1734--1742.\n", "Patrick Schaumont , Ingrid Verbauwhede , Kurt Keutzer , Majid Sarrafzadeh, A quick safari through the reconfiguration jungle, Proceedings of the 38th annual Design Automation Conference, p.172-177, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378404]\n", "Sheen, D. M., Ali, S. M., Oates, D. E., Withers, R. S., and Kong, J. A. 1991. Current distribution, resistance, and inductance for superconducting strip transmission lines. IEEE Trans. Appl. Superconduct. 1, 2 (June), 108--115.\n", "Sohn, Y.-S., Lee, J.-C., Park, H.-J., and Cho, S.-I. 2001. Empirical equations on electrical parameters of coupled microstrip lines for crosstalk estimation in printed circuit board. IEEE Trans. Advanc. Packag. 24, 4, 521--527.\n", "N. Srivastava , K. Banerjee, Performance analysis of carbon nanotube interconnects for VLSI applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.383-390, November 06-10, 2005, San Jose, CA\n", "Srivastava, N., Joshi, R. V., and Banerjee, K. 2005. Carbon nanotube interconnects: implications for performance, power dissipation and thermal management. In Proceedings of the IEEE International Electron Devices Meeting. 249--252.\n", "Stahl, H., Appenzeller, J., Martel, R., Avouris, P., and Lengeler, B. 2000. Intertube coupling in ropes of single-wall carbon nanotubes. Physic. Revi. Lett. 85.\n", "Steinhogl, W., Schindler, G., Steinlesberger, G., and Engelhardt, M. 2002. Size-dependent resistivity of metallic wires in the mesoscopic range. Physical Rev. B 66, 7, 075414.\n", "Qing Su , Jamil Kawa , Charles Chiang , Yehia Massoud, Accurate modeling of substrate resistive coupling for floating substrates, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.44-51, January 2006[doi>10.1145/1124713.1124717]\n", "Suzuura, H. and Ando, T. 2002. Phonons and electron-phonon scattering in carbon nanotubes. Physical Rev. B 65, 23, 235412.\n", "Tarkiainen, R., Ahlskog, M., Penttila, J., Roschier, L., Hakonen, P., Paalanen, M., and Sonin, E. 2001. Multiwalled carbon nanotube: luttinger versus fermi liquid. Physical Rev. B 64, 19, 195412.\n", "Thess, A., Lee, R., Nikolaev, P., Dai, H., Petit, P., Robert, J., Xu, C., Lee, Y. H., Kim, S. G., Rinzler, A. G., Colbert, D. T., Scuseria, G. E., Tomanek, D., Fischer, J. E., and Smalley, R. E. 1996. Crystalline ropes of metallic carbon nanotubes. Science 273, 483--487.\n", "Ting, J.-M. and Chang, C.-C. 2002. Multijunction carbon nanotube network. Appl. Physics Lett. 80, 2 (Jan.), 324--325.\n", "Taku Uchino , Jason Cong, An interconnect energy model considering coupling effects, Proceedings of the 38th annual Design Automation Conference, p.555-558, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379022]\n", "Wei, B. Q., Vajtai, R., and Ajayan, P. M. 2001. Reliability and current carrying capacity of carbon nanotubes. Appl. Physics Lett. 79, 8 (Aug.), 1172--1174.\n", "Wildoeer, J. W. G., Venema, L. C., Rinzler, A. C., Smalley, R. E., and Dekker, C. 1998. Electronic structure of atomically resolved carbon nanotubes. Nature 391, 59--61.\n", "Yao, Z., Kane, C. L., and Dekker, C. 2000. High-field electrical transport in single-wall carbon nanotubes. Physical Rev. Lett. 84, 13 (Mar.), 2941--2944.\n", "Yu, Z. and Burke, P. J. 2005. Microwave transport in metallic single-walled carbon nanotubes. Nano Lett. 5, 7 (July), 1403--1406.\n", "Yue, C. P. and Wong, S. S. 2000. Physical modeling of spiral inductors on silicon. IEEE Transactions Electron Devices 47, 3 (Mar.), 560--568.\n", "Zhang, R., Roy, K., Koh, C.-K., and Janes, D. B. 2001. Stochastic interconnect modeling, power trends, and performance characterization of 3-D circuits. IEEE Trans. Electron Devices 48, 4 (Apr.), 638--652.\n", "Zheng, M., Jagota, A., Strano, M. S., Santos, A. P., Barone, P., Chou, S. G., Diner, B. A., Dresselhaus, M. S., Mclean, R. S., Onoa, G. B., Samsonidze, G. G., Semke, E. D., Usrey, M., and Walls, D. J. 2003. Structure-based carbon nanotube sorting by sequence-dependent DNA assembly. Science 302, 1545--1548.\n", "Zhou, X., Park, J.-Y., Huang, S., Liu, J., and McEuen, P. L. 2005. Band structure, phonon scattering, and the performance limit of single-walled carbon nanotube transistors. Physic. Rev. Lett. 95.\n"], "doi": "doi>10.1145/1167943.1167944", "ref_links": {}, "abstract": "Single-walled carbon nanotube (SWCNT) bundles have the potential to provide an attractive solution for the resistivity and electromigration problems faced by traditional copper interconnect as technology scales into the nanoscale regime. In this article, we evaluate the performance and reliability of nanotube bundles for both local and global interconnect in future VLSI applications. To provide a holistic evaluation of SWCNT bundles for on-chip interconnect, we have developed an efficient equivalent circuit model that captures the statistical distribution of individual metallic and semiconducting nanotubes while accurately incorporating recent experimental and theoretical results on inductance, contact resistance, and ohmic resistance. Leveraging the circuit model, we examine the performance and reliability of nanotube bundles for both individual signal lines and system-level designs. SWCNT interconnect bundles can provide significant improvement in delay and maximum current density over traditional copper interconnect, depending on bundle geometry and process technology. However, for system-level designs, the statistical variation in the delay of SWCNT bundles may lead to reliability issues in future process technology. Consequently, if the SWCNT chirality can be effectively controlled and other manufacturing challenges are met, SWCNT bundles potentially are a viable alternative to standard copper interconnect as process technology scales.", "authors": [{"name": "yehia massoud", "link": "http://dl.acm.org/author_page.cfm?id=81409594478"}, {"name": "arthur nieuwoudt", "link": "http://dl.acm.org/author_page.cfm?id=81100489305"}], "title": "Modeling and design challenges and solutions for carbon nanotube-based interconnect in future high performance integrated circuits", "citations": [{"Name": "Chen Dong ", "Country": null, "Affiliation": null}, {"Name": "Scott Chilstedt ", "Country": null, "Affiliation": null}, {"Name": "Deming Chen", "Country": null, "Affiliation": null}, {"Name": "Louis K. Scheffer", "Country": null, "Affiliation": null}, {"Name": "Soumya Eachempati ", "Country": "france", "Affiliation": null}, {"Name": "Arthur Nieuwoudt ", "Country": "france", "Affiliation": null}, {"Name": "Aman Gayasen ", "Country": "france", "Affiliation": null}, {"Name": "N. Vijaykrishnan ", "Country": "france", "Affiliation": null}, {"Name": "Giuseppe Massobrio ", "Country": null, "Affiliation": null}, {"Name": "Laura Massobrio", "Country": null, "Affiliation": null}, {"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}, {"Name": "Yao Xu ", "Country": null, "Affiliation": null}, {"Name": "Ashok Srivastava ", "Country": null, "Affiliation": null}, {"Name": "Ashwani K. Sharma", "Country": null, "Affiliation": null}, {"Name": "B. S. Sreeja ", "Country": null, "Affiliation": null}, {"Name": "S. Radha", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "30\n", "Downloads (6 weeks) ": "4\n", "Downloads (cumulative)": "2073\n", "Citation Count": "12\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "rice university houston tx", "city": "houston", "Name": "yehia massoud"}, {"country": "United States", "university": null, "affiliation_string": "rice university houston tx", "city": "houston", "Name": "arthur nieuwoudt"}]}, "Pages: 219-241": {"references": ["Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997\n", "Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999\n", "Chen, J., Reed, M. A., Rawlett, A. M., and Tour, J. M. 1999. Observation of a large on--off ratio and negative differential resistance in an electronic molecular switch. Science 286, 1550--1552.\n", "Chen, J. and Reed, M. A. 2000. Molecular wires, switches and memories. In Proceedings of the International Conference on Molecular Electronics, December 2000, Kona, HI.\n", "Collier, C. P., Mattersteig, G., Wong, E., Luo, Y., Beverly, K., Sampaio, J. S., Raymo, F., Stoddart, J., and Heath, J. 2000. A catenane-based solid state reconfigurable switch. Science 289, 1172--1175.\n", "Collier, C. P., Wong, E. W., Belohradsky, M., Raymo, F. M., Stoddart, J. F., Kuekes, P. J., Williams, R. S., and Heath, J. R. 1999. Electronically configurable molecular-based logic gates. Science 285, 391--394.\n", "Cui, Y. and Lieber, C. 2001. Functional nanoscale electronic devices assembled using silicon nanowire building blocks. Science 291, 851.\n", "Cui, Y., Lieber, C., Lauhon, L., Gudiksen, M., and Wang, J. 2001. Diameter controlled synthesis of single crystal silicon nanowires. Appl. Physics Lett. 78, 15, 2214--2216.\n", "Datta, K., Mukherjee, A., and Ravindran, A. 2005. Routing for reliability in molecular diode-based nanofabrics. In Proceedings of the 8th Military and Aerospace Programmable Logic Device International Conference (Sept.).\n", "Andr\u00e9 DeHon, Design of programmable interconnect for sublithographic programmable logic arrays, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046210]\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]\n", "Derycke, V., Martel, R., Appenzeller, J., and Avouris, P. 2001. Carbon nanotube inter- and intramolecular logic gates. Nano Lett. 1, 9, 453--456.\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Goldstein, S. C. and Rosewater, D. 2002. What makes a good molecular scale computer device? Tech. rep. School of Computer Science, Carnegie Mellon University, CMU-CS-02-181 (Sept.).\n", "Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Synthetic control of the diameter and length of semiconductor nanowires. J. Physical Chem. B 105, 4062--4064.\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K.-H., and Lieber, C. 2001a. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313.\n", "Huang, Y., Duan, X., Wei, Q., and Lieber, C. 2001b. Directed assembly of one dimensional nanostructures into functional networks. Science 291, 630--633.\n", "Kamins, T. I., Williams R. S., Chen, Y., Chang, Y.-L., and Chang Y. A. 2000. Chemical vapor deposition of Si nanowires nucleated by TiSi2 islands on Si. Appl. Physics Lett. 76, 562--564.\n", "Kirkpatrick, S., Gelatt, C. Jr., and Vecchi, M. 1983. Optimization by simulated annealing. Science 220, 671--680.\n", "Luo, Y., Collier, C. P., Nielsen, K., Jeppesen, J., Perkins, J., Deionno, E., Pease, A., Stoddart, J. F., and Heath, J. R. 2002. Molecular electronics random access memory circuits. J. ChemPhysChem 3, 519.\n", "Ma, X., Strukov, D. B., Lee, J. H., and Likharev, K. K. 2005. Afterlife for silicon: CMOL circuit architectures. In Proceedings of the 5th IEEE Conference on Nanotechnology 1, 11--15 (May), 175--178.\n", "MCNC. url: www.mcnc.org.\n", "Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of the roadmap. In Proceedings of International Test Conference. 1201--1210.\n", "Morales, A. and Lieber, C. 1998. A laser ablation method for the synthesis of crystalline semiconductor nanowires. Science 279, 208--211.\n", "RASP-syn. url: http://ballade.cs.ucla.edu/software_release/rasp/htdocs.\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C.-L., and Lieber, C. M. 2000. Carbon nanotube based nonvolatile random access memory for molecular computing. Science 289, 94--97.\n", "Semiconductor Industries Association Roadmap. http://public.itrs.net.\n", "Soh, C., Quate, C., Morpurgo, C., Marcus, C., Kong, C., and Dai, C. 1999. Integrated nanotube circuits: Controlled growth and ohmic contacting of single-walled carbon nanotubes. Appl. Physics Lett. 75, 5, 627--629.\n", "Stan, M. R., Franzon, P. D., Goldstein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. In Proceedings of the IEEE Conference on Molecular Electronics (Nov). 1940--1957.\n", "Strukov, D. B. and Likharev, K. K. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. IEEE Trans. Nanotechn. To appear.\n", "Trans, S. J., Verschueren, A. R. M., and Dekker, C. 1998. Room-temperature transistor based on a single carbon nanotube. Nature 393, 49--51.\n", "VPR and VPACK. url: http://www.eecg.toronto.edu/~vaughn/vpr/vpr.html.\n", "Wind, S. J., Appenzeller, J., Martel, R., Deycke, V., and Avouris, P. 2002. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes. Appl. Physics Lett. 80, 20, 3817--3819.\n", "SIS logic synthesis package. url:www-cad.eecs.berkeley.edu.\n"], "doi": "doi>10.1145/1167943.1167946", "ref_links": {"32": "http://www.eecg.toronto.edu/~vaughn/vpr/vpr.html.", "25": "http://ballade.cs.ucla.edu/software_release/rasp/htdocs.", "27": "http://public.itrs.net."}, "abstract": "We present an automated design flow for minimizing the use of diodes and switches (active devices) in design implementations on a nanofabric based on chemically self-assembled electronic nanotechnology as proposed in Goldstein and Budiu [2001]. Connectivity and logic in the nanofabric are realized using the switch and diode behaviors of molecular devices, unlike very large scale integrated (VLSI) circuits where complementary metal-oxide semiconductor (CMOS) gates are used. Similar to the optimization goal of reducing the number of gates in VLSI designs to minimize area, power dissipation, and delay, decreasing the number of switches and diodes used in the nanofabric can potentially minimize design implementation area and power dissipation, besides reducing the delay and signal drop between latched stages in order to improve performance. An integrated placement, topology selection, and routing approach for design implementation on the nanofabric is proposed. Note that this problem is fundamentally different from CMOS VLSI placement and routing because of the inherent routing-dependent logic realization in our target nanofabric. To the best of our knowledge this is the first reported work on automated integrated placement, topology selection, and routing for diode-based nanofabrics. A practical and scalable simulated annealing-based placement and routing algorithm has been implemented. On average, the integrated placement and routing approach achieves a reduction of 12&percnt; in the number of switches and diodes used for MCNC benchmarks, compared to separate placement and routing optimization results. The maximum reduction achieved in the number of active devices using our approach is 24&percnt;, and in general, we observed that the bigger the benchmark, the larger the improvement achieved.", "authors": [{"name": "kushal datta", "link": "http://dl.acm.org/author_page.cfm?id=81350569449"}, {"name": "arindam mukherjee", "link": "http://dl.acm.org/author_page.cfm?id=81100653380"}, {"name": "arun ravindran", "link": "http://dl.acm.org/author_page.cfm?id=81319500336"}], "title": "Automated design flow for diode-based nanofabrics", "citations": [], "Metrics": {"Downloads (12 months)": "4\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "497\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": "Hong Kong", "university": null, "affiliation_string": "the university of north carolina charlotte charlotte north carolina", "city": "north", "Name": "kushal datta"}, {"country": "Hong Kong", "university": null, "affiliation_string": "the university of north carolina charlotte charlotte north carolina", "city": "north", "Name": "arindam mukherjee"}, {"country": "Hong Kong", "university": null, "affiliation_string": "the university of north carolina charlotte charlotte north carolina", "city": "north", "Name": "arun ravindran"}]}}, "date": {"month": "July", "year": "2006"}}, "Issue2": {"articles": {"Pages: 104-128": {"references": ["Armen S. Asratian , Tristan M. J. Denley , Roland H\u00e4ggkvist, Bipartite graphs and their applications, Cambridge University Press, New York, NY, 1998\n", "Dewey, A. Ren, H., and Zhang, T. 2000. Behavioral modeling of microelectromechanical systems (MEMS) with statistical performance-variability reduction and sensitivity analysis. IEEE Trans. Circuits and Sys. II 47, 105--113.\n", "Howard, N., Tyrrel, A. and Allinson, N. 1994. The yield enhancement of Field-Programmable Gate Arrays. IEEE Trans. VLSI Syst. 2, 115--123.\n", "International Technology Roadmap for Semiconductor (ITRS), http://public.itrs.net/Files/2003ITRS/Home2003.htm.\n", "Jee, A. and Ferguson, F. J. 1993. Carafe: An inductive fault analysis tool for CMOS VLSI circuits. In Proceedings of the IEEE VLSI Test Symposium. 92--98.\n", "Koren, I. and Koren, Z. 1998. Defect tolerance in VLSI circuits: techniques and yield analysis, In Proceedings of the IEEE. 86, 1819--1836.\n", "Madou, M. 1997. Fundamentals of Microfabrication. CRC Press, Boca Raton, FL.\n", "Christos H. Papadimitriou , Kenneth Steiglitz, Combinatorial optimization: algorithms and complexity, Prentice-Hall, Inc., Upper Saddle River, NJ, 1982\n", "Pollack, M. 2001. Electrowetting-based microactuation of droplets for digital microfluidics, PhD thesis, Duke University, Durham, NC.\n", "Pollack, M. G., Shenderov, A. D., and Fair, R. B. 2000. Electrowetting-based actuation of liquid droplets for microfluidic applications. Appli. Physics Lett. 77, 1725--1726.\n", "Pollack, M. G., Shenderov, A. D., and Fair, R. B. 2002. Electrowetting-based actuation of droplets for integrated microfluidics. Lab on a Chip 2, 96--101.\n", "A. D. Singh, Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays, IEEE Transactions on Computers, v.37 n.11, p.1398-1410, November 1988[doi>10.1109/12.8705]\n", "Srinivasan, V., Pamula, V. K., and Fair, R. B. 2004. An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids. Lab on a Chip 4, 310--315.\n", "Srinivasan, V., Pamula, V. K., Pollack, M. G., and Fair, R. B. 2003. Clinical diagnostics on human whole blood, plasma, serum, urine, saliva, sweat, and tears on a digital microfluidic platform. In Proceedings \u03bcTAS. 1287--1290.\n", "Fei Su , Krishnendu Chakrabarty, Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips, Proceedings of the conference on Design, Automation and Test in Europe, p.1202-1207, March 07-11, 2005[doi>10.1109/DATE.2005.115]\n", "Fei Su , William Hwang , Krishnendu Chakrabarty, Droplet routing in the synthesis of digital microfluidic biochips, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany\n", "Su, F., Hwang, W., Mukherjee, A., and Chakrabarty, K. 2005. Defect-oriented testing and diagnosis of digital microfluidics-based biochips. In Proceedings of the IEEE International Test Conference.\n", "Su, F., Ozev, S., and Chakrabarty, K. 2003. Testing of droplet-based microelectrofluidic systems. In Proceedings of the IEEE International Test Conference. 1192--1200.\n", "Su, F., Ozev, S., and Chakrabarty, K. 2005. Ensuring the operational health of droplet-based microelectrofluidic biosensor systems. IEEE Sensors 5, 763--773.\n", "Fei Su , Krishnendu Chakrabarty, Concurrent Testing of Droplet-Based Microfluidic Systems for Multiplexed Biomedical Assays, Proceedings of the International Test Conference on International Test Conference, p.883-892, October 26-28, 2004\n", "Trinder, P. 1969. Determination of glucose in blood using glucose oxidase with an alternative oxygen acceptor. Ann. Clinical Biochem. 6, 24--27.\n", "Verpoorte, E., and De, Rooij, N. F. 2003. Microfluidics meets MEMS. In Proceedings of the IEEE. 91, 930--953.\n"], "doi": "doi>10.1145/1148015.1148017", "ref_links": {"3": "http://public.itrs.net/Files/2003ITRS/Home2003.htm."}, "abstract": "Microfluidics-based biochips for biochemical analysis are currently receiving much attention. They automate highly repetitive laboratory procedures by replacing cumbersome equipment with miniaturized and integrated systems. As these microfluidics-based microsystems become more complex, manufacturing yield will have significant influence on production volume and product cost. We propose an interstitial redundancy approach to enhance the yield of biochips that are based on droplet-based digital microfluidics. In this design method, spare cells are placed in the interstitial sites within the microfluidic array, and they replace neighboring faulty cells via local reconfiguration. The proposed design method is evaluated using a set of concurrent real-life bioassays. The defect-tolerant design approach based on space redundancy and local reconfiguration is expected to facilitate yield enhancement of microfluidics-based biochips, especially for the emerging marketplace.", "authors": [{"name": "fei su", "link": "http://dl.acm.org/author_page.cfm?id=81100108941"}, {"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}], "title": "Yield enhancement of reconfigurable microfluidics-based biochips using interstitial redundancy", "citations": [{"Name": "Matthias H\u00f6lzl ", "Country": null, "Affiliation": null}, {"Name": "Axel Rauschmayer ", "Country": null, "Affiliation": null}, {"Name": "Martin Wirsing", "Country": null, "Affiliation": null}, {"Name": "Engineering of Software-Intensive Systems: State of the Art and Research Challenges", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "8\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "520\n", "Citation Count": "4\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "fei su"}, {"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}]}, "Pages: 65-103": {"references": ["K. Albayraktaroglu , A. Jaleel , Xue Wu , M. Franklin , B. Jacob , Chau-Wen Tseng , D. Yeung, BioBench: A Benchmark Suite of Bioinformatics Applications, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.2-9, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430554]\n", "Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]\n", "Todd M. Austin , Scott E. Breach , Gurindar S. Sohi, Efficient detection of all pointer and array access errors, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.290-301, June 20-24, 1994, Orlando, Florida, USA[doi>10.1145/178243.178446]\n", "Bernstein, K. 2006. Introduction to 3d integration. In International Solid State Circuits Conference Tutorial.\n", "Brent, R. P. and Kung, H. T. 1982. A regular layout for parallel adders. IEEE Trans. Comput., 260--264.\n", "Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th Annual Design Automation Conference, p.458-463, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337541]\n", "Chris C. N. Chu , D. F. Wong, A matrix synthesis approach to thermal placement, Proceedings of the 1997 international symposium on Physical design, p.163-168, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267708]\n", "J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382591]\n", "Shamik Das , Andy Fan , Kuan-Neng Chen , Chuan Seng Tan , Nisha Checka , Rafael Reif, Technology, performance, and computer-aided design of three-dimensional integrated circuits, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981091]\n", "W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]\n", "Yangdong (Steven) Deng , Wojciech Maly, 2.5D system integration: a design driven system implementation schema, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan\n", "Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003[doi>10.1109/ICCAD.2003.60]\n", "Gupta, S., Hilbert, M., Hong, S., and Patti, R. 2004. Techniques for producing 3d ics with high-density interconnect. In Proceedings of the 21st International VLSI Multilevel Interconnection Conference. Waikoloa Beach, HI.\n", "M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]\n", "Payman Zarkesh-Ha , Jeffrey A. Davis , James D. Meindl, Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.649-659, Dec. 2000[doi>10.1109/92.902259]\n", "John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003\n", "Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyler, A., and Roussel, P. 2001. The microarchitecture of the pentium 4 processor. Intel Techn. J.\n", "W.-L. Hung , G. M. Link , Yuan Xie , N. Vijaykrishnan , M. J. Irwin, Interconnect and Thermal-aware Floorplanning for 3D Microprocessors, Proceedings of the 7th International Symposium on Quality Electronic Design, p.98-104, March 27-29, 2006[doi>10.1109/ISQED.2006.77]\n", "Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]\n", "Jung, S. M., Jang, J., Cho, W., Moon, J., Kwak, K., Choi, B., Hwang, B., Lim, H., Jeong, J., Kim, J., and Kim, K. 2004. The revolutionary and truly 3-dimentional 25F2 SRAM technology with the smallest S3 cell, 0.16um2 and SSTFF for ultra high density SRAM. VLSI Techn. Dig. Techn. Papers, 228--229.\n", "Kang, Y. H. Jung, S. M., Jang, J. H., Moon, J. H., Cho, W. S., Yeo, C. D., Kwak, K. H., Choi, B. H., Hwang, B. J., Jung, W. R., Kim, S. J., Kim, J. H., Na, J. H., Lim, H., Jeong, J. H., and Kim, K. 2004. Fabrication and characteristics of novel load PMOS SSTFT (stacked single-crystal thin film transistor) for 3-dimentional SRAM memory cell. In Proceedings of the IEEE Silicon-on-Insulator Conference (SOI). 127--129.\n", "Kogge, P. M. and Stone, H. S. 1973. A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Comput., 786--793.\n", "Larson, E., Chatterjee, S., and Austin, T. 2001. Mase: A novel infrastructure for detailed microarchitectural modeling. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. Tucson, AZ. 1--9.\n", "Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA\n", "Lee, K. W. Nakqmura, T., Ono, T., Yamada, Y., Mozukusa, T., Hashimoto, H., Park, K. T., Kuring, H., and Koyanag, N. 2000. Three-dimensional shared memory fabricated using wafer stacking technology. International Electron Devides Meeting (IEDM). Technical Digest, 165--168.\n", "G. M. Link , N. Vijaykrishnan, Thermal Trends in Emerging Technologies, Proceedings of the 7th International Symposium on Quality Electronic Design, p.625-632, March 27-29, 2006[doi>10.1109/ISQED.2006.136]\n", "Mikko H. Lipasti , Brian R. Mestan , Erika Gunadi, Physical Register Inlining, Proceedings of the 31st annual international symposium on Computer architecture, p.325, June 19-23, 2004, M\u00fcnchen, Germany\n", "John Mayega , Okan Erdogan , Paul M. Belemjian , Kuan Zhou , John F. McDonald , Russel P. Kraft, 3D direct vertical interconnect microprocessors test vehicle, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA[doi>10.1145/764808.764846]\n", "Subbarao Palacharla , James E. Smith, Complexity-effective superscalar processors, The University of Wisconsin - Madison, 1998\n", "Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264201]\n", "Kiran Puttaswamy , Gabriel H. Loh, Implementing Caches in a 3D Technology for High Performance Processors, Proceedings of the 2005 International Conference on Computer Design, p.525-532, October 02-05, 2005[doi>10.1109/ICCD.2005.65]\n", "Arifur Rahman , Rafael Reif, System-level performance evaluation of three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.671-678, Dec. 2000[doi>10.1109/92.902261]\n", "Fabrication Technologies for Three-Dimensional Integrated Circuits, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.33, March 18-21, 2002\n", "Andr\u00e9 Seznec , Stephen Felix , Venkata Krishnan , Yiannakis Sazeides, Design tradeoffs for the Alpha EV8 conditional branch predictor, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska\n", "Shiu, P. and Lim, S. K. 2004. Multi-layer floorplanning for reliable system-on-package. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS).\n", "Shivakumar, P. Shivakumar, P., and Joupp, N. P. 2001. Cacti 3.0: An integrated cache timing, power, and area model. Western Research Lab Research Report.\n", "Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]\n", "Sklansky, J. 1960. Conditional sum addition logic. IRE Trans. Electron. Comput. 9, 2 (June), 226--231.\n", "Shukri J. Souri , Kaustav Banerjee , Amit Mehrotra , Krishna C. Saraswat, Multiple Si layer ICs: motivation, performance analysis, and design implications, Proceedings of the 37th Annual Design Automation Conference, p.213-220, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337394]\n", "Tezzaron Semiconductors. 2005. Tezzaron unveils 3d SRAM. http://www.tezzaron.com.\n", "Ching-Han Tsai , Sung-Mo Kang, Cell-level placement for improving substrate thermal distribution, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.2, p.253-266, November 2006[doi>10.1109/43.828554]\n", "Yuh-Fang Tsai , Yuan Xie , N. Vijaykrishnan , Mary Jane Irwin, Three-Dimensional Cache Design Exploration Using 3DCacti, Proceedings of the 2005 International Conference on Computer Design, p.519-524, October 02-05, 2005[doi>10.1109/ICCD.2005.108]\n", "Xue, L., Liu, C., and Tiwari, S. 2001. Multi-layers with buried structures (mlbs): An approach to three-dimensional integration. In Proceedings of the IEEE International Conference on Silicon On Insulator. 117--118.\n", "Zhang, K., Bhattacharya, U., Chen, Z., Hamzaogiu, F., Murray, D., Vallepalli, N., Wang, Y., Zheng, B., and Bohr, M. 2004. A SRAM Design on 65nm CMOS technology with Integrated Leakage Reduction Scheme. IEEE Symposium On VLSI Circuit. Digest of Technical Papers, 294--295.\n"], "doi": "doi>10.1145/1148015.1148016", "ref_links": {"39": "http://www.tezzaron.com."}, "abstract": "As technology scales, interconnects have become a major performance bottleneck and a major source of power consumption for microprocessors. Increasing interconnect costs make it necessary to consider alternate ways of building modern microprocessors. One promising option is 3D architectures where a stack of multiple device layers with direct vertical tunneling through them are put together on the same chip. As fabrication of 3D integrated circuits has become viable, developing CAD tools and architectural techniques is imperative to explore the design space to 3D microarchitectures. In this article, we give a brief introduction to 3D integration technology, discuss the EDA design tools that can enable the adoption of 3D ICs, and present the implementation of various microprocessor components using 3D technology. An industrial case study is presented as an initial attempt to design 3D microarchitectures.", "authors": [{"name": "yuan xie", "link": "http://dl.acm.org/author_page.cfm?id=81100418590"}, {"name": "gabriel h loh", "link": "http://dl.acm.org/author_page.cfm?id=81100364307"}, {"name": "bryan black", "link": "http://dl.acm.org/author_page.cfm?id=81100576354"}, {"name": "kerry bernstein", "link": "http://dl.acm.org/author_page.cfm?id=81100134303"}], "title": "Design space exploration for 3D architectures", "citations": [{"Name": "Sih-Sian Wu ", "Country": "germany", "Affiliation": null}, {"Name": "Kanwen Wang ", "Country": "germany", "Affiliation": null}, {"Name": "P. D. Sai Manoj ", "Country": "germany", "Affiliation": null}, {"Name": "Wulong Liu ", "Country": null, "Affiliation": null}, {"Name": "Guoqing Chen ", "Country": null, "Affiliation": null}, {"Name": "Xue Han ", "Country": null, "Affiliation": null}, {"Name": "Yu Wang ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie ", "Country": null, "Affiliation": null}, {"Name": "Huazhong Yang", "Country": null, "Affiliation": null}, {"Name": "Guangyu Sun ", "Country": null, "Affiliation": null}, {"Name": "Yibo Chen ", "Country": null, "Affiliation": null}, {"Name": "Xiangyu Dong ", "Country": null, "Affiliation": null}, {"Name": "Jin Ouyang ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie", "Country": null, "Affiliation": null}, {"Name": "Dongjun Xu ", "Country": null, "Affiliation": null}, {"Name": "Sai Manoj P.D. ", "Country": null, "Affiliation": null}, {"Name": "Gabriel H. Loh ", "Country": "brazil", "Affiliation": null}, {"Name": "Mark D. Hill", "Country": "brazil", "Affiliation": null}, {"Name": "Yibo Chen ", "Country": "germany", "Affiliation": null}, {"Name": "Guangyu Sun ", "Country": "germany", "Affiliation": null}, {"Name": "Qiaosha Zou ", "Country": "germany", "Affiliation": null}, {"Name": "Yuan Xie", "Country": "germany", "Affiliation": null}, {"Name": "Fangming Ye ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty", "Country": null, "Affiliation": null}, {"Name": "Li Jiang ", "Country": null, "Affiliation": null}, {"Name": "Qiang Xu ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "T. M. Mak", "Country": null, "Affiliation": null}, {"Name": "Huang Hantao ", "Country": null, "Affiliation": null}, {"Name": "P. D. Sai Manoj ", "Country": null, "Affiliation": null}, {"Name": "Yibo Chen ", "Country": null, "Affiliation": null}, {"Name": "Jishen Zhao ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie", "Country": null, "Affiliation": null}, {"Name": "Kiran Puttaswamyt ", "Country": null, "Affiliation": null}, {"Name": "Gabriel H. Loh", "Country": null, "Affiliation": null}, {"Name": "Thorlindur Thorolfsson ", "Country": null, "Affiliation": null}, {"Name": "Nariman Moezzi-Madani ", "Country": null, "Affiliation": null}, {"Name": "Paul D. Franzon", "Country": null, "Affiliation": null}, {"Name": "Jos\u00e9 L. Ayala ", "Country": null, "Affiliation": null}, {"Name": "Arvind Sridhar ", "Country": null, "Affiliation": null}, {"Name": "David Cuesta", "Country": null, "Affiliation": null}, {"Name": "Li Jiang ", "Country": null, "Affiliation": null}, {"Name": "Qiang Xu ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "T. M. Mak", "Country": null, "Affiliation": null}, {"Name": "Luca P. Carloni ", "Country": null, "Affiliation": null}, {"Name": "Partha Pande ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie", "Country": null, "Affiliation": null}, {"Name": "Naehyuck Chang ", "Country": null, "Affiliation": null}, {"Name": "J\u00f6rg Henkel", "Country": null, "Affiliation": null}, {"Name": "Juan M. Cebri\u00e1n ", "Country": "france", "Affiliation": null}, {"Name": "Juan L. Arag\u00f3n ", "Country": "france", "Affiliation": null}, {"Name": "Stefanos Kaxiras", "Country": "france", "Affiliation": null}, {"Name": "Gabriel H. Loh", "Country": "brazil", "Affiliation": null}, {"Name": "Asit K. Mishra ", "Country": null, "Affiliation": null}, {"Name": "Xiangyu Dong ", "Country": null, "Affiliation": null}, {"Name": "Guangyu Sun ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie ", "Country": null, "Affiliation": null}, {"Name": "N. Vijaykrishnan ", "Country": null, "Affiliation": null}, {"Name": "Chita R. Das", "Country": null, "Affiliation": null}, {"Name": "Bryan Black ", "Country": null, "Affiliation": null}, {"Name": "Murali Annavaram ", "Country": null, "Affiliation": null}, {"Name": "Ned Brekelbaum ", "Country": null, "Affiliation": null}, {"Name": "John DeVale ", "Country": null, "Affiliation": null}, {"Name": "Lei Jiang ", "Country": null, "Affiliation": null}, {"Name": "Gabriel H. Loh ", "Country": null, "Affiliation": null}, {"Name": "Don McCaule ", "Country": null, "Affiliation": null}, {"Name": "Pat Morrow ", "Country": null, "Affiliation": null}, {"Name": "Donald W. Nelson ", "Country": null, "Affiliation": null}, {"Name": "Thorlindur Thorolfsson ", "Country": null, "Affiliation": null}, {"Name": "Samson Melamed ", "Country": null, "Affiliation": null}, {"Name": "W. Rhett Davis ", "Country": null, "Affiliation": null}, {"Name": "Paul D. Franzon", "Country": null, "Affiliation": null}, {"Name": "Brandon Noia ", "Country": null, "Affiliation": null}, {"Name": "Krishnendu Chakrabarty ", "Country": null, "Affiliation": null}, {"Name": "Erik Jan Marinissen", "Country": null, "Affiliation": null}, {"Name": "Optimization Methods for Post-Bond Testing of 3D Stacked ICs", "Country": null, "Affiliation": null}, {"Name": "Somayeh Sardashti ", "Country": "italy", "Affiliation": null}, {"Name": "David A. Wood", "Country": "italy", "Affiliation": null}, {"Name": "Xiangyu Dong ", "Country": null, "Affiliation": null}, {"Name": "Yuan Xie ", "Country": null, "Affiliation": null}, {"Name": "Naveen Muralimanohar ", "Country": null, "Affiliation": null}, {"Name": "Norman P. Jouppi", "Country": null, "Affiliation": null}, {"Name": "Cesare Ferri ", "Country": null, "Affiliation": null}, {"Name": "Sherief Reda ", "Country": null, "Affiliation": null}, {"Name": "R. Iris Bahar", "Country": null, "Affiliation": null}, {"Name": "Natalie Enright Jerger ", "Country": "united kingdom", "Affiliation": null}, {"Name": "Ajaykumar Kannan ", "Country": "united kingdom", "Affiliation": null}, {"Name": "Zimo Li ", "Country": "united kingdom", "Affiliation": null}, {"Name": "Gabriel H. Loh", "Country": "united kingdom", "Affiliation": null}, {"Name": "Jingtong Hu ", "Country": null, "Affiliation": null}, {"Name": "Qingfeng Zhuge ", "Country": null, "Affiliation": null}, {"Name": "Chun Jason Xue ", "Country": null, "Affiliation": null}, {"Name": "Wei-Che Tseng ", "Country": null, "Affiliation": null}, {"Name": "Edwin H.-M. Sha", "Country": null, "Affiliation": null}, {"Name": "Engin Ipek ", "Country": null, "Affiliation": null}, {"Name": "Sally A. McKee ", "Country": null, "Affiliation": null}, {"Name": "Karan Singh ", "Country": null, "Affiliation": null}, {"Name": "Rich Caruana ", "Country": null, "Affiliation": null}, {"Name": "Bronis R. de Supinski ", "Country": null, "Affiliation": null}, {"Name": "Gabriel H. Loh", "Country": "italy", "Affiliation": null}, {"Name": "Jeffrey P. Gambino ", "Country": null, "Affiliation": null}, {"Name": "Shawn A. Adderly ", "Country": null, "Affiliation": null}, {"Name": "John U. Knickerbocker", "Country": null, "Affiliation": null}, {"Name": "Vasilis F. Pavlidis ", "Country": null, "Affiliation": null}, {"Name": "Eby G. Friedman", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "132\n", "Downloads (6 weeks) ": "14\n", "Downloads (cumulative)": "2806\n", "Citation Count": "71\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "pennsylvania state university university park pa", "city": null, "Name": "yuan xie"}, {"country": "United States", "university": null, "affiliation_string": "georgia institute of technology atlanta ga", "city": "atlanta", "Name": "gabriel h loh"}, {"country": null, "university": null, "affiliation_string": "intel corporation", "city": null, "Name": "bryan black"}, {"country": null, "university": null, "affiliation_string": "ibm corporation", "city": null, "Name": "kerry bernstein"}]}, "Pages: 129-154": {"references": ["Austin, M. D., Ge, H., Wu, W., Li, M., Yu, Z., Wasserman, D., Lyon, S. A., and Chou, S. Y. 2004. Fabrication of 5nm linewidth and 14nm pitch features by nanoimprint lithography. Appl. Physics Lett. 84, 26 (June), 5299--5301.\n", "Bj\u00f6rk, M. T., Ohlsson, B. J., Sass, T., Persson, A. I., Thelander, C., Magnusson, M. H., Deppert, K., Wallenberg, L. R., and Samuelson, L. 2002. One-dimensional steeplechase for electrons realized. Nano Lett. 2, 2, 87--89.\n", "Chen, Y., Jung, G.-Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppeson, J. O., Nielson, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits. Nanotechn. 14, 462--468.\n", "Collier, C. P., Mattersteig, G., Wong, E. W., Luo, Y., Beverly, K., Sampaio, J., Raymo, F., Stoddart, J. F., and Heath, J. R. 2000. A {2}catenate-based solid state electronically reconfigurable switch. Science 290, 1172--1175.\n", "Collier, C. P., Wong, E. W., Belohradsk\u00fd, M., Raymo, F. M., Stoddart, J. F., Kuekes, P. J., Williams, R. S., and Heath, J. R. 1999. Electronically configurable molecular-based logic gates. Science 285, 391--394.\n", "Cui, Y., Lauhon, L., Gudiksen, M., Wang, J., and Lieber, C. M. 2001. Diameter-controlled synthesis of single crystal silicon nanowires. Appl. Physics Lett. 78, 15, 2214--2216.\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]\n", "A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Dekker, C. 1999. Carbon nanotubes as molecular quantum wires. Physics Today, 22--28.\n", "Dier, O., Lin, C., Grau, M., and Amann, M.-C. 2004. Selective and non-selective wet-chemical etchants for GaSb-based materials. Semiconduc. Science Techn. 19, 11, 1250--1253.\n", "Duan, X., Huang, Y., and Lieber, C. M. 2002. Nonvolatile memory and programmable logic from molecule-gated nanowires. Nano Lett. 2, 5, 487--490.\n", "Lance A. Glasser , Daniel W. Dobberpuhl, The design and analysis of VLSI circuits, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985\n", "Benjamin Gojman , Eric Rachlin , John E. Savage, Evaluation of design strategies for stochastically assembled nanoarray memories, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.73-108, July 2005[doi>10.1145/1084748.1084749]\n", "Gojman, B., Rachlin, E., and Savage, J. E. 2004. Decoding of stochastically assembled nanoarrays. In Proceedings of the International Symposium on VLSI. Lafayette, LA.\n", "Gudiksen, M. S., Lauhon, L. J., Wang, J., Smith, D. C., and Lieber, C. M. 2002. Growth of nanowire superlattice structures for nanoscale photonics and electronics. Nature 415, 617--620.\n", "Heath, J. R. and Ratner, M. A. 2003. Molecular electronics. Physics Today 56, 5, 43--49.\n", "Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Science 291, 630--633.\n", "Johnston-Halperin, E., Beckman, R., Luo, Y., Melosh, N., Green, J., and Heath, J. 2004. Fabrication of conducting silicon nanowire arrays. J. Appl. Physics Lette. 96, 10, 5921--5923.\n", "Kim, F., Kwan, S., Akana, J., and Yang, P. 2001. Langmuir-Blodgett nanorod assembly. J. Ameri. Chem. Soc. 123, 18, 4360--4361.\n", "Kuekes, P. J., Robinett, W., Seroussi, G., and Williams, R. S. 2005. Defect-tolerant interconnect to nanoelectronic circuits. Nanotechn. 16, 869--882.\n", "Kuekes, P. J., Williams, R. S., and Heath, J. R. 2000. Molecular wire crossbar memory, US Patent Number 6,128,214.\n", "Lauhon, L. J., Gudiksen, M. S., Wang, D., and Lieber, C. M. 2002. Epitaxial core-shell and core-multishell nanowire heterostructures. Nature 420, 57--61.\n", "Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 2003. Ultrahigh-density nanowire lattices and circuits. Science 300, 112--115.\n", "Morales, A. M. and Lieber, C. M. 1998. A laser ablation method for synthesis of crystalline semiconductor nanowires. Science 279, 208--211.\n", "Quian, F., Gradecak, S., Li, Y., Wen, C.-Y., and Lieber, C. M. 2005. Core/multishell nanowire heterostructures as multicolor, high-efficiency light-emitting diodes. Nano Lett. 5, 2287--2291.\n", "Rachlin, E. and Savage, J. E. 2005. Small codespace addressing strategies for nanoarrays. Nano Note 3, Computer Science Department, Brown University.\n", "Eric Rachlin , John E. Savage , Benjamin Gojman, Analysis of a Mask-Based Nanowire Decoder, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.6-13, May 11-12, 2005[doi>10.1109/ISVLSI.2005.17]\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C.-L., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289, 94--97.\n", "Whang, D., Jin, S., and Lieber, C. M. 2003. Nanolithography using hierarchically assembled nanowire masks. Nano Lett. 3, 7, 951--954.\n", "Williams, R. S. and Kuekes, P. J. 2001. Demultiplexer for a molecular wire crossbar network, US Patent Number 6,256,767.\n", "Wu, Y., Fan, R., and Yang, P. 2002. Block-by-block growth of single-crystal Si/SiGe superlattice nanowires. Nano Lett. 2, 2, 83--86.\n", "Zhong, Z., Wang, D., Cui, Y., Bockrath, M. W., and Lieber, C. M. 2003. Nanowire crossbar arrays as address decoders for integrated nanosystems. Science 302, 1377--1379.\n"], "doi": "doi>10.1145/1148015.1148018", "ref_links": {}, "abstract": "We introduce radial encoding of nanowires (NWs), a new method of differentiating and controlling NWs by a small set of mesoscale wires for use in crossbar memories. We describe methods of controlling these NWs and give efficient manufacturing algorithms. These new encoding and decoding methods do not suffer from the misalignment characteristic of flow-aligned NWs. They achieve comparable effective pitch and resulting memory density with axially encoded NWs, while avoiding potential cases of address ambiguity and simplifying NW preparation. We also explore hybrid axial/radial encodings and show that they offer no net benefit over pure codes.", "authors": [{"name": "john e savage", "link": "http://dl.acm.org/author_page.cfm?id=81100570572"}, {"name": "eric rachlin", "link": "http://dl.acm.org/author_page.cfm?id=81100528198"}, {"name": "andre dehon", "link": "http://dl.acm.org/author_page.cfm?id=81100203250"}, {"name": "charles m lieber", "link": "http://dl.acm.org/author_page.cfm?id=81100138430"}, {"name": "yue wu", "link": "http://dl.acm.org/author_page.cfm?id=81316491030"}], "title": "Radial addressing of nanowires", "citations": [{"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}, {"Name": "M. Haykel Ben-Jamaa ", "Country": "france", "Affiliation": null}, {"Name": "M. Haykel Ben Jamaa ", "Country": null, "Affiliation": null}, {"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}, {"Name": "M. Haykel Ben Jamaa ", "Country": "japan", "Affiliation": null}, {"Name": "M. Haykel Ben Jamaa ", "Country": null, "Affiliation": null}, {"Name": "Kirsten E. Moselund ", "Country": null, "Affiliation": null}, {"Name": "David Atienza ", "Country": null, "Affiliation": null}, {"Name": "Didier Bouvet ", "Country": null, "Affiliation": null}, {"Name": "Adrian M. Ionescu ", "Country": null, "Affiliation": null}, {"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "7\n", "Downloads (6 weeks) ": "2\n", "Downloads (cumulative)": "696\n", "Citation Count": "9\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "brown university providence ri", "city": "providence", "Name": "john e savage"}, {"country": "United States", "university": null, "affiliation_string": "brown university providence ri", "city": "providence", "Name": "eric rachlin"}, {"country": null, "university": null, "affiliation_string": "california institute of technology pasadena ca", "city": null, "Name": "andre dehon"}, {"country": "United States", "university": null, "affiliation_string": "harvard university cambridge ma", "city": "cambridge", "Name": "charles m lieber"}, {"country": "United States", "university": null, "affiliation_string": "harvard university cambridge ma", "city": "cambridge", "Name": "yue wu"}]}}, "date": {"month": "April", "year": "2006"}}}, "Volume1": {"Issue2": {"articles": {"Pages: 109-162": {"references": ["Austin, M. D., Ge, H., Wu, W., Li, M., Yu, Z., Wasserman, D., Lyon, S. A., and Chou, S. Y. 2004. Fabrication of 5 nm linewidth and 14 nm pitch features by nanoimprint lithography. Applied Physics Letters 84, 26 (June), 5299--5301.\n", "Betz, V. 1999. VPR and T-VPack: Versatile packing, placement and routing for FPGAs. Version 4.3. Available at http://www.eecg.toronto.edu/vaughn/vpr/vpr.html.\n", "Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997\n", "Vaughn Betz , Jonathan Rose, FPGA routing architecture: segmentation and buffering to optimize speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.59-68, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296428]\n", "Betz, V. and Rose, J. 1999b. FPGA place-and-route challenge. Available at http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html.\n", "Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999\n", "Bj\u00f6rk, M. T., Ohlsson, B. J., Sass, T., Persson, A. I., Thelander, C., Magnusson, M. H., Depper, K., Wallenberg, L. R., and Samuelson, L. 2002. One-dimensional steeplechase for electrons realized. Nano Letters 2, 2 (Feb.), 87--89.\n", "J. Brault , M. Saitoh , T. Hiramoto, Channel width and length dependence in Si nanocrystal memories with ultra-nanoscale channel, IEEE Transactions on Nanotechnology, v.4 n.3, p.349-354, May 2005[doi>10.1109/TNANO.2005.846917]\n", "Brown, C. L., Jonas, U., Preece, J. A., Ringsdorf, H., Seitz, M., and Stoddart, J. F. 2000. Introduction of {2}catenanes into langmuir films and langmuir-blodgett multilayers. A possible strategy for molecular information storage materials. Langmuir 16, 4, 1924--1930.\n", "Stephen Brown , Muhammad Khellah , Zvonko Vranesic, Minimizing FPGA Interconnect Delays, IEEE Design & Test, v.13 n.4, p.16-23, December 1996[doi>10.1109/54.544532]\n", "Brueck, S. R. J. 2002. International Trends in Applied Optics. SPIE Press, Bellingham, WA, Chapter 5, 85--109.\n", "Deming Chen , J. Cong , M. Ercegovac , Zhijun Huang, Performance-driven mapping for CPLD architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.10, p.1424-1431, November 2006[doi>10.1109/TCAD.2003.818120]\n", "Chen, Y., Jung, G.-Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits. Nanotech. 14, 462--468.\n", "Chen, Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003. Nanoscale molecular-switch devices fabricated by imprint lithography. Applied Physics Letters 82, 10, 1610--1612.\n", "Chen, Y., Ohlberg, D. A. A., Medeiros-Ribeiro, G., Chang, Y. A., and Williams, R. S. 2000. Self-assembled growth of epitaxial erbium disilicide nanowires on silicon. Applied Physics Letters 76, 26, 4004--4006.\n", "Collier, C., Mattersteig, G., Wong, E., Luo, Y., Beverly, K., Sampaio, J., Raymo, F., Stoddart, J., and Heath, J. 2000. A {2}catenane-based solid state reconfigurable switch. Science 289, 1172--1175.\n", "Cong, J., Chen, D., Ding, E., Huang, Z., Hwang, Y.-Y., Peck, J., Wu, C., and Xu, S. 2004. RASP&lowbar;SYN release B 2.1: FPGA/CPLD technology mapping and synthesis package. Available at http://ballade.cs.ucla.edu/software_release/rasp/htdocs/.\n", "Cui, Y., Duan, X., Hu, J., and Lieber, C. M. 2000. Doping and electrical transport in silicon nanowires. J. Phys. Chem. B 104, 22 (June), 5213--5216.\n", "Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Diameter-controlled synthesis of single crystal silicon nanowires. Applied Physics Letters 78, 15, 2214--2216.\n", "Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nanoletters 3, 2, 149--152.\n", "Andre DeHon, Reconfigurable Architectures for General-Purpose Computing, Massachusetts Institute of Technology, Cambridge, MA, 1996\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "Andr\u00e9 DeHon, Law of large numbers system design, Nano, quantum and molecular computing: implications to high level design and validation, Kluwer Academic Publishers, Norwell, MA, 2004\n", "Andr\u00e9 DeHon, Design of programmable interconnect for sublithographic programmable logic arrays, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046210]\n", "A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]\n", "A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]\n", "Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Zhiyong Fan , Xiaoliang Mo , Chengfei Lou , Yan Yao , Dawei Wang , Guorong Chen , J. G. Lu, Structures and electrical properties of Ag-tetracyanoquinodimethane organometallic nanowires, IEEE Transactions on Nanotechnology, v.4 n.2, p.238-241, March 2005[doi>10.1109/TNANO.2004.837852]\n", "Gojman, B., Rachlin, E., and Savage, J. E. 2004. Decoding of stochastically assembled nanoarrays. In Proceedings of the International Symposium on VLSI.\n", "Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, G\u00f6teborg, Sweden[doi>10.1145/379240.379262]\n", "Goldstein, S. C. and Rosewater, D. 2002. Digital logic using molecular electronics. In IEEE ISSCC Digest of Tech. Papers. 204--205.\n", "Gudiksen, M. S., Lauhon, L. J., Wang, J., Smith, D. C., and Lieber, C. M. 2002. Growth of nanowire superlattice structures for nanoscale photonics and electronics. Nature 415, 617--620.\n", "Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Synthetic control of the diameter and length of semiconductor nanowires. J. Phys. Chem. B 105, 4062--4064.\n", "Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science 280, 5370 (June), 1716--1721.\n", "H. J. Hoover , M. M. Klawe , N. J. Pippenger, Bounding Fan-out in Logical Networks, Journal of the ACM (JACM), v.31 n.1, p.13-18, Jan. 1984[doi>10.1145/2422.322412]\n", "Huang, Y., Duan, X., Cui, Y., Lauhon, L., Kim, K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 1313--1317.\n", "Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Science 291, 630--633.\n", "ITRS. 2001. International technology roadmap for semiconductors. http://public.itrs.net/Files/2001ITRS/.\n", "Kovtyukhova, N. I., Mallouk, T. E., and Mayer, T. E. 2003. Templated surface sol-gel synthesis of sio2 nanotubes and sio2-insulated metal nanowires. Advanced Materials 15, 780--785.\n", "Krupke, R., Hennrich, F., v. L\u00f6hneysen, H., and Kappes, M. M. 2003. Separation of metallic from semiconducting single-walled carbon nanotubes. Science 301, 344--347.\n", "Lauhon, L. J., Gudiksen, M. S., Wang, D., and Lieber, C. M. 2002. Epitaxial core-shell and core-multi-shell nanowire heterostructures. Nature 420, 57--61.\n", "Law, M., Goldberger, J., and Yang, P. 2004. Semiconductor nanowires and nanotubes. Ann. Rev. Material Sci. 34, 83--122.\n", "Lemieux, G., Lee, E., Tom, M., and Yu, A. 2004. Directional and single-driver wires in fpga interconnect. In Proceedings of the International Conference on Field-Programmable Technology. 41--48.\n", "Luo, Y., Collier, P., Jeppesen, J. O., Nielsen, K. A., Delonno, E., Ho, G., Perkins, J., Tseng, H.-R., Yamamoto, T., Stoddart, J. F., and Heath, J. R. 2002. Two-dimensional molecular electronics circuits. ChemPhysChem 3, 6, 519--525.\n", "Maunsell, F. G. 1937. A problem in cartophily. The Math. Gazette 22, 328--331.\n", "Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]\n", "Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979\n", "Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 2003. Ultrahigh-density nanowire lattices and circuits. Science 300, 112--115.\n", "Morales, A. M. and Lieber, C. M. 1998. A laser ablation method for synthesis of crystalline semiconductor nanowires. Science 279, 208--211.\n", "Naeimi, H. and DeHon, A. 2004. A greedy algorithm for tolerating defective crosspoints in NanoPLA design. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 49--56.\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C.-L., and Lieber, C. M. 2000. Carbon nanotube based nonvolatile random access memory for molecular computing. Science 289, 94--97.\n", "Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1992. Sis: A system for sequential circuit synthesis. UCB/ERL M92/41 (May) University of California, Berkeley, CA.\n", "Snider, G., Kuekes, P., and Williams, R. S. 2004. Cmos-like logic in defective, nanoscale crossbars. Nanotech. 15, 881--891.\n", "Stewart, D. R., Ohlberg, D. A. A., Beck, P. A., Chen, Y., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., and Stoddart, J. F. 2004. Molecule-independent electrical switching in pt/organic monolayer/ti devices. Nanoletters 4, 1, 133--136.\n", "Strukov, D. B. and Likharev, K. K. 2005. Cmol fpga: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 6 (June), 888--900.\n", "Tan, Y., Dai, X., Li, Y., and Zhu, D. 2003. Preparation of gold, platinum, palladium and silver nanoparticles by the reduction of their salts with a weak reductant--potassium bitartrate. J. Material Chem. 13, 1069--1075.\n", "Tour, J. M., Cheng, L., Nackashi, D. P., Yao, Y., Flatt, A. K., Angelo, S. K. S., Mallouk, T. E., and Franzon, P. D. 2003. Nanocell electronic memories. J. Amer. Chem. Soc. 125, 43, 13279--13283.\n", "William Tsu , Kip Macy , Atul Joshi , Randy Huang , Norman Walker , Tony Tung , Omid Rowhani , Varghese George , John Wawrzynek , Andr\u00e9 DeHon, HSRA: high-speed, hierarchical synchronous reconfigurable array, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.125-134, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296442]\n", "Weste, N. H. E. and Harris, D. 2005. CMOS VLSI Design: A Circuits and Systems Perspective, 3rd ED. Addison-Wesley.\n", "Whang, D., Jin, S., and Lieber, C. M. 2003a. Nanolithography using hierarchically assembled nanowire masks. Nanoletters 3, 7 (July), 951--954.\n", "Whang, D., Jin, S., Wu, Y., and Lieber, C. M. 2003b. Large-scale hierarchical organization of nanowire arrays for integrated nanosystems. Nanoletters 3, 9 (Sept.), 1255--1259.\n", "Williams, S. and Kuekes, P. 2001. Demultiplexer for a molecular wire crossbar network. United States Patent Number 6,256,767.\n", "Wu, W., Jung, G.-Y., Olynick, D., Straznicky, J., Li, Z., Li, X., Ohlberg, D., Chen, Y., S.-Y.Wang, Liddle, J., Tong, W., and Williams, R. S. 2005. One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography. Applied Physics A 80, 1173--1178.\n", "Wu, Y., Fan, R., and Yang, P. 2002. Block-by-block growth of single-crystalline si/sige superlattice nanowires. Nano Letters 2, 2 (Feb.), 83--86.\n", "Wu, Y., Xiang, J., Yang, C., Lu, W., and Lieber, C. M. 2004. Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures. Nature 430, 61--64.\n", "Wu, Y. and Yang, P. 2000. Germanium Nanowire Growth via Simple Vapor Transport. Chem. Materials 12, 605--607.\n", "Zheng, B., Wu, Y., Yang, P., and Liu, J. 2002. Synthesis of ultra-long and highly-oriented silicon oxide nanowires from alloy liquid. Advanced Materials 14, 122.\n"], "doi": "doi>10.1145/1084748.1084750", "ref_links": {"16": "http://ballade.cs.ucla.edu/software_release/rasp/htdocs/.", "1": "http://www.eecg.toronto.edu/vaughn/vpr/vpr.html.", "4": "http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html.", "38": "http://public.itrs.net/Files/2001ITRS/."}, "abstract": "Chemists can now construct wires which are just a few atoms in diameter; these wires can be selectively field-effect gated, and wire crossings can act as diodes with programmable resistance. These new capabilities present both opportunities and challenges for constructing nanoscale computing systems. The tiny feature sizes offer a path to economically scale down to atomic dimensions. However, the associated bottom-up synthesis techniques only produce highly regular structures and come with high defect rates and minimal control during assembly. To exploit these technologies, we develop nanowire-based architectures which can bridge between lithographic and atomic-scale feature sizes and tolerate defective and stochastic assembly of regular arrays to deliver high density universal computing devices. Using 10nm pitch nanowires, these nanowire-based programmable architectures offer one to two orders of magnitude greater mapped-logic density than defect-free lithographic FPGAs at 22nm.", "authors": [{"name": "andre dehon", "link": "http://dl.acm.org/author_page.cfm?id=81100203250"}], "title": "Nanowire-based programmable architectures", "citations": [{"Name": "Mustafa Altun ", "Country": null, "Affiliation": null}, {"Name": "Marc D. Riedel ", "Country": null, "Affiliation": null}, {"Name": "Mian Dong ", "Country": "germany", "Affiliation": null}, {"Name": "Lin Zhong", "Country": "germany", "Affiliation": null}, {"Name": "Masoud Zamani ", "Country": null, "Affiliation": null}, {"Name": "Mehdi B. Tahoori", "Country": null, "Affiliation": null}, {"Name": "Masoud Zamani ", "Country": null, "Affiliation": null}, {"Name": "Mehdi B. Tahoori", "Country": null, "Affiliation": null}, {"Name": "Muzaffer O. Simsir ", "Country": null, "Affiliation": null}, {"Name": "Srihari Cadambi ", "Country": null, "Affiliation": null}, {"Name": "Franjo Ivan\u010di\u0107 ", "Country": null, "Affiliation": null}, {"Name": "Martin Roetteler ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Masoud Zamani ", "Country": "japan", "Affiliation": null}, {"Name": "Mehdi B. Tahoori", "Country": "japan", "Affiliation": null}, {"Name": "Timothy J. Dysart ", "Country": null, "Affiliation": null}, {"Name": "Peter M. Kogge", "Country": null, "Affiliation": null}, {"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}, {"Name": "Weikang Qian ", "Country": null, "Affiliation": null}, {"Name": "Marc D. Riedel", "Country": null, "Affiliation": null}, {"Name": "Chen Dong ", "Country": null, "Affiliation": null}, {"Name": "Scott Chilstedt ", "Country": null, "Affiliation": null}, {"Name": "Deming Chen", "Country": null, "Affiliation": null}, {"Name": "Masoud Zamani ", "Country": null, "Affiliation": null}, {"Name": "Hanieh Mirzaei ", "Country": null, "Affiliation": null}, {"Name": "Mehdi B. Tahoori", "Country": null, "Affiliation": null}, {"Name": "Renu Kumawat ", "Country": null, "Affiliation": null}, {"Name": "Vineet Sahula ", "Country": null, "Affiliation": null}, {"Name": "Manoj S. Gaur", "Country": null, "Affiliation": null}, {"Name": "Muzaffer O. Simsir ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha", "Country": null, "Affiliation": null}, {"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}, {"Name": "Reza M.P. Rad ", "Country": null, "Affiliation": null}, {"Name": "Wei Zhang ", "Country": null, "Affiliation": null}, {"Name": "Niraj K. Jha ", "Country": null, "Affiliation": null}, {"Name": "Wenjing Rao ", "Country": null, "Affiliation": null}, {"Name": "Alex Orailoglu ", "Country": null, "Affiliation": null}, {"Name": "Ramesh Karri", "Country": null, "Affiliation": null}, {"Name": "Towards Nanoelectronics Processor Architectures", "Country": null, "Affiliation": null}, {"Name": "S. Frache ", "Country": "netherlands", "Affiliation": null}, {"Name": "D. Chiabrando ", "Country": "netherlands", "Affiliation": null}, {"Name": "M. Graziano ", "Country": "netherlands", "Affiliation": null}, {"Name": "F. Riente ", "Country": "netherlands", "Affiliation": null}, {"Name": "G. Turvani ", "Country": "netherlands", "Affiliation": null}, {"Name": "M. Zamboni", "Country": "netherlands", "Affiliation": null}, {"Name": "Sezer G\u00f6ren ", "Country": null, "Affiliation": null}, {"Name": "H. Fatih Ugurdag ", "Country": null, "Affiliation": null}, {"Name": "Mariagrazia Graziano ", "Country": null, "Affiliation": null}, {"Name": "Stefano Frache ", "Country": null, "Affiliation": null}, {"Name": "Maurizio Zamboni", "Country": null, "Affiliation": null}, {"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}, {"Name": "M. Haykel Ben Jamaa ", "Country": "japan", "Affiliation": null}, {"Name": "Reza M. P. Rad ", "Country": null, "Affiliation": null}, {"Name": "Michael Crocker ", "Country": null, "Affiliation": null}, {"Name": "Michael Niemier ", "Country": null, "Affiliation": null}, {"Name": "X. Sharon Hu", "Country": null, "Affiliation": null}, {"Name": "Stefano Frache ", "Country": null, "Affiliation": null}, {"Name": "Luca Gaetano Amaru ", "Country": null, "Affiliation": null}, {"Name": "Mariagrazia Graziano ", "Country": null, "Affiliation": null}, {"Name": "Maurizio Zamboni", "Country": null, "Affiliation": null}, {"Name": "K. M.  M. Habib ", "Country": null, "Affiliation": null}, {"Name": "A. Khitun ", "Country": null, "Affiliation": null}, {"Name": "A. A. Balandin ", "Country": null, "Affiliation": null}, {"Name": "R. K. Lake", "Country": null, "Affiliation": null}, {"Name": "Wei Wang ", "Country": null, "Affiliation": null}, {"Name": "Ming Liu ", "Country": null, "Affiliation": null}, {"Name": "Andrew Hsu", "Country": null, "Affiliation": null}, {"Name": "Ian Kuon ", "Country": null, "Affiliation": null}, {"Name": "Russell Tessier ", "Country": null, "Affiliation": null}, {"Name": "Jonathan Rose", "Country": null, "Affiliation": null}, {"Name": "Scott Hauck ", "Country": null, "Affiliation": null}, {"Name": "Andre DeHon", "Country": null, "Affiliation": null}, {"Name": "Wang", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "57\n", "Downloads (6 weeks) ": "6\n", "Downloads (cumulative)": "2888\n", "Citation Count": "54\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "california institute of technology pasadena ca", "city": null, "Name": "andre dehon"}]}, "Pages: 73-108": {"references": ["Bj\u00f6rk, M. T., Ohlsson, B. J., Sass, T., Persson, A. I., Thelander, C., Magnusson, M. H., Deppert, K., Wallenberg, L. R., and Samuelson, L. 2002. One-dimensional steeplechase for electrons realized. Nano Letters 2, 2, 87--89.\n", "Chen, Y., Jung, G.-Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppeson, J. O., Nielson, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits. Nanotechnology 14, 462--468.\n", "Chen, Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003. Nanoscale molecular-switch devices fabricated by imprint lithography. Applied Physics Letters 82, 10, 1610--1612.\n", "Chernoff, H. 1960. A measure of asymptotic efficiency for tests of a hypothesis based on a sum of observations. Ann. Math. Stat. 23, 493--507.\n", "Chou, S. Y., Kraus, P. R., and Renstrom, P. J. 1996. Imprint lithography with 25-nanometer resolution. Science 272, 5258, 85--87.\n", "Collier, C. P., Mattersteig, G., Wong, E. W., Luo, Y., Beverly, K., Sampaio, J., Raymo, F., Stoddart, J. F., and Heath, J. R. 2000. A {2}catenate-based solid state electronically reconfigurable switch. Science 290, 1172--1175.\n", "Collier, C. P., Wong, E. W., Belohradsk\u00fd, M., Raymo, F. M., Stoddart, J. F., Kuekes, P. J., Williams, R. S., and Heath, J. R. 1999. Electronically configurable molecular-based logic gates. Science 285, 391--394.\n", "Cui, Y., Lauhon, L., Gudiksen, M., Wang, J., and Lieber, C. M. 2001. Diameter-controlled synthesis of single crystal silicon nanowires. Applied Physics Letters 78, 15, 2214--2216.\n", "A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]\n", "A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]\n", "A. DeHon , P. Lincoln , J. E. Savage, Stochastic assembly of sublithographic nanoscale interfaces, IEEE Transactions on Nanotechnology, v.2 n.3, p.165-174, September 2003[doi>10.1109/TNANO.2003.816658]\n", "Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968299]\n", "Dekker, C. 1999. Carbon nanotubes as molecular quantum wires. Physics Today, 22--28.\n", "Duan, X., Huang, Y., and Lieber, C. M. 2002. Nonvolatile memory and programmable logic from molecule-gated nanowires. Nano Letters 2, 5, 487--490.\n", "Feller, W. 1968. An Introduction to Probability Theory and Its Applications. Vol. 1, 3rd Ed. John Wiley & Sons, Inc., New York, NY.\n", "Gojman, B., Rachlin, E., and Savage, J. E. 2004. Decoding of stochastically assembled nanoarrays. In Proceedings of the International Symposium on VLSI. Lafayette, LA.\n", "Gudiksen, M. S., Lauhon, L. J., Wang, J., Smith, D. C., and Lieber, C. M. 2002. Growth of nanowire superlattice structures for nanoscale photonics and electronics. Nature 415, 617--620.\n", "Heath, J. R., Luo, Y., and Beckman, R. 2005. System and method based on field-effect transistors for addressing nanometer-scale devices. US Patent Application 20050006671.\n", "Heath, J. R. and Ratner, M. A. 2003. Molecular electronics. Physics Today 56, 5, 43--49.\n", "Huang, Y., Duan, X., Wei, Q., and Lieber, C. M. 2001. Directed assembly of one-dimensional nanostructures into functional networks. Science 291, 630--633.\n", "ITRS. 2001. International technology roadmap for semiconductors. Available at http://public. itrs.net.\n", "Johnston-Halperin, E., Beckman, R., Luo, Y., Melosh, N., Green, J., and Heath, J. 2004. Fabrication of conducting silicon nanowire arrays. Applied Physics Letters 96, 10, 5921--5923.\n", "Kim, F., Kwan, S., Akana, J., and Yang, P. 2001. Langmuir-Blodgett nanorod assembly. J. Amer. Chem. Soc. 123, 18, 4360--4361.\n", "Kuekes, P. J., Williams, R. S., and Heath, J. R. 2000. Molecular wire crossbar memory. US Patent Number 6, 128, 214.\n", "Lauhon, L. J., Gudiksen, M. S., Wang, D., and Lieber, C. M. 2002. Epitaxial core-shell and core-multishell nanowire heterostructures. Nature 420, 57--61.\n", "Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 2003. Ultrahigh-density nanowire lattices and circuits. Science 300, 112--115.\n", "Morales, A. M. and Lieber, C. M. 1998. A laser ablation method for synthesis of crystalline semiconductor nanowires. Science 279, 208--211.\n", "Eric Rachlin , John E. Savage , Benjamin Gojman, Analysis of a Mask-Based Nanowire Decoder, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.6-13, May 11-12, 2005[doi>10.1109/ISVLSI.2005.17]\n", "Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C.-L., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289, 94--97.\n", "John E. Savage, Models of Computation: Exploring the Power of Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997\n", "Savage, J. E., Rachlin, E., DeHon, A., Lieber, C. M., and Wu, Y. 2005. Radial addressing of nanowires. Submitted for publication.\n", "Whang, D., Jin, S., and Lieber, C. M. 2003. Nanolithography using hierarchically assembled nanowire masks. Nano Letters 3, 7, 951--954.\n", "Williams, R. S. and Kuekes, P. J. 2001. Demultiplexer for a molecular wire crossbar network. US Patent Number 6,256,767.\n", "Wu, Y., Fan, R., and Yang, P. 2002. Block-by-block growth of single-crystal Si/SiGe superlattice nanowires. Nano Letters 2, 2, 83--86.\n", "Xia, Y. and Whitesides, G. M. 1998. Soft lithography. Annu. Rev. Math. Sci. 28, 153--184.\n", "Zhong, Z., Wang, D., Cui, Y., Bockrath, M. W., and Lieber, C. M. 2003. Nanowire crossbar arrays as address decoders for integrated nanosystems. Science 302, 1377--1379.\n"], "doi": "doi>10.1145/1084748.1084749", "ref_links": {"20": "http://public."}, "abstract": "A key challenge facing nanotechnologies is learning to control uncertainty introduced by stochastic self-assembly. In this article, we explore architectural and manufacturing strategies to cope with this uncertainty when assembling nanoarrays, crossbars composed of two orthogonal sets of parallel nanowires (NWs) that are differentiated at their time of manufacture. NW deposition is a stochastic process and the NW encodings present in an array cannot be known in advance. We explore the reliable construction of memories from stochastically assembled arrays. This is accomplished by describing several families of NW encodings and developing strategies to map external binary addresses onto internal NW encodings using programmable circuitry. We explore a variety of different mapping strategies and develop probabilistic methods of analysis. This is the first article that makes clear the wide range of choices that are available.", "authors": [{"name": "benjamin gojman", "link": "http://dl.acm.org/author_page.cfm?id=81100078285"}, {"name": "eric rachlin", "link": "http://dl.acm.org/author_page.cfm?id=81100528198"}, {"name": "john e savage", "link": "http://dl.acm.org/author_page.cfm?id=81100570572"}], "title": "Evaluation of design strategies for stochastically assembled nanoarray memories", "citations": [{"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}, {"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}, {"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "John E. Savage", "Country": null, "Affiliation": null}, {"Name": "John E. Savage ", "Country": null, "Affiliation": null}, {"Name": "Eric Rachlin ", "Country": null, "Affiliation": null}, {"Name": "Andr\u00e9 DeHon ", "Country": null, "Affiliation": null}, {"Name": "Charles M. Lieber ", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "4\n", "Downloads (6 weeks) ": "0\n", "Downloads (cumulative)": "1359\n", "Citation Count": "5\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "brown university providence ri", "city": "providence", "Name": "benjamin gojman"}, {"country": "United States", "university": null, "affiliation_string": "brown university providence ri", "city": "providence", "Name": "eric rachlin"}, {"country": "United States", "university": null, "affiliation_string": "brown university providence ri", "city": "providence", "Name": "john e savage"}]}}, "date": {"month": "July", "year": "2005"}}, "Issue1": {"articles": {"Pages: 1-6": {"references": [], "doi": "doi>10.1145/1063803.1063804", "ref_links": {}, "abstract": "An abstract is not available.", "authors": [{"name": "mary jane irwin", "link": "http://dl.acm.org/author_page.cfm?id=81350580816"}, {"name": "vijaykrishnan narayanan", "link": "http://dl.acm.org/author_page.cfm?id=81331506265"}], "title": "Editorial", "citations": [], "Metrics": {"Downloads (12 months)": "10\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "1370\n", "Citation Count": "0\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "", "city": null, "Name": "mary jane irwin"}, {"country": null, "university": null, "affiliation_string": null, "Name": "vijaykrishnan narayanan"}]}, "Pages: 7-49": {"references": ["Aller, I., Bernstein, K., Ghoshal, U., Schettler, H., Schuster, S., Taur, Y., and Terreiter, O. 2000. CMOS circuit technology for sub-ambient temperature operation. In Proceedings of the International Solid-State Circuits Conference. 214--215.\n", "Ang, M., Salem, R., and Taylor, A. 2000. An on-chip voltage regulator using switched decoupling capacitors. In Proceedings of the International Solid-State Circuits Conference. 438--439.\n", "Antoniadis, D. and Chung, J. E. 1991. Physics and technology of ultra short channel MOSFET devices. In Proceedings of the International Electron Devices Meeting. 21--24.\n", "Asenov, A., Slavcheva, G., Brown, A. R., Davies, J. H., and Saini, S. 2001. Increase in the random dopant induced threshold fluctuations and lowering in sub-100 nm MOSFETs due to quantum effects: A 3-D density-gradient simulation study. IEEE Trans. Elect. Dev. 48, 4 (Apr.), 722--729.\n", "Banerjee, K., Lin, S.-C., Keshavarzi, A., Narendra, S., and De, V. 2003. A self-consistent junction temperature estimation methodology for nanometer scale ICs with implications for performance and thermal management. In Proceedings of the International Electron Devices Meeting (Dec.). 36.7.1--36.7.4.\n", "Bowman, K., Duvall, S., and Meindl, J. 2001. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution. In Proceedings of the International Solid-State Circuits Conference. 278--279.\n", "Chandrakasan, A., Sheng, S., and Brodersen, R. W. 1992. Low-power CMOS digital design. IEEE J. Solid-State Circ. 27 (Apr.), 473--484.\n", "Chau, R., Boyanov, B., Doyle, B., Doczy, M., Datta, S., Hareland, S., Jin, B., Kavalieros, J., and Metz, M. 2003. Silicon nano-transistors for logic applications. Physica E. Low-Dimen. Syst. Nanostruct. 19, 1--2 (July), 1--5.\n", "Chau, R., Datta, S., Doczy, M., Doyle, B., Kavalieros, J., and Metz, M. 2004. High-k/metal-gate stack and its MOSFET characteristics. IEEE Electron Dev. Lett. 25 (June), 408--410.\n", "Chen, Z., Shott, J., Burr, J., and Plummer, J. D. 1994. CMOS technology scaling for low voltage low power applications. In Proceedings of the IEEE Symposium on Low Power Electrons. IEEE Computer Society Press, Los Alamitos, Calif. 56--57.\n", "Zhanping Chen , Mark Johnson , Liqiong Wei , Kaushik Roy, Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks, Proceedings of the 1998 international symposium on Low power electronics and design, p.239-244, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280917]\n", "De, V. 2000. Forward biased MOS circuits. United States Patent, Patent number: 6,166,584. Filed: June 1997, Issued: Dec. 2000.\n", "Vivek De , Shekhar Borkar, Technology and design challenges for low power and high performance, Proceedings of the 1999 international symposium on Low power electronics and design, p.163-168, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313908]\n", "Gardner, D., Crawford, A. M., and Wang, S. 2001. High frequency (GHz) and low resistance integrated inductors using magnetic materials. In Proceedings of the International Technology Conference. 101--103.\n", "Ghoshal, U. and Schmidt, R. 2000. Refrigeration technologies for sub-ambient temperature operation of computing systems. In Proceedings of the International Solid-State Circuits Conference. 216--217.\n", "Goodson, K. Research available at www.stanford.edu/group/microheat/hex.html.\n", "Grove, A. 2002. IEDM 2002 Keynote Luncheon Speech. http://www.intel.com/pressroom/archive/speeches/grove_20021210.pdf.\n", "Hoeneisen, B. and Mead, C. A. 1972. Fundamental limitations in microelectronics I: MOS technology. Solid-State Electron. 15 (July), 819--829.\n", "Hone, J., Batlogg, B., Benes, Z., Johnson, A. T., and Fischer, J. E. 2000. Quantized phonon spectrum of single-wall carbon nanotubes. Science 289 (Sept.), 1730--1733.\n", "Horiguchi, M., Sakata, T., and Itoh, K. 1993. Switched-source-impedance CMOS circuit for low standby sub-threshold current giga-scale LSI's. IEEE J. Solid-State Circ. 28 (Nov.), 1131--1135.\n", "Huang, X., Lee, W.-C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.-K., Asano, K., Subramanian, V., King, T.-J., Bokor, J., and Hu, C. 1999. Sub 50-nm FinFET: PMOS. IEDM Tech. Dig. 67--70.\n", "Intel. http://www.intel.com/research/silicon/mooreslaw.htm.\n", "Jackson, K. 2001. Optimal MOSFET Design for Low Temperature Operation. MIT EECS Doctoral Thesis.\n", "Kao, J. and Chandrakasan, A. 2000. Dual-threshold voltage techniques for low power digital circuits. IEEE J. Solid-State Circ. 35 (July), 1009--1018.\n", "James Kao , Siva Narendra , Anantha Chandrakasan, MTCMOS hierarchical sizing based on mutual exclusive discharge patterns, Proceedings of the 35th annual Design Automation Conference, p.495-500, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277180]\n", "Kawahara, T., Horiguchi, M., Kawajiri, Y., Kitsukawa, G., and Kure, T. 1993. Sub-threshold current reduction for decoded-driver by self-reverse biasing. IEEE J. Solid-State Circ. 28 (Nov.), 1136--1144.\n", "Kempf, K. G. 1998. Improving throughput across the factory life-cycle. Intel Tech. J. Q4.\n", "A. Keshavarzi , S. Ma , S. Narendra , B. Bloechel , K. Mistry , T. Ghani , S. Borkar , V. De, Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs, Proceedings of the 2001 international symposium on Low power electronics and design, p.207-212, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383135]\n", "Kohno, I., Sano, T., Katoh, N., and Yano, K. 2000. Threshold canceling logic (TCL): A post-CMOS logic family scalable down to 0.02 mm. In Proceedings of the International Solid-State Circuits Conference. 218--219.\n", "Kurd, N. A., Barkarullah, J. S., Dizon, R. O., Fletcher, T. D., and Madland, P. D. 2001. A multi-gigahertz clocking scheme for Intel\u00ae Pentium\u00ae 4 microprocessor. IEEE J. Solid-State Circ. 36 (Nov.), 1647--1653.\n", "Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Suzuki, K., Sano, F., Norishima, M., Murota, M., Kako, M., Kinugawa, M., Kakumu, M., and Sakurai, T. 1996. A 0.9-V, 150-MHz, 10-mW, 4-mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme. IEEE J. Solid-State Circ. 31 (Nov.), 1770--1779.\n", "Kursun, V., Narendra, S. G., De, V. K., and Friedman, E. G. 2002. Efficiency analysis of a high frequency buck converter for on-chip integration with a dual-VDD microprocessor. In Proceedings of the European Solid-State Circuits Conference (Sept.), 743--746.\n", "Volkan Kursun , Siva G. Narendra , Vivek K. De , Eby G. Friedman, MONOLITHIC DC-DC CONVERTER ANALYSIS AND MOSFET GATE VOLTAGE OPTIMIZATION, Proceedings of the 4th International Symposium on Quality Electronic Design, p.279, March 24-26, 2003\n", "Kursun, V., Schrom, G., De, V. K., Friedman, E. G., and Narendra S. G. 2005. Cascode buffer for monolithic voltage conversion operating at high input supply voltages. In Proceedings of the IEEE International Symposium on Circuits and Systems (May).\n", "Larrson, P. 1999. Power supply noise in future ICs: A crystal ball reading. In Proceedings of the Custom Integrated Circuits Conference. 467--474.\n", "Lee, C. H., Lee, S. J., Jeon, T. S., Bai, W. P., Sensaki, Y., Roberts, D., and Kwong, D. L. 2000. Ultra thin ZrO(2) and Zr(27)Si(10)O(63) gate dielectrics directly prepared on si-substrate by rapid thermal processing. SRC Techcon (Sept.). 46.\n", "Lee, J., Tarachi, G., Wei, A., Langdo, T. A., Fitzgerald, E. A., and Antoniadis, D. 1999. Super self-aligned double-gate (SSDG) MOSFETs utilizing oxidation rate difference and selective epitaxy. In Proceedings of the International Electron Devices Meeting. 71--74.\n", "Lee, W., Landman, P. E., Barton, B., Abiko, S., Takahashi, H., Mizuno, H., Muramatsu, S., Tashiro, K., Fusumada, M., Pham, L., Boutaud, F., Ego, E., Gallo, G., Tran, H., Lemonds, C., Shih, A., Nandakumar, M., Eklund, R. H., and Chen I.-C. 1997. A 1V DSP for wireless communications. In Proceedings of the IEEE International Solid-State Circuits Conference (Feb.). IEEE Computer Society Press, Los Alamitos, Calif. 92--93.\n", "Miyazaki, M., Ono, G., Hattori, T., Shiozawa, K., Uchiyama, K., and Ishibashi, K. 2000. A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias. In Proceedings of the International Solid-State Circuits Conference. 420--421.\n", "Masayuki Miyazaki , Hiroyuki Mizuno , Koichiro Ishibashi, A delay distribution squeezing scheme with speed-adaptive threshold-voltage CMOS (SA-Vt CMOS) for low voltage LSIs, Proceedings of the 1998 international symposium on Low power electronics and design, p.48-53, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280779]\n", "Mohapatra, N. R., Desai, M. P., Narendra, S., and Rao, V. R. 2002. The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance. IEEE Trans. Elect. Dev. 49 (May), 826--831.\n", "Moore, G. 2003. No exponential is forever: but \u201cforever\u201d can be delayed. In Proceedings of the International Solid-State Circuits Conference 1 (Feb.), 20--23.\n", "Moore, G. E. 1965. Cramming more components onto integrated circuits. Electronics 38, 8, April 19.\n", "Muller, D. A., Sorsch, T., Moccio, S., Baumann, F. H., Evans-Lutterodt, K., and Timp, G. 1999. The electronic structure at the atomic scale of ultrathin gate oxides. Nature 399 (June), 758--761.\n", "Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circ. 30 (Aug.), 847--854.\n", "Siva Narendra , Dimitri Antoniadis , Vivek De, Impact of using adaptive body bias to compensate die-to-dieVtvariation on within-dieVtvariation, Proceedings of the 1999 international symposium on Low power electronics and design, p.229-232, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313932]\n", "Siva Narendra , Vivek De , Dimitri Antoniadis , Anantha Chandrakasan , Shekhar Borkar, Scaling of stack effect and its application for leakage reduction, Proceedings of the 2001 international symposium on Low power electronics and design, p.195-200, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383132]\n", "Narendra, S., Keshavarzi, A., Bloechel, B., Borkar, S., and De, V. 2003. Forward body bias for microprocessors in 130nm technology generation and beyond. IEEE J. Solid-State Circ. 38 (May), 696--601.\n", "Narendra, S., De, V., Borkar, S., Antoniadis, D., and Chandrakasan, A. 2004. Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-um CMOS. IEEE J. Solid-State Circ. 39 (Sept.), 501--510.\n", "Poon, H. C., Yau, L. D., Johnston, R. L., and Beecham, D. 1973. DC model for short-channel IGFET's. In Proceedings of the International Electron Devices Meeting. (Dec.). 156--159.\n", "Sakata, T., Itoh, K., Horiguchi, H., and Aoki, M. 1994. Sub-threshold-current reduction circuits for multi-gigabit DRAM's. IEEE J. Solid-State Circ. 29 (July), 761--769.\n", "Schulz, M. 1999. The end of the road for silicon. Nature 399 (June), 729--730.\n", "Rick Smolan , Jennifer Erwitt , Michael S. Malone, One Digital Day: How the Microchip Is Changing Our World, Crown Publishing Group, New York, NY, 1998\n", "Sun, S. W. and Tsui, P. G. Y. 1994. Limitation of supply voltage scaling by MOSFET threshold-voltage variation. In Proceedings of the Custom Integrated Circuits Conference. 267--270.\n", "Takashima, D., Oowaki, Y., Watanabe, S., and Ohuchi, K. 1998. Noise suppression scheme for gigabit-scale and gigabyte/s data-rate LSI's. IEEE J. Solid-State Circ. 33 (Feb.), 260--267.\n", "Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998\n", "Thompson, S., Packan, P., and Bohr, M. 1998. MOS scaling: Transistor challenges for the 21st century. Intel Tech. J. Q3.\n", "Tschanz, J., Kao, J., Narendra, S., Nair, R., Antoniadis, D., Chandrakasan, A., and De, V. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Circ. 37 (Nov.), 1396--1402.\n", "Tschanz, J., Narendra, S., Nair, R., and De, V. 2003. Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors. IEEE J. Solid-State Circ. 38 (May), 826--829.\n", "Tschanz, J., Narendra, S., Ye, Y., Bloechel, B., Borkar, S., and De, V. 2003. Dynamic sleep transistor and body bias for active leakage power control of microprocessors. IEEE J. Solid-State Circ. 38 (Nov.), 1838--1845.\n", "Yannis Tsividis, Operation and modeling of the MOS transistor, McGraw-Hill, Inc., New York, NY, 1987\n", "Vangal, S., Anders, M. A., Borkar, N., Seligman, E., Govindarajulu, V., Erraguntla, V., Wilson, H., Pangal, A., Veeramachaneni, V., Tschanz, J. W., Ye, Y., Somasekhar, D., Bloechel, B. A., Dermer, G. E., Krishnamurthy, R. K., Soumyanath, K., Mathew, S., Narendra, S. G., Stan, M. R. Thompson, S., De, V., and Borkar, S. 2002. 5GHz 32b integer-execution core in 130nm dual-VT CMOS. IEEE J. Solid-State Circ. 37 (Nov.), 1421--1432.\n", "Wann, C., Harrington, J., Mih, R., Biesemans, S., Han, K., Dennard, R., Prigge, O., Lin, C., Mahnkopf, R., and Chen, B. 2000. CMOS with active well bias for low-power and RF/analog applications. In Proceedings of the Symposium on VLSI Technology. 158--159.\n", "Liqiong Wei , Zhanping Chen , Kaushik Roy , Mark C. Johnson , Yibin Ye , Vivek K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.16-24, March 1999[doi>10.1109/92.748196]\n", "Yamashita, T., Yoshida, N., Sakamoto, M., Matsumoto, T., Kusunoki, M., Takahashi, H., Wakahara, A., Ito, T., Shimizu, T., Kurita, K., Higeta, K., Mori, K., Tamba, N., Kato, N., Miyamoto, K., Yamagata, R., Tanaka, H., and Hiyama, T. 2000. A 450 Mhz 64b RISC processor using multiple threshold voltage CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference (Feb.). IEEE Computer Society Press, Los Alamitos, Calif. 414--415.\n", "Ye, Y., Borkar, S., and De, V. 1998. A new technique for standby leakage reduction in high-performance circuits. In Proceedings of the 1998 Symposium on VLSI Circuits (June). 40--41.\n"], "doi": "doi>10.1145/1063803.1063805", "ref_links": {"16": "http://www.intel.com/pressroom/archive/speeches/grove_20021210.pdf.", "21": "http://www.intel.com/research/silicon/mooreslaw.htm."}, "abstract": "The driving force for the semiconductor industry growth has been the elegant scaling nature of CMOS technology. In this article, we will first review the history of technology scaling that follows Moore's law from the prespective of microprocessor designs. Challenges to continue the historical scaling trends will be highlighted and design choices to address two specific challenges, process variation and leakage power, will be discussed. In nanoscale CMOS technology generations, supply and threshold voltages will have to continually scale to sustain performance increase, limit energy consumption, control power dissipation, and maintain reliability. These continual scaling requirements on supply and threshold voltages pose several technology and circuit design challenges. One such challenge is the expected increase in process variation and the resulting increase in design margins. Concept of adaptive circuit schemes to deal with increasing design margins will be explained. Next, with threshold voltage scaling, subthreshold leakage power has become a significant portion of total power in nanoscale CMOS systems. Therefore, it has become imperative to accurately predict and minimize leakage power of such systems, especially with increasing within-die threshold voltage variation. A model that predicts system leakage based on first principles will be presented and circuit techniques to reduce system leakage will be discussed. It is essential to point out that this article does not cover all challenges that nanoscale CMOS systems face. Challenges that are not detailed in the main sections of the article and speculation on what future nanoscale silicon based CMOS systems might resemble are summarized.", "authors": [{"name": "siva g narendra", "link": "http://dl.acm.org/author_page.cfm?id=81100233820"}], "title": "Challenges and design choices in nanoscale CMOS", "citations": [{"Name": "I. Nikopoulos ", "Country": "greece", "Affiliation": null}, {"Name": "A. Milidonis ", "Country": "greece", "Affiliation": null}, {"Name": "C. Efstathiou ", "Country": "greece", "Affiliation": null}, {"Name": "C. Sgouropoulou ", "Country": "greece", "Affiliation": null}, {"Name": "I. Voyiatzis", "Country": "greece", "Affiliation": null}], "Metrics": {"Downloads (12 months)": "35\n", "Downloads (6 weeks) ": "3\n", "Downloads (cumulative)": "3122\n", "Citation Count": "5\n"}, "affiliation_data": []}, "Pages: 50-72": {"references": ["Amlani, I., Orlov, A., Snider, G., and Lent, C. 1998. Demonstation of a func. quantum-dot cellular automata cell. J. Vac. Sci. Tech. 3795--3799.\n", "Amlani, I., Orlov, A., Toth, G., Bernstein, G., Lent, C., and Snider, G. 1999. Digital logic gate using quantum-dot cellular automata. Science. 289--291.\n", "Dominic A. Antonelli , Danny Z. Chen , Timothy J. Dysart , Xiaobo S. Hu , Andrew B. Kahng , Peter M. Kogge , Richard C. Murphy , Michael T. Niemier, Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996671]\n", "Gary H. Bernstein, Quantum-dot cellular automata: computing by field polarization, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775900]\n", "Jason Cong , Sung Kyu Lim, Performance driven multiway partitioning, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.441-446, January 2000, Yokohama, Japan[doi>10.1145/368434.368736]\n", "Dunlop, A. and Kernighan, B. 1985. A procedure for placement of standard-cell VLSI circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 92--98.\n", "M. Enos , S. Hauck , M. Sarrafzadeh, Evaluation and optimization of replication algorithms for logic bipartitioning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.9, p.1237-1248, November 2006[doi>10.1109/43.784117]\n", "Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979\n", "Nadine Gergel , Shana Craft , John Lach, Modeling QCA for area minimization in logic synthesis, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA[doi>10.1145/764808.764824]\n", "Scott Hamilton, Semiconductor Research Corporation: Taking Moore's Law Into the Next Century, Computer, v.32 n.1, p.43-48, January 1999[doi>10.1109/2.738303]\n", "Hennessy, K. and Lent, C. 2001. Clocking of molecular quantum-dot cellular automata. J. Vacuum Science Tech. 1752--1755.\n", "Ho, R., Mai, K., and Horowitz, M. 2001. The future of wires. Proceedings of the IEEE. 490--504.\n", "Jing Huang , Mariam Momenzadeh , Mehdi B. Tahoori , Fabrizio Lombardi, Design and characterization of an and-or-inverter (AOI) gate for QCA implementation, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.989054]\n", "Kleinhans, J. M., Sigl, G., Johannes, F. M., and Antreich, K. J. 1991. GORDIAN: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. on Comput-Aided Des. Integr. Circuits Syst. 10, 3, 356--365.\n", "Kummamuru, R., Timler, J., Toth, G., Lent, C., Ramasubramaniam, R., Orlov, A., and Bernstein, G. 2002. Power gain in a quantum-dot cellular automata latch. Applied Physics Letters. 1332--1334.\n", "Leni, C. S. 2002. Molecular electronics: Bypassing the transistor paradigm. Science, 1597--1599.\n", "Lieberman, M., Chellamma, S., Varughese, B., Wang, Y., Lent, C., Bernstein, G., Snider, G., and Peiris, F. 2002. Quantum-dot cellular automata at a molecular scale. Annals of the New York Academy of Science. 225--239.\n", "Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979\n", "Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, USA\n", "Nguyen, J., Ravichandran, R., Lim, S. K., and Niemier, M. 2003. Global placement for quantum-dot cellular automata based circuits. Tech. Rep. GIT-CERCS-03-20, Georgia Institute of Technology.\n", "Michael Thaddeus Niemier , Peter M. Kogge, The effects of a new technology on the design, organization, and architectures of computing systems, University of Notre Dame, Notre Dame, IN, 2003\n", "Niemier, M. and Kogge, P. 2001. Exploring and exploiting wire-level pipelining in emerging technologies. In Proceedings of the Great Lakes Symposum on VLSI.\n", "Niemier, M. and Kogge, P. 2004. The 4-diamond circuit: A minimally complex nano-scale computational building block in QCA. In IEEE Symposium on VLSI. 3--10.\n", "Packan, P. 1999. Pushing the limits. Science, 2079--2081.\n", "Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996\n", "Ramprasad Ravichandran , Nihal Ladiwala , Jean Nguyen , Mike Niemier , Sung Kyu Lim, Automatic cell placement for quantum-dot cellular automata, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA[doi>10.1145/988952.989033]\n", "Rutten, P. 2001. Is moore's law infinite? The economics of Moore's law. Kellog Tech Venture. 1--28.\n", "Snider, G., Orlov, A., Amlani, I., Bernstein, G., Lent, C., Merz, J., and Porod, W. 1999. Quantum-dot cellular automata: Line and majority gate logic. Jpn. J. Appl. Phys., 7227--7229.\n", "Sugiyama, K., Tagawa, S., and Toda, M. 1981. Methods for visual understanding of hierarchical system structures. IEEE Trans. Syst. Man., Cybern. 109--125.\n", "Wern-Jieh Sun , C. Sechen, Efficient and effective placement for very large circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.349-359, November 2006[doi>10.1109/43.365125]\n", "Tougaw, P. and Lent, C. 1994. Logical devices implemented using quantum cellular automata. J. Appl. Phys. 1818.\n", "Tsay, R. S. 1993. An exact zero-skew clock routing algorithm. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.\n", "K. Walus , T. J. Dysart , G. A. Jullien , R. A. Budiman, QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata, IEEE Transactions on Nanotechnology, v.3 n.1, p.26-31, March 2004[doi>10.1109/TNANO.2003.820815]\n"], "doi": "doi>10.1145/1063803.1063806", "ref_links": {}, "abstract": "Quantum-dot Cellular Automata (QCA) is a novel computing mechanism that can represent binary information based on spatial distribution of an electron charge configuration in chemical molecules. In this article, we present the first partitioning and placement algorithm for automatic QCA layout. We identify several objectives and constraints that will enhance the buildability of QCA circuits. The results are intended to: (1) define what is computationally interesting and could actually be built within a set of predefined constraints, (2) project what designs will be possible as additional constructs become realizable, and (3) provide a vehicle that we can use to compare QCA systems to silicon-based systems.", "authors": [{"name": "sung kyu lim", "link": "http://dl.acm.org/author_page.cfm?id=81100398505"}, {"name": "ramprasad ravichandran", "link": "http://dl.acm.org/author_page.cfm?id=81100585110"}, {"name": "mike niemier", "link": "http://dl.acm.org/author_page.cfm?id=81100619881"}], "title": "Partitioning and placement for buildable QCA circuits", "citations": [{"Name": "Sanjukta Bhanja ", "Country": "germany", "Affiliation": null}, {"Name": "Marco Ottavi ", "Country": "germany", "Affiliation": null}, {"Name": "Fabrizio Lombardi ", "Country": "germany", "Affiliation": null}, {"Name": "Salvatore Pontarelli", "Country": "germany", "Affiliation": null}, {"Name": "Novel designs for thermally robust coplanar crossing in QCA", "Country": "germany", "Affiliation": null}, {"Name": "Proceedings of the conference on Design", "Country": "germany", "Affiliation": null}, {"Name": "Sanjukta Bhanja ", "Country": null, "Affiliation": null}, {"Name": "Marco Ottavi ", "Country": null, "Affiliation": null}, {"Name": "Fabrizio Lombardi ", "Country": null, "Affiliation": null}, {"Name": "Salvatore Pontarelli", "Country": null, "Affiliation": null}, {"Name": "QCA Circuits for Robust Coplanar Crossing", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "27\n", "Downloads (6 weeks) ": "5\n", "Downloads (cumulative)": "1169\n", "Citation Count": "4\n"}, "affiliation_data": [{"country": "United States", "university": null, "affiliation_string": "georgia institute of technology atlanta ga", "city": "atlanta", "Name": "sung kyu lim"}, {"country": "United States", "university": null, "affiliation_string": "georgia institute of technology atlanta ga", "city": "atlanta", "Name": "ramprasad ravichandran"}, {"country": "United States", "university": null, "affiliation_string": "georgia institute of technology atlanta ga", "city": "atlanta", "Name": "mike niemier"}]}}, "date": {"month": "April", "year": "2005"}}, "Issue3": {"articles": {"Pages: 163-185": {"references": ["Amlani, I. Orlov, A. O., Toth, G., Lent, C. S., Bernstein, G. H., and Snider, G. L. 1999. Digital logic gate using quantum-dot cellular automata. Science 284, 5412, 289--291.\n", "Dominic A. Antonelli , Danny Z. Chen , Timothy J. Dysart , Xiaobo S. Hu , Andrew B. Kahng , Peter M. Kogge , Richard C. Murphy , Michael T. Niemier, Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996671]\n", "Bernstein, G. H., Hu, W., Hang, Q., Sarveswaran, K., and Lieberman, M. 2004. Electron beam lithography and liftoff of molecules and DNA rafts. In Proceedings of the IEEE Conference on Nanotechnology. IEEE Computer Society Press, Los Alamitos, CA, 201--203.\n", "D. Berzon , T. J. Fountain, A Memory Design in QCAs using the SQUARES Formalism, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.166, March 04-06, 1999\n", "Dimitrov, V. S., Jullien, G. A., and Walus, K. 2002. Quantum-dot cellular automata carry-look-ahead adder and barrel shifter. In Proceedings of the IEEE Emerging Telecommunications Technologies Conference. IEEE Computer Society Press, Los Alamitos, CA, pp. 2/1--2/4.\n", "Frost, S. E., Rodrigues, A. F., Janiszewski, A. W., Rausch R. T., and Kogge, P. M. 2002. Memory in motion: A study of storage structures in QCA. In Proceedings of the 1st Workshop on Non-Silicon Computation.\n", "Huang, J., Momenzadeh, M., Schiano, L., and Lombardi, F. 2005a. Simulation-based design of modular QCA circuits. In Proceedings of the IEEE Conference on Nanotechnology (Nagoya, Japan). IEEE Computer Society Press, Los Alamitos, CA (Paper WE-P7-1, IEEE CD-ROM 05TH8816C).\n", "Huang, J., Momenzadeh, M., Schiano, L., Ottavi, M., and Lombardi, F. 2005b. A methodology for tile-based Design of QCA combinational circuits. Internal Report, ECE Department, Northeastern Univ., Boston, MA, available on request.\n", "Jiao, J., Long, G. L., Grandjean, F., Beatty, A. M., and Fehiner, T. P. 2003. Building blocking for the molecular expression of QCA, isolation and characterization of a covalently bounded square array of two ferrocenium and two ferrocene complexes. J. Amer. Chem. Soc. 125, 25, 7522--7523.\n", "Lent, C. S., Tougaw, P. D., and Porod, W. 1994. Quantum cellular automata: The physics of computing with arrays of quantum dot molecules. In PhysComp '94: Proceedings of the Workshop on Physics and Computing. IEEE Computer Society Press, Los Alamitos, CA, 5--13.\n", "McCluskey, E. 1986. Logic Design Principles, Prentice-Hall, Englewood Cliffs, NJ.\n", "Michael T. Niemier , Peter M. Kogge, Logic in Wire: Using Quantum Dots to Implement a Microprocessor, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.118, March 04-06, 1999\n", "Niemier, M. T. and Kogge, P. M. 2001. Problems in designing with QCAs: Layout&equals;timing. Int. J. Circ. Theory Appl. 29, 1, 49--62.\n", "Niemier, M. T., Rodrigues, A. F., and Kogge, P. M. 2002. A potentially implementable FPGA for quantum dot cellular automata. In Proceedings of the 1st Workshop on Non-Silicon Computation (NSC-1), (held in conjunction with 8th International Symposium on High Performance Computer Architecture (HPCA-8)).\n", "Orlov, A. O., Amlani, I., Kummamuru, R., Rajagopal, R., Toth, G., Lent, C. S., Bernstein, G. H., and Snider, G. L. 2000. Experimental demonstration of clocked single-electron switching in quantum-dot cellular automata. Appl. Phys. Lett., 77, 2, 295--297.\n", "QCADesigner Home Page: www.atips.ca/projects/qcadesigner/.\n", "Qi, H., Sharma, S., Li, Z., Snider, G. L., Orlov, A. O., Lent, C. S., and Fehiner, T. P. 2003. Molecular quantum cellular automata cells: Electric field driven switching of a silicon surface bound array of vertically oriented two-dot molecular QCA. J. Amer. Chem. Soc., 125, 49, 15250--15259.\n", "Mehdi Baradaran Tahoori , Mariam Momenzadeh , Jing Huang , Fabrizio Lombardi, Defects and Faults in Quantum Cellular Automata at Nano Scale, Proceedings of the 22nd IEEE VLSI Test Symposium, p.291, April 25-29, 2004\n", "Tougaw, P. D. and Lent, C. S. 1994. Logical devices implemented using quantum cellular automata. J. Appl. Phys. 75, 3, 1818--1825.\n", "Tougaw, P. D. and Lent, C. S. 1996. Dynamic behavior of quantum cellular automata. J. Appl. Phys., 80, 8, 4722--4736.\n", "Walus, K., Budiman, R. A., and Jullien, G. A. 2002. Effects of morphological variations of self-assembled nanostructures on quantum-dot cellular automata (QCA) circuits. In Proceedings of Frontiers of Integration: An International Workshop on Integrating Nanotechnologies.\n", "Walus, K., Vetteth, A., Jullien, G. A., and Dimitrov, V. S. 2003. RAM design using quantum-dot cellular automata. In Proceedings of the NanoTechnology Conference, Vol 2. pp. 160--163.\n", "Wang, W., Walus, K., and Jullien, G. A. 2003. Quantum-dot cellular automata adders. In Proceedings of the IEEE Conference on Nanotechnology, IEEE Computer Society Press, Los Alamitos, CA, 461--464.\n"], "doi": "doi>10.1145/1116696.1116697", "ref_links": {}, "abstract": "The design of circuits and systems in Quantum-dot Cellular Automata (QCA) is still in infancy. The basic logic primitive in QCA is the majority voter (MV), that is not a universal function; so, inverters (INV) are also required. Blocks (referred to as tiles) are utilized in this article. A tile with a combined logic function of MV and INV (MV-like function) is proposed. It is shown that the MV-like tile can be effectively used in logic design as basic primitive. Tiles based on both the fully populated (FP) and non-fully populated (NFP) grids are investigated in detail. Various arrangements in inputs and outputs are also possible among the 4 sides of a grid, thus defining different tiles. Using a coherence vector simulation engine, it is shown that the 3 \u00d7 3 grid offers versatile logic operation. Different combinational functions such as majority-like and wire crossing are obtained using these tiles. Tile-based design of different circuits is compared to gate-based and SQUARES designs.", "authors": [{"name": "j huang", "link": "http://dl.acm.org/author_page.cfm?id=81330492882"}, {"name": "m momenzadeh", "link": "http://dl.acm.org/author_page.cfm?id=81100543216"}, {"name": "l schiano", "link": "http://dl.acm.org/author_page.cfm?id=81310491194"}, {"name": "m ottavi", "link": "http://dl.acm.org/author_page.cfm?id=81100534434"}, {"name": "f lombardi", "link": "http://dl.acm.org/author_page.cfm?id=81339514522"}], "title": "Tile-based QCA design using majority-like logic primitives", "citations": [{"Name": "Jing Huang ", "Country": null, "Affiliation": null}, {"Name": "Mariam Momenzadeh ", "Country": null, "Affiliation": null}, {"Name": "Fabrizio Lombardi", "Country": null, "Affiliation": null}, {"Name": "On the Tolerance to Manufacturing Defects in Molecular QCA Tiles for Processing-by-wire", "Country": null, "Affiliation": null}, {"Name": "Rajeswari Devadoss ", "Country": null, "Affiliation": null}, {"Name": "Kolin Paul ", "Country": null, "Affiliation": null}, {"Name": "M. Balakrishnan", "Country": null, "Affiliation": null}, {"Name": "Bibhash Sen ", "Country": null, "Affiliation": null}, {"Name": "Yashraj Sahu ", "Country": null, "Affiliation": null}, {"Name": "Rijoy Mukherjee ", "Country": null, "Affiliation": null}, {"Name": "Rajdeep Kumar Nath ", "Country": null, "Affiliation": null}, {"Name": "Biplab K. Sikdar", "Country": null, "Affiliation": null}, {"Name": "Ismo H\u00e4nninen ", "Country": "greece", "Affiliation": null}, {"Name": "Jarmo Takala", "Country": "greece", "Affiliation": null}, {"Name": "Arithmetic Design on Quantum-Dot Cellular Automata Nanotechnology", "Country": "greece", "Affiliation": null}, {"Name": "Bibhash Sen ", "Country": null, "Affiliation": null}, {"Name": "Manojit Dutta ", "Country": null, "Affiliation": null}, {"Name": "Biplab K. Sikdar", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "21\n", "Downloads (6 weeks) ": "7\n", "Downloads (cumulative)": "1060\n", "Citation Count": "7\n"}, "affiliation_data": [{"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "j huang"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "m momenzadeh"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "l schiano"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "m ottavi"}, {"country": "china", "university": "northeastern university", "affiliation_string": "northeastern university boston ma", "city": "shenyang", "Name": "f lombardi"}]}, "Pages: 186-223": {"references": ["Adamson, A. W. 1990. Physical Chemistry of Surfaces, 5th Ed. Wiley, New York.\n", "Anderson, J. D. 1995. Computational Fluid Dynamics: The Basics with Applications. McGraw-Hill, New York.\n", "Affymetrix GeneChip\u00ae. http://www.affymetrix.com.\n", "Batchelor, G. K. 2000. An Introduction to Fluid Dynamics. University Press, Cambridge, England.\n", "Brebbia, C. A. 1978. The Boundary Element Method for Engineers. Pentech Press, London, England.\n", "Burns, M. A., Johnson, B. N., Brahmasandra, S. N., Handique, K., Webster, J. R., Krishnan, M., Sammarco, T. S., Man, P. M., Jones, D., Heldsinger, D., Mastrangelo, C. H., and Burke, D. T. 1998. An integrated nanoliter DNA analysis device. Science 282, 484--487.\n", "Chatterjee, A. N. and Aluru, N. R. 2005. Combined circuit/device modeling and simulation of integrated microfluidic systems. J. Microelect. Syst. 14, 81--95.\n", "Chen, J. Z., Darhuber, A. A., Troian, S. M., and Wagner, S. 2004. Capacitive sensing of droplets for microfluidic devices based on thermocapillary actuation. Lab on a Chip 4, 473--480.\n", "Cho, S. K., Fan, S. K., Moon, H., and Kim, C. J. 2002. Toward digital microfluidic circuits: Creating, transporting, cutting and merging liquid droplets by electrowetting-based actuation. In Proceedings of IEEE MEMS Conference. IEEE Computer Society Press, Los Alamitos, CA, 32--52.\n", "Choi, C.-H., Westin, K. J. A., and Bruer, K. S. 2003. Apparent slip flows in hydrophilic and hydrophobic microchannels. Phys. Fluids 15, 2897--2902.\n", "Clough, R. W. 1960. The finite element method in plane stress analysis. In Proceedings 2nd ASCE Conference on Electronic Computation (Pittsburgh, PA). 345--378.\n", "CoventorWare#8482;. http://www.coventor.com.\n", "Darhuber, A. A., Valention, J. P., Troian, S. M., and Wagner, S. 2003. Thermocapillary actuation of droplets on chemically patterned surfaces by programmable microheater arrays. J. MicroElectroMechanical Syst. 12, 873--879.\n", "N. Deb , R. D.  (Shawn) Blanton, Analysis of Failure Sources in Surface-Micromachined MEMS, Proceedings of the 2000 IEEE International Test Conference, p.739, October 03-05, 2000\n", "Duffy, D. C., Gillis, H. L., Lin, J., Sheppard, N. F., and Kellogg, G. J. 1999. Microfabricated centrifugal microfluidic systems: Characterization and multiple enzymatic assays. Anal. Chem. 71, 4669--4678.\n", "Erickson, D. 2005. Towards numerical prototyping of labs-on-chip, modeling for integrated microfluidic devices. J. Microfluidics Nanofluidics, 10.1007/s10404-005-0041-z.\n", "Dan FitzPatrick , Ira Miller, Analog Behavioral Modeling with the VERILOG-a Language, Kluwer Academic Publishers, Norwell, MA, 1997\n", "Gallardo, B. S., Gupta, V. K., Eagerton, F. D., Jong, L. I., Craig, V. S., Shah, R. R., and Abbott, N. L. 1999. Electrochemical principles for active control of liquids on submillimeter scales. Science 283, 57--60.\n", "Grayson, A., Shawgo, R., Johnson, A., Flynn, N., Li, Y., Cima, M., and Langer, R. 2004. A bioMEMS review: MEMS technology for physiologically integrated devices. Proc. IEEE 92, 6--21.\n", "Harrison, D. J., Fluri, K., Seiler, K., Fan, Z. H., Effenhauser, C. S., and Manz, A. 1993. Micromachining a miniaturized capillary electrophoresis-based chemical analysis system on a chip. Science 261, 895--897.\n", "Haus, H. A. and Melcher, J. R. 1989. Electromagnetic Fields and Energy. Prentice-Hall, Englewood Cliffs, NJ.\n", "Charles Hirsch, Numerical computation of internal & external flows: fundamentals of numerical discretization, John Wiley & Sons, Inc., New York, NY, 1988\n", "Hirt, C. W., Amsden, A. A., and Cook, J. L. 1974. An Arbitrary Lagrangian-Eulerian computing method for all flow speeds. J. Comput. Phys. 14, 227--253.\n", "Hirt, C. W. and Nichols, B. D. 1981. Volume of fluid (VOF) method for the dynamics of free boundaries. J. Comput. Phys. 39, 201--225.\n", "Homsy, A., Koster, S., Eijkel, J. C. T., van den Berg, A., Lucklum, F., Verpoorte, E., and De Rooij, N. F. 2005. A high current density DC magnetohydrodynamic (MHD) micropump. Lab on a Chip 5, 466--471.\n", "Hull, H. F., Danila, R., and Ehresmann, K. 2003. Smallpox and bioterrorism: Public-health responses. J. Lab. Clin. Med. 142, 221--228.\n", "Ichimura, K., Oh, S., and Nakagawa, M. 2000. Light-driven motion of liquids on a photoresponsive surface. Science 288, 1624--1626.\n", "Infineon Electronic DNA Chip. http://www.infineon.com.\n", "International Technology Roadmap for Semiconductors (ITRS). http://public.itrs.net/Files/2003ITRS/Home2003.htm.\n", "Jacobson, S. C., Hergenr\u00f6eder, R., Koutny, L. B., and Ramsey, J. M. 1994. High-speed separations on a microchip. Anal. Chem. 66, 1114--1118.\n", "Jee, A. and Ferguson, F. J. 1993. Carafe: An inductive fault analysis tool for CMOS VLSI circuits. In Proceedings of IEEE VLSI Test Symposium. IEEE Computer Society Press, Los Alamitos, CA, 92--98.\n", "Jones, T. B. 1973. Electrohydrodynamic heat pipes. Int. J. Heat Mass Trans. 16, 1045--1048.\n", "Jones, T. B. 2002. On the relationship of dielectrophoresis and electrowetting. Langmuir 18, 4437--4443.\n", "Jones, T. B., Gunji, M., Washizu, M., and Feldman, M. J. 2001. Dielectrophoretic liquid actuation and nanodroplet formation. J. Appl. Phys. 89, 1441--1448.\n", "Andrew B. Kahng , Ion Mandoiu , Sherief Reda , Xu Xu , Alex Z. Zelikovsky, Evaluation of Placement Techniques for DNA Probe Array Layout, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.262, November 09-13, 2003[doi>10.1109/ICCAD.2003.65]\n", "Karniadakis, G. and Beskok, A. 2001. Microflows: Fundamentals and Simulation. Springer-Verlag, Berlin, Germany.\n", "Kerkhoff, H. G. 1999. Testing philosophy behind the micro analysis system. In Proceedings of SPIE: Design, Test and Microfabrication of MEMS and MOEMS 3680. 78--83.\n", "Hans G. Kerkhoff , Mustafa Acar, Testable Design and Testing of Micro-Electro-Fluidic Arrays, Proceedings of the 21st IEEE VLSI Test Symposium, p.403, April 27-May 01, 2003\n", "Hans G. Kerkhoff , Hans P. A. Hendriks, Fault Modeling and Fault Simulation in Mixed Micro-Fluidic Microelectronic Systems, Journal of Electronic Testing: Theory and Applications, v.17 n.5, p.427-437, October 2001[doi>10.1023/A:1012707303725]\n", "Abhijeet Kolpekwar , Ronald D. Blanton, Development of a MEMS Testing Methodology, Proceedings of the IEEE International Test Conference, p.923-931, November 03-05, 1997\n", "Landau, L. D. and Lifshitz, E. M. 1960. Electrodynamics of Continuous Media, Addison-Wesley, Reading, MA.\n", "Laser, R. D. J. and Santiago, J. G. 2004. A review of micropumps. J. Micromech. Microeng. 14, R35--R64.\n", "Lauga, E. and Stone, H. A. 2003. Effective slip in pressure-driven Stokes flow. J. Fluid Mech. 489, 55--77.\n", "Leal, L. G. 1992. Laminar Flow and Convective Transport Processes: Scaling Principles and Asymptotic Analysis. Butterworth-Heinemann, Boston, MA.\n", "Lion, N., Rohner, T. C., Dayon, L., Aranud, I. L., Damoc, E., Youhnovski, I. N., Wu, Z., Roussel, C., Josserand, J., Jensen, H., Rossier, J., Przyblski, M., and Girault, H. 2003. Microfluidic systems in proteomics. Electrophoresis 24, 3533--3562.\n", "MacCormack, R. W. and Paullay, A. J. 1972. Computational efficiency achieved by time splitting of finite difference operators, AIAA Paper, 72--154.\n", "H. Alan Mantooth , Mike Fiegenbaum, Modeling with an Analog Hardware Description Language, Kluwer Academic Publishers, Norwell, MA, 1994\n", "Manz, A., Harrison, D. J., Verpoorte, E. M. J., Fettinger, J. C., Paulus, A., Ludi, H., and Widmer, H. M. 1992. Planar chips technology for miniaturization and integration of separation techniques into monitoring systems---Capillary electrophoresis on a chip. J. Chromatogr. 593, 253--258.\n", "McDonald, P. W. 1971. The computation of transonic flow through two-dimensional gas turbine cascades. ASME Paper 71-GT-89.\n", "Maxwell, J. C. 1879. On stresses in rarified gases arising from inequalities of temperature. Phil. Trans. R. Soc. Lond. 170, 231--256.\n", "Melcher, J. R. and Taylor, G. I. 1969. Electrohydrodynamics: a review of the role of interfacial shear stresses. Ann. Rev. Fluid Mech. 1, 111--146.\n", "Melcher, J. R. 1981. Continuum Electromechanics, Section 3.7, The MIT Press, Boston, MA.\n", "Mutlu, S., Svec, F., Mastrangelo, C. H., Fretcht, J. M. J., and Gianchandani, Y. B. 2004. Enhanced electro-osmosis pumping with liquid bridge and field effect flow rectification. In Proceedings of IEEE MEMS Conference. 850--853.\n", "Nanogen NanoChip\u00ae. http://www.nanogen.com.\n", "Navier, C. L. M. H. 1823. M'emoire sur les lois du mouvement des fluides. M'emoires de l'Acad'emie Royale des Sciences de l'Institut de France 6, 389--440.\n", "Nguyen, N.-T. and Huang, X. 2005. Thermocapillary effect of a liquid plug in transient temperature fields. Japan. J. Appl. Phys. 44, 1139--1142.\n", "Paik, P., Pamula, V. K., and Fair, R. B. 2003. Rapid droplet mixers for digital microfluidic systems. Lab on a Chip 3, 253--259.\n", "Pan, F., Kubby, J., and Chen, J. 2002. Numeircal simulation of fluid-structure interaction in a MEMS diaphragm drop ejector. J. Micromech. Microeng. 12, 70--76.\n", "Pohl, H. A. 1978. Dielectrophoresis: The Behaviour of Neutral Matter in Nonuniform Electric Fields, Cambridge University Press, Cambridge, England.\n", "Pollack, M. G. 2001. Electrowetting-Based Microactuation of Droplets for Digital Microfluidics. Ph.D. dissertation. Duke University.\n", "Pollack, M. G., Fair, R. B., and Shenderov, A. D. 2000. Electrowetting-based actuation of liquid droplets for microfluidic applications. Appl. Phys. Lett. 77, 1725--1726.\n", "Pollack, M. G., Shenderov, A. D., and Fair, R. B. 2002. Electrowetting-based actuation of droplets for integrated microfluidics. Lab on a Chip 2, 96--101.\n", "Prins, M. W. J., Welters, W. J. J., and Weekamp, J. W. 2001. Fluid control in multichannel structures by electrocapillary pressure. Science 291, 277--280.\n", "Probstein, R. F. 1994. Physicochemical hydrodynamics. Wiley, New York.\n", "Rudnyi, E. B. and Korvink, J. G. 2002. Review: Automatic Model Reduction for Transient Simulation of MEMS-based Devices. Sensors Update 11, 3--33.\n", "Sammarco, T. S. and Burns, M. A. 1999. Thermocapillary pumping of discrete droplets in microfabricated analysis devices. AI Che J. 45, 350--366.\n", "Saville, D. A. 1977. Electrokinetic effects with small particles. Ann. Rev. Fluid Mech. 9, 321--337.\n", "Schulte, T. H., Bardell, R. L., and Weigl, B. H. 2002. Microfluidic technologies in clinical diagnostics. Clinica Chimica Acta 321, 1--10.\n", "Schwartz, J. A., Vykoukal, J. V., and Gascoyne, P. R. C. 2004. Droplet-based chemistry on a programmable micro-chip. Lab on a Chip 4, 11--17.\n", "Senturia, S. D. 1998. CAD challenges for microsensors, microactuators, and microsystems. Proc. IEEE 86, 1611--1626.\n", "Shapiro, B., Moon, H., Garrell I. R., and Kim, C. J. 2003. Modeling of electrowetted surface tension for addressable microfluidic systems: Dominant physical effects, material dependences, and limiting phenomena. In Proceedings of IEEE MEMS Conference. IEEE Computer Society Press, Los Alamitos, CA, 201--205.\n", "Smits, J. G. 1990. Piezoelectric micropump with three valves working peristaltically. Sensors and Actuators A 21, 304--306.\n", "Srinivasan, V. 2005. A Digital Microfluidic Lab-on-a-Chip for Clinical Diagnostic Applications, Ph.D. dissertation. Duke University.\n", "Srinivasan, V., Pamula, V. K., and Fair, R. B. 2004. An integrated digital microfluidic lab-on-a-chip for clinical diagnostics on human physiological fluids. Lab on a Chip 4, 310--315.\n", "Srinivasan, V., Pamula, V. K., Pollack, M. G., and Fair, R. B. 2003a. A digital microfluidic biosensor for multianalyte detection. In Proceedings of IEEE MEMS Conference. IEEE Computer Society Press, Los Alamitos, CA, 327--330.\n", "Srinivasan, V., Pamula, V. K., Pollack, M. G., and Fair, R. B. 2003b. Clinical diagnostics on human whole blood, plasma, serum, urine, saliva, sweat, and tears on a digital microfluidic platform. In Proceedings of Micro Total Analysis Systems, 1287--1290.\n", "Stone, H. A., Stroock, A. D., and Aidari, A. 2004. Engineering flows in small devices: microfluidics toward a lab-on-a-chip. Ann. Rev. Fluid Mech. 36, 381--411.\n", "Fei Su , K. Chakrabarty, Architectural-level synthesis of digital microfluidics-based biochips, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.223-228, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382576]\n", "Fei Su , Krishnendu Chakrabarty, Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips, Proceedings of the conference on Design, Automation and Test in Europe, p.1202-1207, March 07-11, 2005[doi>10.1109/DATE.2005.115]\n", "Fei Su , Krishnendu Chakrabarty, Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065797]\n", "Fei Su , Krishnendu Chakrabarty, Defect Tolerance for Gracefully-Degradable Microfluidics-Based Biochips, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.321-326, May 01-05, 2005[doi>10.1109/VTS.2005.39]\n", "Fei Su , Krishnendu Chakrabarty , Vamsee K. Pamula, Yield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration, Proceedings of the conference on Design, Automation and Test in Europe, p.1196-1201, March 07-11, 2005[doi>10.1109/DATE.2005.331]\n", "Su, F., Ozev, S., and Chakrabarty, K. 2003. Testing of droplet-based microelectrofluidic systems. In Proceedings of IEEE International Test Conference. IEEE Computer Society Press, Los Alamitos, CA, 1192--1200.\n", "Fei Su , Sule Ozev , Krishnendu Chakrabarty, Test Planning and Test Resource Optimization for Droplet-Based Microfluidic Systems, Proceedings of the European Test Symposium, Ninth IEEE, p.72-77, May 23-26, 2004\n", "Fei Su , Krishnendu Chakrabarty, Concurrent Testing of Droplet-Based Microfluidic Systems for Multiplexed Biomedical Assays, Proceedings of the International Test Conference on International Test Conference, p.883-892, October 26-28, 2004\n", "Su, F., Ozev, S., and Chakrabarty, K. 2005b. Ensuring the operational health of droplet-based microelectrofluidic biosensor systems. IEEE Sensors J. 5, 763--773.\n", "Swart, N. R., Bart, S. F., Zaman, M. H., Mariappan, M., Gilbert, J. R., and Murphy, D. 1998. AutoMM: Automatic generation of dynamic macromodels for MEMS devices. In Proceedings of 11th IEEE International Workshop on Micro Electromechanical Systems (Heidelberg, Germany). IEEE Computer Society Press, Los Alamitos, CA, 178--183.\n", "T. E. Tezduyar , M. Behr , J. Liou, A new strategy for finite element computations involving moving boundaries and interfaces\u2014the deforming-spatial-domain/space-time procedure. I: The concept and the preliminary numerical tests, Computer Methods in Applied Mechanics and Engineering, v.94 n.3, p.339-351, Feb. 1992[doi>10.1016/0045-7825(92)90059-S]\n", "T. E. Tezduyar , M. Behr , S. Mittal , J. Liou, A new strategy for finite element computations involving moving boundaries and interfaces\u2014the deforming-spatial-domain/space-time procedure. II: Computation of free-surface flows, two-liquid flows, and flows with drifting cylinders, Computer Methods in Applied Mechanics and Engineering, v.94 n.3, p.353-371, Feb. 1992[doi>10.1016/0045-7825(92)90060-W]\n", "Thompson, J. F. 1984. A survey of grid generation techniques in computational fluid dynamics. AIAA J. 22, 1505--1523.\n", "Thorsen, T., Maerkl, S., and Quake, S. 2002. Microfluidic large-scale integration. Science 298, 580--584.\n", "Tseng,Y.-T., Tseng, F.-G., Chen, Y.-F. and Chieng, C.-C. 2004. Fundamental studies on micro-droplet movement by Marangoni and capillary effects. Sensors and Actuators A: Physical 114, 292--301.\n", "Turner, M. J., Clough, R. W., Martin, H. C., and Topp, L. P. 1956. Stiffness and deflection analysis of complex structures. J. Aeronaut. Sci. 23, 805--824.\n", "Marek Turowski , Zhijian Chen , Andrzej Przekwas, Automated Generation of Compact Models for Fluidic Microsystems, Analog Integrated Circuits and Signal Processing, v.29 n.1-2, p.27-36, October-November 2001[doi>10.1023/A:1011270011379]\n", "Valentino, J. P., Troian, S. M., and Wagner, S. 2005. Microfluidic detection and analysis by integration of thermocapillary actuation with a thin-film optical waveguide. Appl. Phys. Letters 86, 184101:1--3.\n", "Venkatesh, S. and Memish, Z. A. 2003. Bioterrorism: a new challenge for public health. Int. J. Antimicro. Agents 21, 200--206.\n", "Verheijen, H. J. J. and Prins, M. W. J. 1999. Reversible electrowetting and trapping of charge: Model and experiments. Langmuir 15, 6616--6620.\n", "Verpoorte, E. and De Rooij, N. F. 2003. Microfluidics meets MEMS. Proc. IEEE 91, 930--953.\n", "Vykoukal, J., Schwartz, J. A., Becker, F. F., and Gascoyne, P. R. C. 2001. A programmable dielectric fluid processor for droplet-based chemistry. In Proceedings of Micro Total Analysis Systems. 72--74.\n", "Y. Wang , Q. Lin , T. Mukherjee, Composable Behavioral Models and Schematic-Based Simulation of Electrokinetic Lab-on-a-Chip Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.2, p.258-273, February 2006[doi>10.1109/TCAD.2005.855942]\n", "Wang, Y., Lin, Q., and Mukherjee, T. 2005b. A model for laminar diffusion-based complex electrokinetic passive micromixers. Lab On a Chip 5, 877--887.\n", "Washizu, M. 1998. Electrostatic actuation of liquid droplets for microreactor applications. IEEE Trans. Industry Appl. 34, 732--737.\n", "Wixforth, A. and Scriba, J. 2002. Nanopumps for programmable biochips. GIT Labor-Fachzeitschrift (May), pp. 231--232, (See also http://www.advalytix.de.)\n", "Xie, J., Shih, J., Lin, Q., Yang, B., and Tai, Y.-C. 2004. Surface micromachined electrostatically actuated micro peristaltic pump. Lab on a Chip 4, 495--501.\n", "Zeng, J., Banerjee, D., Deshpande, M., Gilbert, J., Duffy, D., and Kellogg, G. 2000. Design analyses of capillary burst valves in centrifugal microfluidics. In Micro Total Analysis Systems, Kluwer Academic Publishers, Enschede, The Netherlands, 579--582.\n", "Zeng, S., Chen, C.-H., Mikkelson, J. C., and Santiago, J. G. 2001. Fabrication and characterization of electroosmotic micropumps. Sens. Act. B (Chemical) 79, 107--114.\n", "Zeng, J. and Korsmeyer, F. T. 2004. Principles of droplet electrohydrodynamics for lab-on-a-chip. Lab on a Chip 4, 265--277.\n", "Zhang, T., Chakrabarty, K., and Fair, R. B. 2002. Microelectrofluidic Systems: Modeling and Simulation, CRC Press, Boca Raton, FL.\n", "Zoval, J. V. and Madou, M. J. 2004. Centrifuge-based fluidic platforms. Proc. IEEE 92, 140--153.\n"], "doi": "doi>10.1145/1116696.1116698", "ref_links": {"11": "http://www.coventor.com.", "102": "http://www.advalytix.de.)", "53": "http://www.nanogen.com.", "28": "http://public.itrs.net/Files/2003ITRS/Home2003.htm.", "2": "http://www.affymetrix.com.", "27": "http://www.infineon.com."}, "abstract": "Advances in microfluidics technology offer exciting possibilities in the realm of enzymatic analysis, DNA analysis, proteomic analysis involving proteins and peptides, immunoassays, implantable drug delivery devices, and environmental toxicity monitoring. Microfluidics-based biochips are therefore gaining popularity for clinical diagnostics and other laboratory procedures involving molecular biology. As more bioassays are executed concurrently on a biochip, system integration and design complexity are expected to increase dramatically. This paper presents different actuation mechanisms for microfluidics-based biochips, as well as associated design automation trends and challenges. The underlying physical principles of eletrokinetics, electrohydrodynamics, and thermo-capillarity are discussed. Next, the paper presents an overview of an integrated system-level design methodology that attempts to address key issues in the modeling, simulation, synthesis, testing and reconfiguration of digital microfluidics-based biochips. The top-down design automation will facilitate the integration of fluidic components with microelectronic component in next-generation system-on-chip designs.", "authors": [{"name": "krishnendu chakrabarty", "link": "http://dl.acm.org/author_page.cfm?id=81100340327"}, {"name": "jun zeng", "link": "http://dl.acm.org/author_page.cfm?id=81310491730"}], "title": "Design automation for microfluidics-based biochips", "citations": [{"Name": "Tao Xu ", "Country": null, "Affiliation": null}, {"Name": "William L. Hwang ", "Country": null, "Affiliation": null}, {"Name": "Haiyao Huang ", "Country": null, "Affiliation": null}, {"Name": "Douglas Densmore", "Country": null, "Affiliation": null}], "Metrics": {"Downloads (12 months)": "68\n", "Downloads (6 weeks) ": "9\n", "Downloads (cumulative)": "2543\n", "Citation Count": "13\n"}, "affiliation_data": [{"country": null, "university": null, "affiliation_string": "duke university durham nc", "city": null, "Name": "krishnendu chakrabarty"}]}}, "date": {"month": "October", "year": "2005"}}}}}}