============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:08:17 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root          839      19067      5022  
  PARTE_OPERATIVA    722      15664      4208  
    add_88_19        312       5595      1465  
  PARTE_CONTROLE      92       1663       344  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:08:16 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

            Pin                    Type        Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clock)                  launch                                       0 R 
                               uncertainty                       -200    -200 R 
PARTE_OPERATIVA
  d_reg[6]/GN                  TLATNX2                                   -200 R 
  d_reg[6]/D                   lent                              +621     421 F 
                               latch_d_arrival                     +0     421 F 
  d_reg[6]/Q                   TLATNX2              2 16.2  107  +260     681 F 
  p0013A3191/A                                                     +0     681   
  p0013A3191/Y                 CLKINVX3             1 20.4  113   +85     766 R 
  p0004D/A0                                                        +0     766   
  p0004D/Y                     OAI21X4              1 17.8  100   +77     843 F 
  n0003D3308/B                                                     +0     844   
  n0003D3308/Y                 NOR2X4               1 28.6  194  +155     999 R 
  n0002D3307/A                                                     +0     999   
  n0002D3307/Y                 INVX8                3 48.0   72   +60    1058 F 
  add_88_19/A[6] 
    n0030D/A                                                       +0    1059   
    n0030D/Y                   NOR2X4               3 26.6  188  +125    1184 R 
    n0046D/A                                                       +0    1184   
    n0046D/Y                   INVX4                2 13.7   56   +45    1229 F 
    n0020D38/A1N                                                   +0    1229   
    n0020D38/Y                 OAI2BB1X4            2 23.1   97  +171    1400 F 
    n0079D39/B0                                                    +0    1400   
    n0079D39/Y                 AOI21X4              2 14.7  167  +128    1528 R 
    n0079D/A1N                                                     +0    1528   
    n0079D/Y                   OAI2BB1X4            2 20.9  127  +195    1722 R 
    n0003D1853/B                                                   +0    1722   
    n0003D1853/Y               NAND4X2              1 14.3  165  +132    1854 F 
    n0030D1787/B0                                                  +0    1854   
    n0030D1787/Y               OAI2BB1X4            1 15.6  119  +110    1965 R 
  add_88_19/Z[15] 
  n0009D3269/A                                                     +0    1965   
  n0009D3269/Y                 INVX4                1 10.5   44   +38    2003 F 
  n0011D3268/A                                                     +0    2003   
  n0011D3268/Y                 NOR2X2               1  7.6  132   +90    2093 R 
  latch_resultado_reg[15]/D    TLATNRX2                            +0    2093   
  latch_resultado_reg[15]/GN   setup                          0  +155    2248 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)                  capture                                   2000 R 
                               uncertainty                       -200    1800 R 
--------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -448ps (TIMING VIOLATION)
Start-point  : PARTE_OPERATIVA/d_reg[6]/D
End-point    : PARTE_OPERATIVA/latch_resultado_reg[15]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:08:17 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net     Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)  Power(nW)  
---------------------------------------------------------------
square_root   839   691.486 1559036.345 425620.271 1984656.617 

