module wideexpr_00860(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (s4)<<<((ctrl[4]?((u4)!=(-(s2)))>>>(5'b10100):(ctrl[0]?{4{(ctrl[0]?s6:(ctrl[2]?s6:4'sb1101))}}:{2{({3'sb111})|(s5)}})));
  assign y1 = (s3)==((2'sb11)^(|(((ctrl[4]?(3'sb010)^~(+(s7)):(($signed(1'sb0))<<({s1}))^~(-($unsigned({2{2'sb01}})))))^(($signed(($signed((2'sb10)+(1'sb0)))^~(-(3'sb011))))+((+(((ctrl[3]?1'sb1:5'sb11011))<=(2'sb00)))<<<((ctrl[3]?$signed(&(u7)):s2)))))));
  assign y2 = u0;
  assign y3 = {2{3'b100}};
  assign y4 = ($signed((($signed({$unsigned((ctrl[6]?s6:s3)),s4}))<=(+(((ctrl[0]?+(2'b11):s2))>>>(1'sb1))))|(((s5)>>((s7)>>>(({s6,s1,u3})<<<((5'b11110)^~(6'sb011100)))))-((ctrl[5]?{{4{s3}},((3'sb001)&(4'sb0111))>>>(s1)}:{3{(ctrl[3]?(ctrl[3]?s0:s2):2'sb00)}})))))|($unsigned(s4));
  assign y5 = (ctrl[2]?$signed(s1):((ctrl[5]?$signed(((ctrl[6]?(ctrl[1]?1'sb0:s2):s1))>>(6'sb101111)):s5))>>>(s3));
  assign y6 = (((ctrl[5]?((6'sb010100)^((3'sb100)|(4'sb1000)))<<<(((ctrl[0]?6'sb000100:s6))>>(3'sb110)):s1))|(6'sb100010))<<((ctrl[2]?(4'sb0111)>>({1{$unsigned({s7,s0,s5,3'sb110})}}):u6));
  assign y7 = (((ctrl[0]?(ctrl[6]?(+(((ctrl[5]?s3:s0))<<(-(4'sb1100))))>>($signed({$signed(s4),s3,u4,$signed(3'sb100)})):(ctrl[4]?$signed(-($signed(4'sb1000))):((ctrl[6]?(ctrl[2]?s4:2'sb11):(s1)<<(4'sb1100)))>>(1'b0))):(s3)+((ctrl[4]?((1'sb1)^~(1'sb0))^(1'sb0):(ctrl[6]?3'sb001:((ctrl[3]?3'sb100:1'sb1))^((3'sb010)>>(3'b001)))))))>>(-((s5)<<(3'b111))))!=(((ctrl[6]?$signed(-(({(ctrl[5]?3'sb100:s6)})>>>(($unsigned(5'sb11100))<<((4'sb0100)&(2'sb00))))):-(-(((1'sb0)<=({3{s3}}))>>((s0)<<((s1)&(s5)))))))^~(($signed((!(s4))-((ctrl[6]?({s5})&($signed(s2)):{(4'sb0101)<<(s1),$signed(1'b0)}))))+($signed((({$signed(3'sb101),-(s6)})>=({(ctrl[6]?5'sb11110:1'sb0),+(s4)}))<=(s5)))));
endmodule
