"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[80128],{3905:(e,t,l)=>{l.d(t,{Zo:()=>u,kt:()=>c});var a=l(67294);function n(e,t,l){return t in e?Object.defineProperty(e,t,{value:l,enumerable:!0,configurable:!0,writable:!0}):e[t]=l,e}function i(e,t){var l=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),l.push.apply(l,a)}return l}function r(e){for(var t=1;t<arguments.length;t++){var l=null!=arguments[t]?arguments[t]:{};t%2?i(Object(l),!0).forEach((function(t){n(e,t,l[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(l)):i(Object(l)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(l,t))}))}return e}function p(e,t){if(null==e)return{};var l,a,n=function(e,t){if(null==e)return{};var l,a,n={},i=Object.keys(e);for(a=0;a<i.length;a++)l=i[a],t.indexOf(l)>=0||(n[l]=e[l]);return n}(e,t);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);for(a=0;a<i.length;a++)l=i[a],t.indexOf(l)>=0||Object.prototype.propertyIsEnumerable.call(e,l)&&(n[l]=e[l])}return n}var A=a.createContext({}),o=function(e){var t=a.useContext(A),l=t;return e&&(l="function"==typeof e?e(t):r(r({},t),e)),l},u=function(e){var t=o(e.components);return a.createElement(A.Provider,{value:t},e.children)},k="mdxType",P={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},d=a.forwardRef((function(e,t){var l=e.components,n=e.mdxType,i=e.originalType,A=e.parentName,u=p(e,["components","mdxType","originalType","parentName"]),k=o(l),d=n,c=k["".concat(A,".").concat(d)]||k[d]||P[d]||i;return l?a.createElement(c,r(r({ref:t},u),{},{components:l})):a.createElement(c,r({ref:t},u))}));function c(e,t){var l=arguments,n=t&&t.mdxType;if("string"==typeof e||n){var i=l.length,r=new Array(i);r[0]=d;var p={};for(var A in t)hasOwnProperty.call(t,A)&&(p[A]=t[A]);p.originalType=e,p[k]="string"==typeof e?e:n,r[1]=p;for(var o=2;o<i;o++)r[o]=l[o];return a.createElement.apply(null,r)}return a.createElement.apply(null,l)}d.displayName="MDXCreateElement"},27827:(e,t,l)=>{l.r(t),l.d(t,{assets:()=>A,contentTitle:()=>r,default:()=>k,frontMatter:()=>i,metadata:()=>p,toc:()=>o});var a=l(87462),n=(l(67294),l(3905));const i={},r="FPGA",p={unversionedId:"Knowledge/IC/FPGA",id:"Knowledge/IC/FPGA",title:"FPGA",description:"\u6765\u6e90 1\uff1ahttps://baike.baidu.com/item/FPGA/935826?fr=aladdin",source:"@site/docs/Knowledge/01-IC/3-FPGA.md",sourceDirName:"Knowledge/01-IC",slug:"/Knowledge/IC/FPGA",permalink:"/docs/Knowledge/IC/FPGA",draft:!1,tags:[],version:"current",sidebarPosition:3,frontMatter:{},sidebar:"docsSidebar",previous:{title:"\u7535\u5b50\u8bbe\u8ba1\u81ea\u52a8\u5316",permalink:"/docs/Knowledge/IC/EDA"},next:{title:"Verilog \u7b80\u4ecb",permalink:"/docs/Knowledge/IC/Verilog"}},A={},o=[{value:"\u4e00\u3001FPGA\u7684\u53d1\u5c55\u5386\u53f2",id:"\u4e00fpga\u7684\u53d1\u5c55\u5386\u53f2",level:2},{value:"\u53d1\u660e\u65f6\u4ee3\uff1a1984-1992 \u5e74",id:"\u53d1\u660e\u65f6\u4ee31984-1992-\u5e74",level:3},{value:"\u6269\u5c55\u65f6\u4ee3\uff1a1992-1999 \u5e74",id:"\u6269\u5c55\u65f6\u4ee31992-1999-\u5e74",level:3},{value:"\u79ef\u7d2f\u65f6\u4ee3\uff1a2000-2007 \u5e74",id:"\u79ef\u7d2f\u65f6\u4ee32000-2007-\u5e74",level:3},{value:"\u7cfb\u7edf\u65f6\u4ee3\uff1a2008 \u5e74\u4ee5\u540e",id:"\u7cfb\u7edf\u65f6\u4ee32008-\u5e74\u4ee5\u540e",level:3},{value:"\u4e8c\u3001\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u7684\u5206\u7c7b",id:"\u4e8c\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u7684\u5206\u7c7b",level:2},{value:"1\u3001PAL/GAL",id:"1palgal",level:3},{value:"2\u3001CPLD",id:"2cpld",level:3},{value:"3\u3001FPGA",id:"3fpga",level:3},{value:"1\uff09\u53ef\u7f16\u7a0b\u8f93\u5165/\u8f93\u51fa\u5355\u5143",id:"1\u53ef\u7f16\u7a0b\u8f93\u5165\u8f93\u51fa\u5355\u5143",level:4},{value:"2\uff09\u57fa\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143",id:"2\u57fa\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143",level:4},{value:"3\uff09\u5d4c\u5165\u5f0f\u5757 RAM",id:"3\u5d4c\u5165\u5f0f\u5757-ram",level:4},{value:"4\uff09\u4e30\u5bcc\u7684\u5e03\u7ebf\u8d44\u6e90",id:"4\u4e30\u5bcc\u7684\u5e03\u7ebf\u8d44\u6e90",level:4},{value:"5\uff09\u5e95\u5c42\u5d4c\u5165\u529f\u80fd\u5355\u5143",id:"5\u5e95\u5c42\u5d4c\u5165\u529f\u80fd\u5355\u5143",level:4},{value:"6\uff09\u5185\u5d4c\u4e13\u7528\u786c\u6838",id:"6\u5185\u5d4c\u4e13\u7528\u786c\u6838",level:4},{value:"\u4e09\u3001\u5de5\u4f5c\u539f\u7406",id:"\u4e09\u5de5\u4f5c\u539f\u7406",level:2},{value:"\u56db\u3001\u82af\u7247\u8bbe\u8ba1",id:"\u56db\u82af\u7247\u8bbe\u8ba1",level:2},{value:"\u4e94\u3001\u4f18\u7f3a\u70b9",id:"\u4e94\u4f18\u7f3a\u70b9",level:2},{value:"\u4f18\u70b9",id:"\u4f18\u70b9",level:3},{value:"\u7f3a\u70b9",id:"\u7f3a\u70b9",level:3},{value:"\u516d\u3001\u8bbe\u8ba1\u8bed\u8a00\u53ca\u5e73\u53f0",id:"\u516d\u8bbe\u8ba1\u8bed\u8a00\u53ca\u5e73\u53f0",level:2},{value:"\u4e03\u3001\u884c\u4e1a\u5e94\u7528",id:"\u4e03\u884c\u4e1a\u5e94\u7528",level:2},{value:"1\u3001\u89c6\u9891\u5206\u5272\u7cfb\u7edf",id:"1\u89c6\u9891\u5206\u5272\u7cfb\u7edf",level:3},{value:"2\u3001\u6570\u636e\u5ef6\u8fdf\u5668\u548c\u5b58\u50a8\u8bbe\u8ba1",id:"2\u6570\u636e\u5ef6\u8fdf\u5668\u548c\u5b58\u50a8\u8bbe\u8ba1",level:3},{value:"3\u3001\u901a\u4fe1\u884c\u4e1a",id:"3\u901a\u4fe1\u884c\u4e1a",level:3},{value:"4\u3001\u5176\u5b83\u5e94\u7528",id:"4\u5176\u5b83\u5e94\u7528",level:3}],u={toc:o};function k(e){let{components:t,...i}=e;return(0,n.kt)("wrapper",(0,a.Z)({},u,i,{components:t,mdxType:"MDXLayout"}),(0,n.kt)("h1",{id:"fpga"},"FPGA"),(0,n.kt)("p",null,"\u6765\u6e90 1\uff1a",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/FPGA/935826?fr=aladdin"},"https://baike.baidu.com/item/FPGA/935826?fr=aladdin")),(0,n.kt)("p",null,"\u6765\u6e90 2\uff1a",(0,n.kt)("a",{parentName:"p",href:"https://www.zhihu.com/topic/19570427/intro"},"https://www.zhihu.com/topic/19570427/intro")),(0,n.kt)("p",null,"FPGA \u662f Filed Programmable Gate Array \u7684\u7f29\u5199\uff0c\u5373\u73b0\u573a\u53ef\u7f16\u7a0b\u903b\u8f91\u9635\u5217\u3002",(0,n.kt)("strong",{parentName:"p"},"FPGA \u662f\u5728 CPLD \u7684\u57fa\u7840\u4e0a\u53d1\u5c55\u8d77\u6765\u7684\u65b0\u578b\u9ad8\u6027\u80fd\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6"),"\uff0c\u4e00\u822c\u91c7\u7528 SRAM \u5de5\u827a\uff0c\u4e5f\u6709\u4e00\u4e9b\u4e13\u7528\u5668\u4ef6\u91c7\u7528 Flash \u5de5\u827a\u6216\u53cd\u7194\u4e1d\uff08Anti-Fuse\uff09\u5de5\u827a\u7b49\u3002FPGA \u7684\u96c6\u6210\u5ea6\u5f88\u9ad8\uff0c\u5176\u5668\u4ef6\u5bc6\u5ea6\u4ece\u6570\u4e07\u7cfb\u7edf\u95e8\u5230\u6570\u5343\u4e07\u7cfb\u7edf\u95e8\u4e0d\u7b49\uff0c\u53ef\u4ee5\u5b8c\u6210\u6781\u5176\u590d\u6742\u7684\u65f6\u5e8f\u4e0e\u7ec4\u5408\u903b\u8f91\u7535\u8def\u529f\u80fd\uff0c\u9002\u7528\u4e8e\u9ad8\u901f\u3001\u9ad8\u5bc6\u5ea6\u7684\u9ad8\u7aef\u6570\u5b57\u903b\u8f91\u7535\u8def\u8bbe\u8ba1\u9886\u57df\u3002"),(0,n.kt)("p",null,"FPGA\u793a\u610f\u56fe:"),(0,n.kt)("p",null,(0,n.kt)("img",{alt:"1",src:l(92664).Z,width:"587",height:"300"})),(0,n.kt)("h2",{id:"\u4e00fpga\u7684\u53d1\u5c55\u5386\u53f2"},"\u4e00\u3001FPGA\u7684\u53d1\u5c55\u5386\u53f2"),(0,n.kt)("p",null,"FPGA \u5668\u4ef6\u81ea\u95ee\u4e16\u4ee5\u6765\uff0c\u5df2\u7ecf\u7ecf\u8fc7\u4e86\u51e0\u4e2a\u4e0d\u540c\u7684\u53d1\u5c55\u9636\u6bb5\u3002\u9a71\u52a8\u6bcf\u4e2a\u9636\u6bb5\u53d1\u5c55\u7684\u56e0\u7d20\u90fd\u662f\u5de5\u827a\u6280\u672f\u548c\u5e94\u7528\u9700\u6c42\u3002\u6b63\u662f\u8fd9\u4e9b\u9a71\u52a8\u56e0\u7d20\uff0c\u5bfc\u81f4\u5668\u4ef6\u7684\u7279\u6027\u548c\u5de5\u5177\u53d1\u751f\u4e86\u660e\u663e\u7684\u53d8\u5316\u3002"),(0,n.kt)("p",null,"\u8d5b\u7075\u601d\u4e8e 1984 \u5e74\u53d1\u660e\u4e86\u4e16\u754c\u9996\u6b3e FPGA\uff0c\u90a3\u4e2a\u65f6\u5019\u8fd8\u4e0d\u53eb FPGA\uff0c\u76f4\u5230 1988 \u5e74 Actel \u624d\u8ba9\u8fd9\u4e2a\u8bcd\u6d41\u884c\u8d77\u6765\u3002\u63a5\u4e0b\u6765\u7684 30 \u5e74\u91cc\uff0c\u8fd9\u79cd\u540d\u4e3a FPGA \u7684\u5668\u4ef6\uff0c\u5728\u5bb9\u91cf\u4e0a\u63d0\u5347\u4e86\u4e00\u4e07\u591a\u500d\uff0c\u901f\u5ea6\u63d0\u5347\u4e86 \u4e00\u767e\u500d\uff0c\u6bcf\u5355\u4f4d\u529f\u80fd\u7684\u6210\u672c\u548c\u80fd\u8017\u964d\u4f4e\u4e86\u4e00\u4e07\u591a\u500d\uff01"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(31019).Z,width:"340",height:"255"})),(0,n.kt)("h3",{id:"\u53d1\u660e\u65f6\u4ee31984-1992-\u5e74"},"\u53d1\u660e\u65f6\u4ee3\uff1a1984-1992 \u5e74"),(0,n.kt)("p",null,"\u9996\u6b3e FPGA\uff0c\u5373\u8d5b\u7075\u601d XC2064\uff0c\u53ea\u5305\u542b 64 \u4e2a\u903b\u8f91\u6a21\u5757\uff0c\u6bcf\u4e2a\u6a21\u5757\u542b\u6709\u4e24\u4e2a 3 \u8f93\u5165\u67e5\u627e\u8868 (LUT) \u548c\u4e00\u4e2a\u5bc4\u5b58\u5668\u3002\u6309\u7167\u73b0\u5728\u7684\u8ba1\u7b97\uff0c\u8be5\u5668\u4ef6\u6709 64 \u4e2a\u903b\u8f91\u5355\u5143\u2014\u2014\u4e0d\u8db3 1000 \u4e2a\u903b\u8f91\u95e8\u3002\u5c3d\u7ba1\u5bb9\u91cf\u5f88\u5c0f\uff0cXC2064 \u6676\u7247\u7684\u5c3a\u5bf8\u5374\u975e\u5e38\u5927\uff0c\u6bd4\u5f53\u65f6\u7684\u5fae\u5904\u7406\u5668\u8fd8\u8981\u5927;\u800c\u4e14\u91c7\u7528 2.5 \u5fae\u7c73\u5de5\u827a\u6280\u672f\u52c9\u5f3a\u80fd\u5236\u9020\u51fa\u8fd9\u79cd\u5668\u4ef6\u3002"),(0,n.kt)("h3",{id:"\u6269\u5c55\u65f6\u4ee31992-1999-\u5e74"},"\u6269\u5c55\u65f6\u4ee3\uff1a1992-1999 \u5e74"),(0,n.kt)("p",null,"FPGA \u521d\u521b\u516c\u53f8\u90fd\u662f\u65e0\u6676\u5706\u5382\u7684\u516c\u53f8\uff0c\u5728\u5f53\u65f6\u5c5e\u4e8e\u65b0\u9c9c\u4e8b\u7269\u3002\u7531\u4e8e\u6ca1\u6709\u6676\u5706\u5382\uff0c\u4ed6\u4eec\u5728\u4e0a\u4e16\u7eaa 90 \u5e74\u4ee3\u521d\u671f\u901a\u5e38\u65e0\u6cd5\u83b7\u5f97\u9886\u5148\u7684\u82af\u7247\u6280\u672f\u3002\u56e0\u6b64 FPGA \u5f00\u542f\u4e86\u6269\u5c55\u65f6\u4ee3\uff0c\u6b64\u65f6\u843d\u540e\u4e8e IC \u5de5\u827a\u7684\u53d1\u5c55\u3002\u5230\u4e0a\u4e16\u7eaa 90 \u5e74\u4ee3\u540e\u671f\uff0cIC \u4ee3\u5de5\u5382\u610f\u8bc6\u5230 FPGA \u662f\u7406\u60f3\u7684\u5de5\u827a\u53d1\u5c55\u63a8\u52a8\u56e0\u7d20\uff0c\u7531\u6b64 FPGA \u6210\u4e3a\u626b\u9664\u5de5\u827a\u53d1\u5c55\u969c\u788d\u7684\u5229\u5668\u3002\u4ee3\u5de5\u5382\u53ea\u8981\u80fd\u7528\u65b0\u5de5\u827a\u4ea7\u51fa\u6676\u4f53\u7ba1\u548c\u7535\u7ebf\uff0c\u5c31\u80fd\u5236\u9020\u57fa\u4e8e SRAM \u7684 FPGA\u3002",(0,n.kt)("strong",{parentName:"p"},"\u6bcf\u4e00\u4ee3\u65b0\u5de5\u827a\u7684\u51fa\u73b0\u90fd\u4f1a\u5c06\u6676\u4f53\u7ba1\u6570\u91cf\u589e\u52a0\u4e00\u500d\uff0c\u4f7f\u6bcf\u529f\u80fd\u6210\u672c\u51cf\u534a\uff0c\u5e76\u5c06\u6700\u5927 FPGA \u7684\u5c3a\u5bf8\u589e\u5927\u4e00\u500d\u3002"),"\u5316\u5b66-\u673a\u68b0\u629b\u5149(CMP)\u6280\u672f\u5141\u8bb8\u4ee3\u5de5\u5382\u5728 IC \u4e0a\u5806\u53e0\u66f4\u591a\u91d1\u5c5e\u5c42\uff0c\u4f7f FPGA \u5382\u5546\u80fd\u591f\u5927\u5e45\u589e\u52a0\u7247\u4e0a\u4e92\u8054\uff0c\u4ee5\u9002\u5e94\u66f4\u5927\u7684 LUT \u5bb9\u91cf(\u5982\u4e0b\u56fe)\u3002"),(0,n.kt)("p",null,"FPGA LUT \u548c\u4e92\u8fde\u7ebf\u8def\u7684\u589e\u52a0\u3002\u7ebf\u8def\u957f\u5ea6\u4ee5\u6570\u767e\u4e07\u6676\u4f53\u7ba1\u95f4\u8ddd\u6765\u6d4b\u91cf"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(20013).Z,width:"337",height:"203"})),(0,n.kt)("h3",{id:"\u79ef\u7d2f\u65f6\u4ee32000-2007-\u5e74"},"\u79ef\u7d2f\u65f6\u4ee3\uff1a2000-2007 \u5e74"),(0,n.kt)("p",null,"\u65b0\u5343\u5e74\u4f0a\u59cb\uff0cFPGA \u5df2\u6210\u4e3a\u6570\u5b57\u7cfb\u7edf\u4e2d\u7684\u901a\u7528\u7ec4\u4ef6\u3002\u5bb9\u91cf\u548c\u8bbe\u8ba1\u5c3a\u5bf8\u5feb\u901f\u589e\u52a0\uff0cFPGA \u5728\u6570\u636e\u901a\u4fe1\u9886\u57df\u5f00\u8f9f\u4e86\u5de8\u5927\u5e02\u573a\u30022000\u5e74\u4ee3\u521d\u671f\u4e92\u8054\u7f51\u6ce1\u6cab\u7834\u706d\u4e4b\u540e\uff0c\u8feb\u5207\u9700\u8981\u964d\u4f4e\u6210\u672c\uff0c\u8fd9\u4e5f\u51cf\u5c11\u4e86\u5f88\u591a\u201c\u4e34\u65f6\u201dASIC \u7528\u6237\u3002\u5b9a\u5236\u82af\u7247\u5bf9\u5c0f\u7684\u7814\u53d1\u56e2\u961f\u6765\u8bf4\u98ce\u9669\u592a\u5927\u3002\u5f53\u4ed6\u4eec\u53d1\u73b0FPGA\u53ef\u4ee5\u89e3\u51b3\u4ed6\u4eec\u7684\u95ee\u9898\uff0c\u81ea\u7136\u4ed6\u4eec\u5c31\u53d8\u6210\u4e86 FPGA \u7528\u6237\u3002"),(0,n.kt)("p",null,"FPGA \u95ee\u9898\u4e0d\u5c40\u9650\u4e8e\u5178\u578b\u95ee\u9898\uff0c\u5355\u7eaf\u63d0\u9ad8\u5bb9\u91cf\u4e0d\u8db3\u4ee5\u4fdd\u8bc1\u5e02\u573a\u589e\u957f\u3002FPGA \u5382\u5546\u901a\u8fc7\u5982\u4e0b\u4e24\u79cd\u65b9\u5f0f\u89e3\u51b3\u4e86\u8fd9\u4e00\u6311\u6218\u3002\u9488\u5bf9\u4f4e\u7aef\u5e02\u573a\uff0c\u5382\u5546\u518d\u5ea6\u5173\u6ce8\u6548\u7387\u95ee\u9898\uff0c\u5e76\u751f\u4ea7\u4f4e\u5bb9\u91cf\u3001\u4f4e\u6027\u80fd\u3001\u201c\u4f4e\u6210\u672c\u201d\u7684 FPGA \u7cfb\u5217\uff0c\u4f8b\u5982\u8d5b\u7075\u601d Spartan\xae FPGA \u7cfb\u5217\u3002\u9488\u5bf9\u9ad8\u7aef\u5e02\u573a\uff0cFPGA \u5382\u5546\u901a\u8fc7\u5f00\u53d1\u9488\u5bf9\u91cd\u8981\u529f\u80fd\u7684\u8f6f\u903b\u8f91 (IP) \u5e93\uff0c\u52aa\u529b\u8ba9\u5ba2\u6237\u66f4\u65b9\u4fbf\u5730\u586b\u5145\u6700\u5927\u7684 FPGA\u3002",(0,n.kt)("strong",{parentName:"p"},"\u8fd9\u4e9b\u8f6f\u903b\u8f91\u529f\u80fd\u4e2d\u6700\u503c\u5f97\u6ce8\u610f\u7684\u662f\u5b58\u50a8\u5668\u63a7\u5236\u5668\u3001\u5404\u79cd\u901a\u4fe1\u534f\u8bae\u6a21\u5757(\u5305\u62ec\u4ee5\u592a\u7f51 MAC)\uff0c\u751a\u81f3\u8f6f\u5fae\u5904\u7406\u5668(\u5982\u8d5b\u7075\u601d MicroBlaze\u2122 \u5904\u7406\u5668)\u3002")),(0,n.kt)("p",null,"MicroBlaze \u786c\u4ef6\u67b6\u6784\u56fe:"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(59775).Z,width:"500",height:"381"})),(0,n.kt)("h3",{id:"\u7cfb\u7edf\u65f6\u4ee32008-\u5e74\u4ee5\u540e"},"\u7cfb\u7edf\u65f6\u4ee3\uff1a2008 \u5e74\u4ee5\u540e"),(0,n.kt)("p",null,"\u4e3a\u89e3\u51b3\u7cfb\u7edf\u8bbe\u8ba1\u95ee\u9898\uff0c",(0,n.kt)("strong",{parentName:"p"},"FPGA \u8d8a\u6765\u8d8a\u591a\u5730\u6574\u5408\u7cfb\u7edf\u6a21\u5757\uff1a\u9ad8\u901f\u6536\u53d1\u5668\u3001\u5b58\u50a8\u5668\u3001DSP \u5904\u7406\u5355\u5143\u548c\u5b8c\u6574\u5904\u7406\u5668\u3002\u540c\u65f6\u8fd8\u8fdb\u4e00\u6b65\u96c6\u6210\u4e86\u91cd\u8981\u63a7\u5236\u529f\u80fd\uff1a\u6bd4\u7279\u6d41\u52a0\u5bc6\u4e0e\u9a8c\u8bc1\u3001\u6df7\u5408\u4fe1\u53f7\u5904\u7406\u3001\u7535\u6e90\u4e0e\u6e29\u5ea6\u76d1\u63a7\u4ee5\u53ca\u7535\u6e90\u7ba1\u7406\u7b49\u3002"),"\u8fd9\u4e9b\u7279\u6027\u5728 Zynq All-Programmable \u5668\u4ef6\u4e2d\u5f97\u5230\u4e86\u5145\u5206\u4f53\u73b0\u3002\u540c\u65f6\uff0c\u5668\u4ef6\u4e5f\u63a8\u52a8\u4e86\u5de5\u5177\u7684\u53d1\u5c55\u3002\u7cfb\u7edf FPGA \u9700\u8981\u9ad8\u6548\u7684\u7cfb\u7edf\u7f16\u7a0b\u8bed\u8a00\uff0c\u73b0\u53ef\u5229\u7528 OpenCL \u548c C \u8bed\u8a00\u4ee5\u7c7b\u4f3c\u8f6f\u4ef6\u7684\u6d41\u7a0b\u6765\u7f16\u7a0b\u3002"),(0,n.kt)("p",null,"\u53ef\u7f16\u7a0b\u6027\u7684\u57fa\u672c\u4ef7\u503c\u5df2\u7ecf\u4e3a\u4e1a\u754c\u6240\u5171\u8bc6\uff0c\u5c0f\u578b\u3001\u9ad8\u6548\u7684\u903b\u8f91\u64cd\u4f5c\u53ef\u52a0\u901f\u5f88\u591a\u91cd\u8981\u7b97\u6cd5\u5e76\u964d\u4f4e\u529f\u8017\uff0cFPGA \u6280\u672f\u4f1a\u6301\u7eed\u5b58\u5728\uff0c \u5e76\u4e0d\u65ad\u53d1\u5c55\u6f14\u8fdb\u3002"),(0,n.kt)("h2",{id:"\u4e8c\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u7684\u5206\u7c7b"},"\u4e8c\u3001\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u7684\u5206\u7c7b"),(0,n.kt)("p",null,"\u5e7f\u4e49\u4e0a\u8bb2\uff0c",(0,n.kt)("strong",{parentName:"p"},"\u300c\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u300d\u662f\u6307\u4e00\u5207\u901a\u8fc7\u8f6f\u4ef6\u624b\u6bb5\u66f4\u6539\u3001\u914d\u7f6e\u5668\u4ef6\u5185\u90e8\u8fde\u63a5\u7ed3\u6784\u548c\u903b\u8f91\u5355\u5143\uff0c\u5b8c\u6210\u65e2\u5b9a\u8bbe\u8ba1\u529f\u80fd\u7684\u6570\u5b57\u96c6\u6210\u7535\u8def"),"\u3002\u76ee\u524d\u5e38\u7528\u7684\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u4e3b\u8981\u6709\u7b80\u5355\u7684\u903b\u8f91\u9635\u5217\uff08PAL/GAL\uff09\u3001\u590d\u6742\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\uff08CPLD\uff09\u548c\u73b0\u573a\u53ef\u7f16\u7a0b\u903b\u8f91\u9635\u5217\uff08FPGA\uff09\u7b49 3 \u5927\u7c7b\u3002"),(0,n.kt)("h3",{id:"1palgal"},"1\u3001PAL/GAL"),(0,n.kt)("p",null,"PAL \u662f Programmable Array Logic \u7684\u7f29\u5199\uff0c\u5373",(0,n.kt)("strong",{parentName:"p"},"\u53ef\u7f16\u7a0b\u9635\u5217\u903b\u8f91"),"\uff1bGAL \u662f Generic Array Logic \u7684\u7f29\u5199\uff0c\u5373\u901a\u7528\u53ef\u7f16\u7a0b\u9635\u5217\u903b\u8f91\u3002PAL/GAL \u662f\u65e9\u671f\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u7684\u53d1\u5c55\u5f62\u5f0f\uff0c\u5176\u7279\u70b9\u662f\u5927\u591a\u57fa\u4e8e E 2 CMOS \u5de5\u827a\uff0c\u7ed3\u6784\u8f83\u4e3a\u7b80\u5355\uff0c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143\u591a\u4e3a\u4e0e\u9635\u5217\u548c\u6216\u9635\u5217\uff0c\u53ef\u7f16\u7a0b\u5355\u5143\u5bc6\u5ea6\u8f83\u4f4e\u3002",(0,n.kt)("strong",{parentName:"p"},"\u4f46\u662f\u5b83\u4eec\u4e00\u51fa\u73b0\u5373\u4ee5\u5176\u4f4e\u529f\u8017\u3001\u4f4e\u6210\u672c\u3001\u9ad8\u53ef\u9760\u6027\u3001\u8f6f\u4ef6\u53ef\u7f16\u7a0b\u3001\u53ef\u91cd\u590d\u66f4\u6539\u7b49\u7279\u70b9\u5f15\u53d1\u4e86\u6570\u5b57\u7535\u8def\u9886\u57df\u7684\u5de8\u5927\u632f\u52a8\u3002"),"\u867d\u7136\u76ee\u524d\u8f83\u590d\u6742\u7684\u903b\u8f91\u7535\u8def\u4e00\u822c\u4f7f\u7528 CPLD \u751a\u81f3 FPGA \u5b8c\u6210\uff0c\u4f46\u662f\u5bf9\u4e8e\u5f88\u591a\u7b80\u5355\u7684\u6570\u5b57\u903b\u8f91\uff0cGAL \u7b49\u7b80\u5355\u7684\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u4ecd\u7136\u88ab\u5927\u91cf\u4f7f\u7528\u3002"),(0,n.kt)("p",null,"\u76ee\u524d\uff0c\u56fd\u5185\u5916\u5f88\u591a\u5bf9\u6210\u672c\u5341\u5206\u654f\u611f\u7684\u8bbe\u8ba1\u90fd\u5728\u4f7f\u7528 GAL \u7b49\u4f4e\u6210\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\uff0c\u8d8a\u6765\u8d8a\u591a\u7684 74 \u7cfb\u5217\u903b\u8f91\u7535\u8def\u88ab GAL \u53d6\u4ee3\u3002GAL \u7b49\u5668\u4ef6\u53d1\u5c55\u81f3\u4eca\u5df2\u7ecf 20 \u591a\u5e74\uff0c\u65b0\u4e00\u4ee3\u7684 GAL \u4ee5\u529f\u80fd\u7075\u6d3b\u3001\u5c0f\u5c01\u88c5\u3001\u4f4e\u6210\u672c\u3001\u91cd\u590d\u53ef\u7f16\u7a0b\u3001\u5e94\u7528\u7075\u6d3b\u7b49\u4f18\u70b9\u4ecd\u7136\u5728\u6570\u5b57\u7535\u8def\u9886\u57df\u626e\u6f14\u7740\u91cd\u8981\u7684\u89d2\u8272\u3002\u76ee\u524d\uff0c\u6bd4\u8f83\u5927\u7684 GAL \u5668\u4ef6\u4f9b\u5e94\u5546\u4e3b\u8981\u662f Lattice \u534a\u5bfc\u4f53\u3002"),(0,n.kt)("h3",{id:"2cpld"},"2\u3001CPLD"),(0,n.kt)("p",null,"CPLD \u662f Complex Programmable Logic Device \u7684\u7f29\u5199\uff0c\u5373",(0,n.kt)("strong",{parentName:"p"},"\u590d\u6742\u7684\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6"),"\u3002Altera \u4e3a\u4e86\u7a81\u51fa\u7279\u6027\uff0c\u66fe\u5c06\u81ea\u5df1\u7684 CPLD \u5668\u4ef6\u79f0\u4e3a EPLD\uff08Enhanced Programmable Logic Device\uff09\uff0c\u5373\u589e\u5f3a\u578b\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u3002\u5176\u5b9e EPLD \u548c CPLD \u5c5e\u4e8e\u540c\u7b49\u6027\u8d28\u7684\u903b\u8f91\u5668\u4ef6\uff0c\u76ee\u524d Altera \u4e3a\u4e86\u9075\u5faa\u79f0\u547c\u4e60\u60ef\uff0c\u5df2\u7ecf\u5c06\u5176 EPLD \u7edf\u79f0\u4e3a CPLD\u3002CPLD \u662f\u5728 PAL\u3001GAL \u7684\u57fa\u7840\u4e0a\u53d1\u5c55\u8d77\u6765\u7684\uff0c\u4e00\u822c\u91c7\u7528 E2CMOS \u5de5\u827a\uff0c\u4e5f\u6709\u5c11\u6570\u5382\u5546\u91c7\u7528 Flash \u5de5\u827a\uff0c",(0,n.kt)("strong",{parentName:"p"},"\u5176\u57fa\u672c\u7ed3\u6784\u7531\u53ef\u7f16\u7a0b I/O \u5355\u5143\u3001\u57fa\u672c\u903b\u8f91\u5355\u5143\u3001\u5e03\u7ebf\u6c60\u548c\u5176\u4ed6\u8f85\u52a9\u529f\u80fd\u6a21\u5757\u6784\u6210\u3002"),"CPLD \u53ef\u5b9e\u73b0\u7684\u903b\u8f91\u529f\u80fd\u6bd4 PAL \u548c GAL \u6709\u4e86\u5927\u5e45\u5ea6\u63d0\u5347\uff0c\u4e00\u822c\u53ef\u4ee5\u5b8c\u6210\u8bbe\u8ba1\u4e2d\u8f83\u590d\u6742\u3001\u8f83\u9ad8\u901f\u5ea6\u7684\u903b\u8f91\u529f\u80fd\uff0c\u5982\u63a5\u53e3\u8f6c\u6362\u3001\u603b\u7ebf\u63a7\u5236\u7b49\u3002CPLD \u7684\u4e3b\u8981\u5668\u4ef6\u4f9b\u5e94\u5546\u6709 Altera\u3001Lattice \u548c Xilinx \u7b49\u3002"),(0,n.kt)("p",null,"CPLD\u4ea7\u54c1\u56fe\uff1a"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(165).Z,width:"580",height:"480"})),(0,n.kt)("h3",{id:"3fpga"},"3\u3001FPGA"),(0,n.kt)("p",null,"FPGA \u662f Filed Programmable Gate Array \u7684\u7f29\u5199\uff0c\u5373\u73b0\u573a\u53ef\u7f16\u7a0b\u903b\u8f91\u9635\u5217\u3002FPGA \u662f\u5728 CPLD \u7684\u57fa\u7840\u4e0a\u53d1\u5c55\u8d77\u6765\u7684\u65b0\u578b\u9ad8\u6027\u80fd\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\uff0c\u4e00\u822c\u91c7\u7528 SRAM \u5de5\u827a\uff0c\u4e5f\u6709\u4e00\u4e9b\u4e13\u7528\u5668\u4ef6\u91c7\u7528 Flash \u5de5\u827a\u6216\u53cd\u7194\u4e1d\uff08Anti-Fuse\uff09\u5de5\u827a\u7b49\u3002FPGA \u7684\u96c6\u6210\u5ea6\u5f88\u9ad8\uff0c\u5176\u5668\u4ef6\u5bc6\u5ea6\u4ece\u6570\u4e07\u7cfb\u7edf\u95e8\u5230\u6570\u5343\u4e07\u7cfb\u7edf\u95e8\u4e0d\u7b49\uff0c\u53ef\u4ee5\u5b8c\u6210\u6781\u5176\u590d\u6742\u7684\u65f6\u5e8f\u4e0e\u7ec4\u5408\u903b\u8f91\u7535\u8def\u529f\u80fd\uff0c\u9002\u7528\u4e8e\u9ad8\u901f\u3001\u9ad8\u5bc6\u5ea6\u7684\u9ad8\u7aef\u6570\u5b57\u903b\u8f91\u7535\u8def\u8bbe\u8ba1\u9886\u57df\u3002",(0,n.kt)("strong",{parentName:"p"},"FPGA \u7684\u57fa\u672c\u7ec4\u6210\u90e8\u5206\u6709\u53ef\u7f16\u7a0b\u8f93\u5165/\u8f93\u51fa\u5355\u5143\u3001\u57fa\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143\u3001\u5d4c\u5165\u5f0f\u5757 RAM\u3001\u4e30\u5bcc\u7684\u5e03\u7ebf\u8d44\u6e90\u3001\u5e95\u5c42\u5d4c\u5165\u529f\u80fd\u5355\u5143\u3001\u5185\u5d4c\u4e13\u7528\u786c\u6838\u7b49\u3002"),"FPGA \u7684\u4e3b\u8981\u5668\u4ef6\u4f9b\u5e94\u5546\u6709 Xilinx\u3001Altera\u3001Lattice\u3001Actel \u548c Atmel \u7b49\u3002"),(0,n.kt)("p",null,"FPGA \u7684\u57fa\u672c\u7ec4\u6210\u90e8\u5206\u6709\u53ef\u7f16\u7a0b\u8f93\u5165/\u8f93\u51fa\u5355\u5143\u3001\u57fa\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143\u3001\u5d4c\u5165\u5f0f\u5757 RAM\u3001\u4e30\u5bcc\u7684\u5e03\u7ebf\u8d44\u6e90\u3001\u5e95\u5c42\u5d4c\u5165\u529f\u80fd\u5355\u5143\u3001\u5185\u5d4c\u4e13\u7528\u786c\u6838\u7b49\uff0c\u5982\u4e0b\u56fe\u6240\u793a\uff1a"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(27501).Z,width:"720",height:"460"})),(0,n.kt)("h4",{id:"1\u53ef\u7f16\u7a0b\u8f93\u5165\u8f93\u51fa\u5355\u5143"},"1\uff09\u53ef\u7f16\u7a0b\u8f93\u5165/\u8f93\u51fa\u5355\u5143"),(0,n.kt)("p",null,"\u8f93\u5165/\u8f93\u51fa\uff08Input/Output\uff09\u5355\u5143\uff0c\u7b80\u79f0 I/O \u5355\u5143\uff0c\u5b83\u4eec\u662f\u82af\u7247\u4e0e\u5916\u754c\u7535\u8def\u7684\u63a5\u53e3\u90e8\u5206\uff0c\u5b8c\u6210\u4e0d\u540c\u7535\u6c14\u7279\u6027\u4e0b\u5bf9\u8f93\u5165/\u8f93\u51fa\u4fe1\u53f7\u7684\u9a71\u52a8\u4e0e\u5339\u914d\u9700\u6c42\u3002\u4e3a\u4e86\u4f7f FPGA \u6709\u66f4\u7075\u6d3b\u7684\u5e94\u7528\uff0c\u76ee\u524d\u5927\u591a\u6570 FPGA \u7684 I/O \u5355\u5143\u88ab\u8bbe\u8ba1\u4e3a\u53ef\u7f16\u7a0b\u6a21\u5f0f\uff0c\u5373\u901a\u8fc7\u8f6f\u4ef6\u7684\u7075\u6d3b\u914d\u7f6e\uff0c\u53ef\u4ee5\u9002\u914d\u4e0d\u540c\u7684\u7535\u6c14\u6807\u51c6\u4e0e I/O \u7269\u7406\u7279\u6027\uff1b\u53ef\u4ee5\u8c03\u6574\u5339\u914d\u963b\u6297\u7279\u6027\uff0c\u4e0a/\u4e0b\u62c9\u7535\u963b\uff1b\u53ef\u4ee5\u8c03\u6574\u8f93\u51fa\u9a71\u52a8\u7535\u6d41\u7684\u5927\u5c0f\u7b49\u3002"),(0,n.kt)("p",null,"\u53ef\u7f16\u7a0b I/O \u5355\u5143\u652f\u6301\u7684\u7535\u6c14\u6807\u51c6\u56e0\u5de5\u827a\u800c\u5f02\uff0c\u4e0d\u540c\u5668\u4ef6\u5546\u4e0d\u540c\u5668\u4ef6\u65cf\u7684 FPGA \u652f\u6301\u7684 I/O \u6807\u51c6\u4e5f\u4e0d\u540c\uff0c\u4e00\u822c\u8bf4\u6765\uff0c",(0,n.kt)("strong",{parentName:"p"},"\u5e38\u89c1\u7684\u7535\u6c14\u6807\u51c6\u6709 LVTTL\u3001LVCMOS\u3001SSTL\u3001HSTL\u3001LVDS\u3001LVPECL \u548c PCI \u7b49"),"\u3002\u503c\u5f97\u4e00\u63d0\u7684\u662f\uff0c\u968f\u7740 ASIC \u5de5\u827a\u7684\u98de\u901f\u53d1\u5c55\uff0c\u76ee\u524d\u53ef\u7f16\u7a0b I/O \u652f\u6301\u7684\u6700\u9ad8\u9891\u7387\u8d8a\u6765\u8d8a\u9ad8\uff0c\u4e00\u4e9b\u9ad8\u7aef FPGA \u901a\u8fc7 DDR \u5bc4\u5b58\u5668\u6280\u672f\uff0c\u751a\u81f3\u53ef\u4ee5\u652f\u6301\u9ad8\u8fbe 2Gbit/s \u7684\u6570\u636e\u901f\u7387\u3002"),(0,n.kt)("p",null,"I/O\u63a5\u53e3\u793a\u610f\u56fe\uff1a"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(91773).Z,width:"500",height:"333"})),(0,n.kt)("h4",{id:"2\u57fa\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143"},"2\uff09\u57fa\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143"),(0,n.kt)("p",null,"\u57fa\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143\u662f\u53ef\u7f16\u7a0b\u903b\u8f91\u7684\u4e3b\u4f53\uff0c\u53ef\u4ee5\u6839\u636e\u8bbe\u8ba1\u7075\u6d3b\u5730\u6539\u53d8\u5176\u5185\u90e8\u8fde\u63a5\u4e0e\u914d\u7f6e\uff0c\u5b8c\u6210\u4e0d\u540c\u7684\u903b\u8f91\u529f\u80fd\u3002",(0,n.kt)("strong",{parentName:"p"},"FPGA \u4e00\u822c\u662f\u57fa\u4e8e SRAM \u5de5\u827a\u7684\uff0c\u5176\u57fa\u672c\u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143\u51e0\u4e4e\u90fd\u662f\u7531\u67e5\u627e\u8868\uff08LUT\uff0cLook Up Table\uff09\u548c\u5bc4\u5b58\u5668\uff08Register\uff09\u7ec4\u6210\u7684\u3002"),"FPGA \u5185\u90e8\u67e5\u627e\u8868\u4e00\u822c\u4e3a 4 \u8f93\u5165\uff08\u6ce8\uff1aAltera Stratix \u2161 \u7684\u81ea\u9002\u5e94\u903b\u8f91\u6a21\u5757 ALM \u7ed3\u6784\u6bd4\u8f83\u7279\u6b8a\uff09\uff0c\u67e5\u627e\u8868\u4e00\u822c\u5b8c\u6210\u7eaf\u7ec4\u5408\u903b\u8f91\u529f\u80fd\u3002FPGA \u5185\u90e8\u5bc4\u5b58\u5668\u7ed3\u6784\u76f8\u5f53\u7075\u6d3b\uff0c\u53ef\u4ee5\u914d\u7f6e\u4e3a\u5e26\u540c\u6b65/\u5f02\u6b65\u590d\u4f4d\u6216\u7f6e\u4f4d\u3001\u65f6\u949f\u4f7f\u80fd\u7684\u89e6\u53d1\u5668\uff08FF\uff0cFlip Flop\uff09\uff0c\u4e5f\u53ef\u4ee5\u914d\u7f6e\u6210\u4e3a\u9501\u5b58\u5668\uff08Latch\uff09\u3002"),(0,n.kt)("p",null,"\u903b\u8f91\u7535\u8def\u4e0e\u67e5\u627e\u8868\u5bf9\u5e94\u56fe\uff1a"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(7241).Z,width:"571",height:"237"})),(0,n.kt)("p",null,"FPGA \u4e00\u822c\u4f9d\u8d56\u5bc4\u5b58\u5668\u5b8c\u6210\u540c\u6b65\u65f6\u5e8f\u903b\u8f91\u8bbe\u8ba1\uff0c\u6bd4\u8f83\u7ecf\u5178\u7684\u57fa\u672c\u53ef\u7f16\u7a0b\u5355\u5143\u7684\u914d\u7f6e\u662f\u4e00\u4e2a\u5bc4\u5b58\u5668\u52a0\u4e00\u4e2a\u67e5\u627e\u8868\uff0c\u4f46\u662f\u4e0d\u540c\u5382\u5546\u7684\u5bc4\u5b58\u5668\u548c\u67e5\u627e\u8868\u7684\u5185\u90e8\u7ed3\u6784\u6709\u4e00\u5b9a\u7684\u5dee\u5f02\uff0c\u800c\u4e14\u5bc4\u5b58\u5668\u548c\u67e5\u627e\u8868\u7684\u7ec4\u5408\u6a21\u5f0f\u4e5f\u4e0d\u540c\u3002\u4f8b\u5982\uff0cAltera \u53ef\u7f16\u7a0b\u903b\u8f91\u5355\u5143\u901a\u5e38\u88ab\u79f0\u4e3a LE\uff08Logic Element\uff0c\u903b\u8f91\u5355\u5143\uff09\uff0c\u7531\u4e00\u4e2a Register \u52a0\u4e00\u4e2a LUT \u6784\u6210\u3002Altera \u7684\u5927\u591a\u6570 FPGA \u5c06 10 \u4e2a LE \u6709\u673a\u5730\u7ec4\u5408\u8d77\u6765\uff0c\u6784\u6210\u66f4\u5927\u7684\u529f\u80fd\u5355\u5143\u2015\u2015\u903b\u8f91\u9635\u5217\u6a21\u5757\uff08LAB\uff0cLogic Array Block\uff09\uff0cLAB \u4e2d\u9664\u4e86 LE \u8fd8\u5305\u542b LE \u95f4\u7684\u8fdb\u4f4d\u94fe\u3001LAB \u63a7\u5236\u4fe1\u53f7\u3001\u5c40\u90e8\u4e92\u8054\u7ebf\u8d44\u6e90\u3001LUT \u7ea7\u8054\u94fe\u3001\u5bc4\u5b58\u5668\u7ea7\u8054\u94fe\u7b49\u8fde\u7ebf\u4e0e\u63a7\u5236\u8d44\u6e90\u3002"),(0,n.kt)("h4",{id:"3\u5d4c\u5165\u5f0f\u5757-ram"},"3\uff09\u5d4c\u5165\u5f0f\u5757 RAM"),(0,n.kt)("p",null,"\u76ee\u524d\u5927\u591a\u6570 FPGA \u90fd\u6709\u5185\u5d4c\u7684\u5757 RAM\uff08Block RAM\uff09\u3002",(0,n.kt)("strong",{parentName:"p"},"FPGA \u5185\u90e8\u5d4c\u5165\u53ef\u7f16\u7a0b RAM \u6a21\u5757\uff0c\u5927\u5927\u5730\u62d3\u5c55\u4e86 FPGA \u7684\u5e94\u7528\u8303\u56f4\u548c\u4f7f\u7528\u7075\u6d3b\u6027\u3002"),"FPGA \u5185\u5d4c\u7684\u5757 RAM \u4e00\u822c\u53ef\u4ee5\u7075\u6d3b\u914d\u7f6e\u4e3a\u5355\u7aef\u53e3 RAM\uff08SPRAM\uff0cSingle Port RAM\uff09\u3001\u53cc\u7aef\u53e3 RAM\uff08DPRAM\uff0cDouble Ports RAM\uff09\u3001\u4f2a\u53cc\u7aef\u53e3 RAM\uff08Pseudo DPRAM\uff09\u3001CAM\uff08Content Addressable Memory\uff09\u3001FIFO \uff08First In First Out\uff09\u7b49\u5e38\u7528\u5b58\u50a8\u7ed3\u6784\u3002"),(0,n.kt)("p",null,"FPGA\u4e2d\u53cc\u7aef\u53e3RAM\u793a\u610f\u56fe\uff1a"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(49226).Z,width:"680",height:"338"})),(0,n.kt)("h4",{id:"4\u4e30\u5bcc\u7684\u5e03\u7ebf\u8d44\u6e90"},"4\uff09\u4e30\u5bcc\u7684\u5e03\u7ebf\u8d44\u6e90"),(0,n.kt)("p",null,"\u5e03\u7ebf\u8d44\u6e90\u8fde\u901a FPGA \u5185\u90e8\u6240\u6709\u5355\u5143\uff0c\u8fde\u7ebf\u7684\u957f\u5ea6\u548c\u5de5\u827a\u51b3\u5b9a\u7740\u4fe1\u53f7\u5728\u8fde\u7ebf\u4e0a\u7684\u9a71\u52a8\u80fd\u529b\u548c\u4f20\u8f93\u901f\u5ea6\u3002",(0,n.kt)("strong",{parentName:"p"},"FPGA \u5185\u90e8\u6709\u7740\u975e\u5e38\u4e30\u5bcc\u7684\u5e03\u7ebf\u8d44\u6e90\uff0c\u8fd9\u4e9b\u5e03\u7ebf\u8d44\u6e90\u6839\u636e\u5de5\u827a\u3001\u957f\u5ea6\u3001\u5bbd\u5ea6\u548c\u5206\u5e03\u4f4d\u7f6e\u7684\u4e0d\u540c\u800c\u88ab\u5212\u5206\u4e3a\u4e0d\u540c\u7684\u7b49\u7ea7\u3002")),(0,n.kt)("p",null,"\u6709\u4e00\u4e9b\u662f\u5168\u5c40\u6027\u7684\u4e13\u7528\u5e03\u7ebf\u8d44\u6e90\uff0c\u7528\u4ee5\u5b8c\u6210\u5668\u4ef6\u5185\u90e8\u7684\u5168\u5c40\u65f6\u949f\u548c\u5168\u5c40\u590d\u4f4d/\u7f6e\u4f4d\u7684\u5e03\u7ebf\uff1b\u4e00\u4e9b\u53eb\u4f5c\u957f\u7ebf\u8d44\u6e90\uff0c\u7528\u4ee5\u5b8c\u6210\u5668\u4ef6 Bank\uff08\u5206\u533a\uff09\u95f4\u7684\u4e00\u4e9b\u9ad8\u901f\u4fe1\u53f7\u548c\u4e00\u4e9b\u7b2c\u4e8c\u5168\u5c40\u65f6\u949f\u4fe1\u53f7\uff08\u6709\u65f6\u4e5f\u88ab\u79f0\u4e3a Low Skew \u4fe1\u53f7\uff09\u7684\u5e03\u7ebf\uff1b\u8fd8\u6709\u4e00\u4e9b\u53eb\u4f5c\u77ed\u7ebf\u8d44\u6e90\uff0c\u7528\u4ee5\u5b8c\u6210\u57fa\u672c\u903b\u8f91\u5355\u5143\u4e4b\u95f4\u7684\u903b\u8f91\u4e92\u8054\u4e0e\u5e03\u7ebf\uff1b\u53e6\u5916\uff0c\u5728\u57fa\u672c\u903b\u8f91\u5355\u5143\u5185\u90e8\u8fd8\u6709\u7740\u5404\u5f0f\u5404\u6837\u7684\u5e03\u7ebf\u8d44\u6e90\u548c\u4e13\u7528\u65f6\u949f\u3001\u590d\u4f4d\u7b49\u63a7\u5236\u4fe1\u53f7\u7ebf\u3002"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(50501).Z,width:"633",height:"356"})),(0,n.kt)("h4",{id:"5\u5e95\u5c42\u5d4c\u5165\u529f\u80fd\u5355\u5143"},"5\uff09\u5e95\u5c42\u5d4c\u5165\u529f\u80fd\u5355\u5143"),(0,n.kt)("p",null,"\u5e95\u5c42\u5d4c\u5165\u529f\u80fd\u5355\u5143\u7684\u6982\u5ff5\u6bd4\u8f83\u7b3c\u7edf\uff0c\u8fd9\u91cc\u6211\u4eec\u6307\u7684\u662f\u90a3\u4e9b\u901a\u7528\u7a0b\u5ea6\u8f83\u9ad8\u7684\u5d4c\u5165\u5f0f\u529f\u80fd\u6a21\u5757\uff0c\u6bd4\u5982 PLL\uff08Phase Locked Loop\uff09\u3001DLL\uff08Delay Locked Loop\uff09\u3001DSP\u3001CPU \u7b49\u3002\u968f\u7740 FPGA \u7684\u53d1\u5c55\uff0c\u8fd9\u4e9b\u6a21\u5757\u88ab\u8d8a\u6765\u8d8a\u591a\u5730\u5d4c\u5165\u5230 FPGA \u7684\u5185\u90e8\uff0c\u4ee5\u6ee1\u8db3\u4e0d\u540c\u573a\u5408\u7684\u9700\u6c42\u3002"),(0,n.kt)("h4",{id:"6\u5185\u5d4c\u4e13\u7528\u786c\u6838"},"6\uff09\u5185\u5d4c\u4e13\u7528\u786c\u6838"),(0,n.kt)("p",null,"\u8fd9\u91cc\u7684\u5185\u5d4c\u4e13\u7528\u786c\u6838\u4e0e\u524d\u9762\u7684\u300c\u5e95\u5c42\u5d4c\u5165\u5355\u5143\u300d\u662f\u6709\u533a\u5206\u7684\uff0c\u8fd9\u91cc\u8bb2\u7684\u5185\u5d4c\u4e13\u7528\u786c\u6838\u901a\u7528\u6027\u76f8\u5bf9\u8f83\u5f31\uff0c\u4e0d\u662f\u6240\u6709 FPGA \u5668\u4ef6\u90fd\u5305\u542b\u786c\u6838\uff08Hard Core\uff09\u3002"),(0,n.kt)("p",null,"\u6211\u4eec\u79f0 FPGA \u548c CPLD \u4e3a\u901a\u7528\u903b\u8f91\u5668\u4ef6\uff0c\u662f\u533a\u5206\u4e8e\u4e13\u7528\u96c6\u6210\u7535\u8def\uff08ASIC\uff09\u800c\u8a00\u7684\u3002",(0,n.kt)("strong",{parentName:"p"},"\u5176\u5b9e FPGA \u5185\u90e8\u4e5f\u6709\u4e24\u4e2a\u9635\u8425\uff1a\u4e00\u65b9\u9762\u662f\u901a\u7528\u6027\u8f83\u5f3a\uff0c\u76ee\u6807\u5e02\u573a\u8303\u56f4\u5f88\u5e7f\uff0c\u4ef7\u683c\u9002\u4e2d\u7684 FPGA\uff1b\u53e6\u4e00\u65b9\u9762\u662f\u9488\u5bf9\u6027\u8f83\u5f3a\uff0c\u76ee\u6807\u5e02\u573a\u660e\u786e\uff0c\u4ef7\u683c\u8f83\u9ad8\u7684 FPGA\u3002"),"\u524d\u8005\u4e3b\u8981\u6307\u4f4e\u6210\u672c\uff08Low Cost\uff09FPGA\uff0c\u540e\u8005\u4e3b\u8981\u6307\u67d0\u4e9b\u9ad8\u7aef\u901a\u4fe1\u5e02\u573a\u7684\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u3002","[6]"),(0,n.kt)("p",null,"\u4f8b\u5982\uff0cAltera \u7684 Stratix IV GX \u5668\u4ef6\u65cf\u5185\u90e8\u96c6\u6210\u4e86 8.5Gbit/s SERDES\uff08\u4e32\u5e76\u6536\u53d1\u5355\u5143\uff09\uff1bXilinx \u7684\u5bf9\u5e94\u5668\u4ef6\u65cf\u662f Virtex 5 \u548c Virtex 6\uff1bLattice \u5668\u4ef6\u7684\u4e13\u7528 Hard Core \u7684\u6bd4\u91cd\u66f4\u5927\uff0c\u6709\u4e24\u7c7b\u5668\u4ef6\u65cf\u652f\u6301 SERDES \u529f\u80fd\uff0c\u5206\u522b\u662f Lattice \u9ad8\u7aef SC \u7cfb\u5217 FPGA \u548c\u73b0\u573a\u53ef\u7f16\u7a0b\u7cfb\u7edf\u82af\u7247\uff08FPSC\uff0cField Programmable System Chip\uff09\u3002\u76ee\u524d\uff0cAltera\u3001Lattice \u548c Xilinx \u90fd\u5df2\u7ecf\u63a8\u51fa\u5185\u5d4c 10Gbit/s SERDES \u6a21\u5757\u7684\u7cfb\u7edf\u7ea7\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u3002"),(0,n.kt)("p",null,"Virtex 6 FPGA\u4ea7\u54c1\uff1a"),(0,n.kt)("p",null,(0,n.kt)("img",{src:l(79225).Z,width:"600",height:"400"})),(0,n.kt)("h2",{id:"\u4e09\u5de5\u4f5c\u539f\u7406"},"\u4e09\u3001\u5de5\u4f5c\u539f\u7406"),(0,n.kt)("p",null,"FPGA\u91c7\u7528\u4e86",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/%E9%80%BB%E8%BE%91%E5%8D%95%E5%85%83"},"\u903b\u8f91\u5355\u5143"),"\u9635\u5217LCA\uff08Logic Cell Array\uff09\u8fd9\u6837\u4e00\u4e2a\u6982\u5ff5\uff0c\u5185\u90e8\u5305\u62ec\u53ef\u914d\u7f6e\u903b\u8f91\u6a21\u5757CLB\uff08Configurable Logic Block\uff09\u3001\u8f93\u5165\u8f93\u51fa\u6a21\u5757IOB\uff08Input Output Block\uff09\u548c\u5185\u90e8\u8fde\u7ebf\uff08Interconnect\uff09\u4e09\u4e2a\u90e8\u5206\u3002 \u73b0\u573a\u53ef\u7f16\u7a0b\u95e8\u9635\u5217\uff08FPGA\uff09\u662f\u53ef\u7f16\u7a0b\u5668\u4ef6\uff0c\u4e0e\u4f20\u7edf\u903b\u8f91\u7535\u8def\u548c\u95e8\u9635\u5217\uff08\u5982PAL\uff0cGAL\u53caCPLD\u5668\u4ef6\uff09\u76f8\u6bd4\uff0cFPGA\u5177\u6709\u4e0d\u540c\u7684\u7ed3\u6784\u3002"),(0,n.kt)("ul",null,(0,n.kt)("li",{parentName:"ul"},"FPGA\u5229\u7528\u5c0f\u578b\u67e5\u627e\u8868\uff0816\xd71RAM\uff09\u6765\u5b9e\u73b0\u7ec4\u5408\u903b\u8f91\uff0c\u6bcf\u4e2a\u67e5\u627e\u8868\u8fde\u63a5\u5230\u4e00\u4e2aD\u89e6\u53d1\u5668\u7684\u8f93\u5165\u7aef\uff0c\u89e6\u53d1\u5668\u518d\u6765\u9a71\u52a8\u5176\u4ed6\u903b\u8f91\u7535\u8def\u6216\u9a71\u52a8I/O\uff0c\u7531\u6b64\u6784\u6210\u4e86\u65e2\u53ef\u5b9e\u73b0\u7ec4\u5408\u903b\u8f91\u529f\u80fd\u53c8\u53ef\u5b9e\u73b0\u65f6\u5e8f\u903b\u8f91\u529f\u80fd\u7684\u57fa\u672c\u903b\u8f91\u5355\u5143\u6a21\u5757"),(0,n.kt)("li",{parentName:"ul"},"\u8fd9\u4e9b\u6a21\u5757\u95f4\u5229\u7528\u91d1\u5c5e\u8fde\u7ebf\u4e92\u76f8\u8fde\u63a5\u6216\u8fde\u63a5\u5230I/O\u6a21\u5757"),(0,n.kt)("li",{parentName:"ul"},"FPGA\u7684\u903b\u8f91\u662f\u901a\u8fc7\u5411\u5185\u90e8\u9759\u6001\u5b58\u50a8\u5355\u5143\u52a0\u8f7d\u7f16\u7a0b\u6570\u636e\u6765\u5b9e\u73b0\u7684"),(0,n.kt)("li",{parentName:"ul"},"\u5b58\u50a8\u5728\u5b58\u50a8\u5668\u5355\u5143\u4e2d\u7684\u503c\u51b3\u5b9a\u4e86\u903b\u8f91\u5355\u5143\u7684\u903b\u8f91\u529f\u80fd\u4ee5\u53ca\u5404\u6a21\u5757\u4e4b\u95f4\u6216\u6a21\u5757\u4e0eI/O\u95f4\u7684\u8054\u63a5\u65b9\u5f0f"),(0,n.kt)("li",{parentName:"ul"},"\u5e76\u6700\u7ec8\u51b3\u5b9a\u4e86FPGA\u6240\u80fd\u5b9e\u73b0\u7684\u529f\u80fd"),(0,n.kt)("li",{parentName:"ul"},"FPGA\u5141\u8bb8\u65e0\u9650\u6b21\u7684\u7f16\u7a0b")),(0,n.kt)("h2",{id:"\u56db\u82af\u7247\u8bbe\u8ba1"},"\u56db\u3001\u82af\u7247\u8bbe\u8ba1"),(0,n.kt)("p",null,"\u76f8\u6bd4\u4e8e\u5176\u4ed6\u79cd\u7c7b\u7684\u82af\u7247\u8bbe\u8ba1\uff0c\u5173\u4e8e FPGA\u82af\u7247\u901a\u5e38\u9700\u8981\u8bbe\u7f6e\u8f83\u9ad8\u95e8\u69db\u5e76\u4e14\u62df\u5b9a\u4e25\u683c\u6027\u8f83\u5f3a\u7684\u57fa\u672c\u8bbe\u8ba1\u6d41\u7a0b\u3002\u5177\u4f53\u5728\u8bbe\u8ba1\u65f6\uff0c\u5e94\u5f53\u7d27\u5bc6\u7ed3\u5408 FPGA \u7684\u6709\u5173\u539f\u7406\u56fe\uff0c\u636e\u6b64\u5b9e\u73b0\u4e86\u89c4\u6a21\u8f83\u5927\u7684\u4e13\u95e8\u82af\u7247\u8bbe\u8ba1\u3002\u901a\u8fc7\u8fd0\u7528",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/Matlab/263035"},"Matlab"),"\u4ee5\u53ca",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/C%E8%AF%AD%E8%A8%80/105958"},"C\u8bed\u8a00"),"\u7684\u7279\u6b8a\u8bbe\u8ba1\u7b97\u6cd5\uff0c\u5e94\u5f53\u53ef\u4ee5\u5b9e\u73b0\u5168\u65b9\u4f4d\u7684\u987a\u5229\u8f6c\u5316\uff0c\u4ece\u800c\u786e\u4fdd\u5176\u7b26\u5408\u5f53\u524d\u7684\u4e3b\u6d41\u82af\u7247\u8bbe\u8ba1\u601d\u8def\u3002\u5728\u6b64\u524d\u63d0\u4e0b\uff0c\u5982\u679c\u9009\u62e9\u4e86\u4e0a\u8ff0\u8bbe\u8ba1\u601d\u8def\u90a3\u4e48\u901a\u5e38\u9700\u8981\u7740\u773c\u4e8e\u6709\u5e8f\u6574\u5408\u5404\u7c7b\u5143\u5668\u4ef6\u4ee5\u53ca\u76f8\u5e94\u7684\u8bbe\u8ba1\u8bed\u8a00\uff0c\u636e\u6b64\u4fdd\u8bc1\u4e86\u53ef\u7528\u6027\u4e0e\u53ef\u8bfb\u6027\u8f83\u5f3a\u7684\u82af\u7247\u7a0b\u5e8f\u8bbe\u8ba1\u3002\u8fd0\u7528 FPGA\u53ef\u4ee5\u5b9e\u73b0\u677f\u673a\u8c03\u8bd5\u3001\u4ee3\u7801\u4eff\u771f\u4e0e\u5176\u4ed6\u6709\u5173\u7684\u8bbe\u8ba1\u64cd\u4f5c\uff0c\u786e\u4fdd\u5f53\u524d\u7684\u4ee3\u7801\u7f16\u5199\u65b9\u5f0f\u4ee5\u53ca\u8bbe\u8ba1\u65b9\u6848\u90fd\u80fd\u7b26\u5408\u7279\u5b9a\u7684\u8bbe\u8ba1\u9700\u6c42\u3002 \u9664\u6b64\u4ee5\u5916\uff0c\u5173\u4e8e\u8bbe\u8ba1\u7b97\u6cd5\u5e94\u5f53\u5c06\u5408\u7406\u6027\u7f6e\u4e8e\u9996\u8981\u6027\u7684\u4f4d\u7f6e\uff0c \u636e\u6b64\u5b9e\u73b0\u4e86\u4f18\u5316\u7684\u9879\u76ee\u8bbe\u8ba1\u6548\u679c\uff0c\u5e76\u4e14\u4f18\u5316\u4e86\u82af\u7247\u8fd0\u884c\u7684\u5b9e\u6548\u6027\u3002\u56e0\u6b64\u4f5c\u4e3a\u8bbe\u8ba1\u4eba\u5458\u6765\u8bb2\uff0c\u9996\u5148\u5c31\u662f\u8981\u6784\u5efa\u7279\u5b9a\u7684\u7b97\u6cd5\u6a21\u5757\uff0c \u4ee5\u6b64\u6765\u5b8c\u6210\u4e0e\u4e4b\u6709\u5173\u7684\u82af\u7247\u4ee3\u7801\u8bbe\u8ba1\u3002\u8fd9\u662f\u7531\u4e8e\u9884\u5148\u8bbe\u8ba1\u4ee3\u7801\u6709\u52a9\u4fdd\u8bc1\u7b97\u6cd5\u53ef\u9760\u6027\uff0c\u5bf9\u4e8e\u6574\u4f53\u4e0a\u7684\u82af\u7247\u8bbe\u8ba1\u6548\u679c\u4e5f\u80fd\u4e88\u4ee5\u663e\u8457\u4f18\u5316\u3002\u5728\u5168\u9762\u5b8c\u6210",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/%E6%9D%BF%E6%9C%BA/1452228"},"\u677f\u673a"),"\u8c03\u8bd5\u4ee5\u53ca\u4eff\u771f\u6d4b\u8bd5\u7684\u524d\u63d0\u4e0b\uff0c\u5e94\u5f53\u53ef\u4ee5\u5728\u6839\u6e90\u4e0a\u7f29\u77ed\u8bbe\u8ba1\u6574\u4e2a\u82af\u7247\u6d88\u8017\u7684\u5468\u671f\uff0c\u540c\u65f6\u4e5f\u81f4\u529b\u4e8e\u4f18\u5316\u5f53\u524d\u73b0\u5b58\u7684\u786c\u4ef6\u6574\u4f53\u7ed3\u6784\u3002\u4f8b\u5982\u5728\u6d89\u53ca\u5230\u5f00\u53d1\u975e\u6807\u51c6\u7684\u67d0\u4e9b\u786c\u4ef6\u63a5\u53e3\u65f6\uff0c\u901a\u5e38\u90fd\u4f1a\u7528\u5230\u4e0a\u8ff0\u7684\u65b0\u4ea7\u54c1\u8bbe\u8ba1\u6a21\u5f0f\u3002 ","[3]"," "),(0,n.kt)("p",null,"FPGA\u8bbe\u8ba1\u7684\u4e3b\u8981\u96be\u70b9\u662f\u719f\u6089\u786c\u4ef6\u7cfb\u7edf\u4ee5\u53ca\u5185\u90e8\u8d44\u6e90\uff0c\u4fdd\u8bc1\u8bbe\u8ba1\u7684\u8bed\u8a00\u80fd\u591f\u5b9e\u73b0\u5143\u5668\u4ef6\u4e4b\u95f4\u7684\u6709\u6548\u914d\u5408\uff0c\u63d0\u9ad8\u7a0b\u5e8f\u7684\u53ef\u8bfb\u6027\u4ee5\u53ca\u5229\u7528\u7387\u3002\u8fd9\u4e5f\u5bf9\u8bbe\u8ba1\u4eba\u5458\u63d0\u51fa\u4e86\u6bd4\u8f83\u9ad8\u7684\u8981\u6c42\uff0c\u9700\u8981\u7ecf\u8fc7\u591a\u4e2a\u9879\u76ee\u7684\u7ecf\u9a8c\u79ef\u7d2f\u624d\u53ef\u4ee5\u8fbe\u5230\u76f8\u5173\u7684\u8981\u6c42\u3002 ","[3]"," "),(0,n.kt)("p",null,"\u5728\u7b97\u6cd5\u8bbe\u8ba1\u65f6\u9700\u8981\u91cd\u70b9\u8003\u8651\u5408\u7406\u6027\uff0c\u4fdd\u8bc1\u9879\u76ee\u6700\u7ec8\u5b8c\u6210\u7684\u6548\u679c\uff0c\u4f9d\u636e\u9879\u76ee\u7684\u5b9e\u9645\u60c5\u51b5\u63d0\u51fa\u89e3\u51b3\u95ee\u9898\u7684\u65b9\u6848\uff0c\u63d0\u9ad8FPGA\u7684\u8fd0\u884c\u6548\u7387\u3002\u786e\u5b9a\u7b97\u6cd5\u540e\u5e94\u5f53\u5408\u7406\u6784\u5efa\u6a21\u5757\uff0c\u65b9\u4fbf\u540e\u671f\u8fdb\u884c\u4ee3\u7801\u8bbe\u8ba1\u3002\u5728\u4ee3\u7801\u8bbe\u8ba1\u65f6\u53ef\u4ee5\u5229\u7528\u9884\u5148\u8bbe\u8ba1\u597d\u7684\u4ee3\u7801\uff0c\u63d0\u9ad8\u5de5\u4f5c\u6548\u7387\uff0c\u589e\u5f3a\u53ef\u9760\u6027\u3002\u7f16\u5199\u6d4b\u8bd5\u5e73\u53f0\uff0c\u8fdb\u884c\u4ee3\u7801\u7684\u4eff\u771f\u6d4b\u8bd5\u548c\u677f\u673a\u8c03\u8bd5\uff0c\u5b8c\u6210\u6574\u4e2a\u8bbe\u8ba1\u8fc7\u7a0b\u3002FPGA\u540c",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/ASIC/2014676"},"ASIC"),"\u4e0d\u540c\uff0c\u5f00\u53d1\u7684\u5468\u671f\u6bd4\u8f83\u77ed\uff0c\u53ef\u4ee5\u7ed3\u5408\u8bbe\u8ba1\u8981\u6c42\u6539\u53d8\u786c\u4ef6\u7684\u7ed3\u6784\uff0c\u5728\u901a\u4fe1\u534f\u8bae\u4e0d\u6210\u719f\u7684\u60c5\u51b5\u4e0b\u53ef\u4ee5\u5e2e\u52a9\u4f01\u4e1a\u8fc5\u901f\u63a8\u51fa\u65b0\u4ea7\u54c1\uff0c\u6ee1\u8db3\u975e\u6807\u51c6\u63a5\u53e3\u5f00\u53d1\u7684\u9700\u6c42\u3002 ","[3]"," "),(0,n.kt)("h2",{id:"\u4e94\u4f18\u7f3a\u70b9"},"\u4e94\u3001\u4f18\u7f3a\u70b9"),(0,n.kt)("h3",{id:"\u4f18\u70b9"},"\u4f18\u70b9"),(0,n.kt)("p",null,"(1) FPGA\u7531\u903b\u8f91\u5355\u5143\u3001",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/RAM/144481"},"RAM"),"\u3001\u4e58\u6cd5\u5668\u7b49\u786c\u4ef6\u8d44\u6e90\u7ec4\u6210\uff0c\u901a\u8fc7\u5c06\u8fd9\u4e9b\u786c\u4ef6\u8d44\u6e90\u5408\u7406\u7ec4\u7ec7\uff0c\u53ef\u5b9e\u73b0",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/%E4%B9%98%E6%B3%95%E5%99%A8/4144271"},"\u4e58\u6cd5\u5668"),"\u3001\u5bc4\u5b58\u5668\u3001\u5730\u5740\u53d1\u751f\u5668\u7b49\u786c\u4ef6\u7535\u8def\u3002 ","[5]"," "),(0,n.kt)("p",null,"(2) FPGA\u53ef\u901a\u8fc7\u4f7f\u7528\u6846\u56fe\u6216\u8005Verilog HDL\u6765\u8bbe\u8ba1\uff0c\u4ece\u7b80\u5355\u7684\u95e8\u7535\u8def\u5230",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/FIR/345936"},"FIR"),"\u6216\u8005",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/FFT/4766072"},"FFT"),"\u7535\u8def\u3002 "),(0,n.kt)("p",null,"(3) FPGA\u53ef\u65e0\u9650\u5730\u91cd\u65b0\u7f16\u7a0b\uff0c\u52a0\u8f7d\u4e00\u4e2a\u65b0\u7684\u8bbe\u8ba1\u65b9\u6848\u53ea\u9700\u51e0\u767e\u6beb\u79d2\uff0c\u5229\u7528\u91cd\u914d\u7f6e\u53ef\u4ee5\u51cf\u5c11\u786c\u4ef6\u7684\u5f00\u9500\u3002 "),(0,n.kt)("p",null,"(4) FPGA\u7684\u5de5\u4f5c\u9891\u7387\u7531FPGA\u82af\u7247\u4ee5\u53ca\u8bbe\u8ba1\u51b3\u5b9a\uff0c\u53ef\u4ee5\u901a\u8fc7\u4fee\u6539\u8bbe\u8ba1\u6216\u8005\u66f4\u6362\u66f4\u5feb\u7684\u82af\u7247\u6765\u8fbe\u5230\u67d0\u4e9b\u82db\u523b\u7684\u8981\u6c42\uff08\u5f53\u7136\uff0c\u5de5\u4f5c\u9891\u7387\u4e5f\u4e0d\u662f\u65e0\u9650\u5236\u7684\u53ef\u4ee5\u63d0\u9ad8\uff0c\u800c\u662f\u53d7\u5f53\u524d\u7684IC\u5de5\u827a\u7b49\u56e0\u7d20\u5236\u7ea6\uff09\u3002 "),(0,n.kt)("h3",{id:"\u7f3a\u70b9"},"\u7f3a\u70b9"),(0,n.kt)("p",null,"(1) FPGA\u7684\u6240\u6709\u529f\u80fd\u5747\u4f9d\u9760\u786c\u4ef6\u5b9e\u73b0\uff0c\u65e0\u6cd5\u5b9e\u73b0\u5206\u652f\u6761\u4ef6\u8df3\u8f6c\u7b49\u64cd\u4f5c\u3002 "),(0,n.kt)("p",null,"(2) FPGA\u53ea\u80fd\u5b9e\u73b0\u5b9a\u70b9\u8fd0\u7b97\u3002"),(0,n.kt)("p",null,"\u603b\u7ed3\uff1aFPGA\u4f9d\u9760\u786c\u4ef6\u6765\u5b9e\u73b0\u6240\u6709\u7684\u529f\u80fd\uff0c\u901f\u5ea6\u4e0a\u53ef\u4ee5\u548c\u4e13\u7528\u82af\u7247\u76f8\u6bd4\uff0c\u4f46\u8bbe\u8ba1\u7684\u7075\u6d3b\u5ea6\u4e0e\u901a\u7528\u5904\u7406\u5668\u76f8\u6bd4\u6709\u5f88\u5927\u7684\u5dee\u8ddd\u3002"),(0,n.kt)("h2",{id:"\u516d\u8bbe\u8ba1\u8bed\u8a00\u53ca\u5e73\u53f0"},"\u516d\u3001\u8bbe\u8ba1\u8bed\u8a00\u53ca\u5e73\u53f0"),(0,n.kt)("p",null,"\u53ef\u7f16\u7a0b\u903b\u8f91\u5668\u4ef6\u662f\u901a\u8fc7",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/EDA/182009"},"EDA"),"\u6280\u672f\u5c06\u7535\u5b50\u5e94\u7528\u7cfb\u7edf\u7684\u65e2\u5b9a\u529f\u80fd\u548c\u6280\u672f\u6307\u6807\u5177\u4f53\u5b9e\u73b0\u7684\u786c\u4ef6\u8f7d\u4f53\uff0cFPGA\u4f5c\u4e3a\u5b9e\u73b0\u8fd9\u4e00\u9014\u5f84\u7684\u4e3b\u6d41\u5668\u4ef6\u4e4b\u4e00\uff0c\u5177\u6709\u76f4\u63a5\u9762\u5411\u7528\u6237\uff0c\u7075\u6d3b\u6027\u548c\u901a\u7528\u6027\u6781\u5927\uff0c\u4f7f\u7528\u65b9\u4fbf\uff0c\u786c \u4ef6\u6d4b\u8bd5\u548c\u5b9e\u73b0\u5feb\u6377\u7b49\u7279\u70b9\u3002"),(0,n.kt)("p",null,"\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\uff08HDL\uff09\u662f\u4e00\u79cd\u7528\u6765\u8bbe\u8ba1\u6570\u5b57\u903b\u8f91\u7cfb\u7edf\u548c\u63cf\u8ff0\u6570\u5b57\u7535\u8def\u7684\u8bed\u8a00\uff0c\u5e38\u7528\u7684\u4e3b\u8981\u6709",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/VHDL/105618"},"VHDL"),"\u3001","[Verilog HDL]","(",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/Verilog"},"https://baike.baidu.com/item/Verilog")," HDL/596353)\u3001System Verilog \u548c System C\u3002"),(0,n.kt)("p",null,"\u4f5c\u4e3a\u4e00\u79cd\u5168\u65b9\u4f4d\u7684\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\uff0c\u8d85\u9ad8\u901f\u96c6\u6210\u7535\u8def\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\uff08VHDL\uff09\u5177\u6709\u4e0e\u5177\u4f53\u786c\u4ef6\u7535\u8def\u65e0\u5173\u3001\u4e0e\u8bbe\u8ba1\u5e73\u53f0\u65e0\u5173\u7684\u7279\u6027\uff0c\u5177\u6709\u5bbd\u8303\u56f4\u63cf\u8ff0\u80fd\u529b\u3001\u4e0d\u4f9d\u8d56\u4e8e\u7279\u5b9a\u7684\u5668\u4ef6\u3001\u53ef\u5c06\u590d\u6742\u63a7\u5236\u903b\u8f91\u7684\u8bbe\u8ba1\u7528\u4e25\u8c28\u7b80\u6d01\u7684\u4ee3\u7801\u8fdb\u884c\u63cf\u8ff0\u7b49\u4f18\u70b9\uff0c\u5f97\u5230\u4f17\u591aEDA\u516c\u53f8\u7684\u652f\u6301\uff0c\u5728\u7535\u5b50\u8bbe\u8ba1\u9886\u57df\u5f97\u5230\u4e86\u5e7f\u6cdb\u5e94\u7528\u3002"),(0,n.kt)("p",null,"VHDL\u662f\u4e00\u79cd\u7528\u4e8e\u7535\u8def\u8bbe\u8ba1\u7684\u9ad8\u7ea7\u8bed\u8a00\uff0c\u4e0e\u5176\u4ed6\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\u76f8\u6bd4\uff0c\u5176\u5177\u6709\u8bed\u8a00\u7b80\u6d01\u3001\u7075\u6d3b\u6027\u5f3a\u3001\u4e0d\u4f9d\u8d56\u4e8e\u5668\u4ef6\u8bbe\u8ba1\u7b49\u7279\u70b9\uff0c\u4f7f\u5176\u6210\u4e3aEDA\u6280\u672f\u901a\u7528\u7684\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\uff0c\u4f7fEDA\u6280\u672f\u66f4\u4fbf\u4e8e\u8bbe\u8ba1\u8005\u638c\u63e1\u3002"),(0,n.kt)("p",null,"Verilog HDL\u662f\u5e7f\u6cdb\u5e94\u7528\u7684\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00\uff0c\u53ef\u4ee5\u7528\u4e8e\u786c\u4ef6\u8bbe\u8ba1\u6d41 \u7a0b\u7684\u5efa\u6a21\u3001\u7efc\u5408\u3001\u6a21\u62df\u7b49\u591a\u4e2a\u9636\u6bb5\u3002"),(0,n.kt)("p",null,"Verilog HDL \u4f18\u70b9\uff1a\u7c7b\u4f3cC\u8bed\u8a00\uff0c\u4e0a\u624b\u5bb9\u6613\uff0c\u7075\u6d3b\u3002\u5927\u5c0f\u5199\u654f\u611f\u3002\u5728\u5199\u6fc0\u52b1\u548c\u5efa\u6a21\u65b9\u9762\u6709\u4f18\u52bf\u3002\u7f3a\u70b9\uff1a\u5f88\u591a\u9519\u8bef\u5728\u7f16\u8bd1\u7684\u65f6\u5019\u4e0d\u80fd\u88ab\u53d1\u73b0\u3002"),(0,n.kt)("p",null,"VHDL \u4f18\u70b9\uff1a\u8bed\u6cd5\u4e25\u8c28\uff0c\u5c42\u6b21\u7ed3\u6784\u6e05\u6670\u3002\u7f3a\u70b9\uff1a\u719f\u6089\u65f6\u95f4\u957f\uff0c\u4e0d\u591f\u7075\u6d3b\u3002"),(0,n.kt)("p",null,"Quartus_\u2161\u8f6f\u4ef6\u662f\u7531Altera\u516c\u53f8\u5f00\u53d1\u7684\u5b8c\u6574\u591a\u5e73\u53f0\u8bbe\u8ba1\u73af\u5883\uff0c\u80fd\u6ee1\u8db3\u5404\u79cdFPGA\uff0c",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/CPLD/2527470"},"CPLD"),"\u7684\u8bbe\u8ba1\u9700\u8981\uff0c\u662f\u7247\u4e0a\u53ef\u7f16\u7a0b\u7cfb\u7edf\u8bbe\u8ba1\u7684\u7efc\u5408\u6027\u73af\u5883\u3002"),(0,n.kt)("p",null,"Vivado\u8bbe\u8ba1\u5957\u4ef6\uff0c\u662fFPGA\u5382\u5546\u8d5b\u7075\u601d\u516c\u53f8\uff08Xilinx\uff092012\u5e74\u53d1\u5e03\u7684\u96c6\u6210\u8bbe\u8ba1\u73af\u5883\u3002\u5305\u62ec\u9ad8\u5ea6\u96c6\u6210\u7684\u8bbe\u8ba1\u73af\u5883\u548c\u65b0\u4e00\u4ee3\u4ece\u7cfb\u7edf\u5230IC\u7ea7\u7684\u5de5\u5177\uff0c\u8fd9\u4e9b\u5747\u5efa\u7acb\u5728\u5171\u4eab\u7684\u53ef\u6269\u5c55\u6570\u636e\u6a21\u578b\u548c\u901a\u7528\u8c03\u8bd5\u73af\u5883\u57fa\u7840\u4e0a\u3002Xilinx Vivado\u8bbe\u8ba1\u5957\u4ef6\u4e2d\u63d0\u4f9b\u4e86FIFO IP\u6838\uff0c\u53ef\u65b9\u4fbf\u5e94\u7528\u4e8e\u8bbe\u8ba1\u4e2d\u3002"),(0,n.kt)("h2",{id:"\u4e03\u884c\u4e1a\u5e94\u7528"},"\u4e03\u3001\u884c\u4e1a\u5e94\u7528"),(0,n.kt)("h3",{id:"1\u89c6\u9891\u5206\u5272\u7cfb\u7edf"},"1\u3001\u89c6\u9891\u5206\u5272\u7cfb\u7edf"),(0,n.kt)("p",null,"\u8fd1\u5e74\u6765\uff0c\u5927\u578b\u7684\u603b\u63a7\u7cfb\u7edf\u5f97\u5230\u4e86\u65e5\u76ca\u5e7f\u6cdb\u7684\u5e94\u7528\uff0c\u4e0e\u4e4b\u76f8\u5173\u7684\u89c6\u9891\u5206\u5272\u6280\u672f\u6c34\u5e73\u4e5f\u5728\u9010\u6b65\u63d0\u9ad8\uff0c\u8be5\u6280\u672f\u662f\u628a\u7528\u591a\u5c4f\u62fc\u63a5\u663e\u793a\u7684\u65b9\u5f0f\u6765\u663e\u793a\u4e00\u8def\u89c6\u9891\u4fe1\u53f7\uff0c\u5728\u4e00\u4e9b\u9700\u8981\u4f7f\u7528\u5927\u5c4f\u5e55\u663e\u793a\u7684\u573a\u666f\u5e94\u7528\u5e7f\u6cdb\u3002 ","[2]"," "),(0,n.kt)("p",null,"\u968f\u7740\u6280\u672f\u6c34\u5e73\u7684\u8fdb\u6b65\uff0c \u89c6\u9891\u5206\u5272\u6280\u672f\u9010\u6b65\u6210\u719f\uff0c\u6ee1\u8db3\u4e86\u4eba\u4eec\u5bf9\u4e8e\u6e05\u6670\u89c6\u9891\u56fe\u50cf\u7684\u57fa\u672c\u9700\u6c42\u3001 FPGA \u82af\u7247\u786c\u4ef6\u7ed3\u6784\u6bd4\u8f83\u7279\u6b8a\uff0c\u53ef\u4ee5\u5229\u7528\u4e8b\u5148\u7f16\u8f91\u7684\u903b\u8f91\u7ed3\u6784\u6587\u4ef6\u8c03\u6574\u5185\u90e8\u7ed3\u6784\uff0c\u5229\u7528\u7ea6\u675f\u7684\u6587\u4ef6\u6765\u8c03\u6574\u4e0d\u540c\u903b\u8f91\u5355\u5143\u7684\u8fde\u63a5\u548c\u4f4d\u7f6e\uff0c\u59a5\u5584\u5904\u7406\u597d\u6570\u636e\u7ebf\u8def\u5f84\uff0c\u5176\u81ea\u8eab\u5177\u6709\u7684\u7075\u6d3b\u6027\u548c\u9002\u5e94\u6027\u65b9\u4fbf\u7528\u6237\u7684\u5f00\u53d1\u548c\u5e94\u7528\u3002\u5728\u5904\u7406\u89c6\u9891\u4fe1\u53f7\u65f6\uff0cFPGA\u82af\u7247\u53ef\u4ee5\u5145\u5206\u5229\u7528\u81ea\u8eab\u7684\u901f\u5ea6\u548c\u7ed3\u6784\u4f18\u52bf\uff0c\u5b9e\u73b0\u5175\u4e53\u6280\u672f\u548c\u6d41\u6c34\u7ebf\u6280\u672f\u3002\u5728\u5bf9\u5916\u8fde\u63a5\u7684\u8fc7\u7a0b\u4e2d\uff0c\u82af\u7247\u91c7\u7528\u6570\u636e\u5e76\u884c\u8fde\u63a5\u7684\u65b9\u5f0f\uff0c\u4f7f\u56fe\u50cf\u4fe1\u606f\u7684\u4f4d\u5bbd\u62d3\u5bbd\uff0c\u5229\u7528\u5185\u90e8\u7684\u903b\u8f91\u529f\u80fd\u63d0\u9ad8\u56fe\u50cf\u5904\u7406\u7684\u901f\u5ea6\u3002\u901a\u8fc7\u9ad8\u901f\u7f13\u5b58\u7ed3\u6784\u4ee5\u53ca\u65f6\u949f\u7ba1\u7406\u5b9e\u73b0\u5bf9\u56fe\u50cf\u5904\u7406\u4ee5\u53ca\u5176\u4ed6\u8bbe\u5907\u7684\u63a7\u5236\u3002\u5728\u6574\u4f53\u7684\u8bbe\u8ba1\u7ed3\u6784\u4e2d\uff0cFPGA\u82af\u7247\u5904\u4e8e\u6838\u5fc3\u4f4d\u7f6e\uff0c\u590d\u6742\u6570\u636e\u7684\u63d2\u503c\u5904\u7406\u4ee5\u53ca\u63d0\u53d6\u548c\u5b58\u50a8\uff0c\u8fd8\u8d77\u5230\u603b\u4f53\u63a7\u5236\u7684\u4f5c\u7528\uff0c\u4fdd\u8bc1\u7cfb\u7edf\u7684\u7a33\u5b9a\u8fd0\u884c\u3002\u53e6\u5916\uff0c\u89c6\u9891\u4fe1\u606f\u5904\u7406\u4e0e\u5176\u4ed6\u6570\u636e\u5904\u7406\u4e0d\u540c\uff0c\u9700\u8981\u82af\u7247\u5177\u6709\u7279\u6b8a\u7684\u903b\u8f91\u5355\u5143\u4ee5\u53ca",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/RAM/144481"},"RAM"),"\u6216\u8005",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/FIFO/64838"},"FIFO"),"\u5355\u5143\uff0c\u4fdd\u8bc1\u63d0\u9ad8\u8db3\u591f\u7684\u6570\u636e\u4f20\u8f93\u901f\u5ea6\u3002 ","[2]"," "),(0,n.kt)("h3",{id:"2\u6570\u636e\u5ef6\u8fdf\u5668\u548c\u5b58\u50a8\u8bbe\u8ba1"},"2\u3001\u6570\u636e\u5ef6\u8fdf\u5668\u548c\u5b58\u50a8\u8bbe\u8ba1"),(0,n.kt)("p",null,"FPGA\u5177\u6709\u53ef\u7f16\u7a0b\u7684\u5ef6\u8fdf\u6570\u5b57\u5355\u5143\uff0c\u5728\u901a\u4fe1\u7cfb\u7edf\u548c\u5404\u7c7b\u7535\u5b50\u8bbe\u5907\u4e2d\u6709\u7740\u6bd4\u8f83\u5e7f\u6cdb\u7684\u5e94\u7528\uff0c\u6bd4\u5982\u540c\u6b65\u901a\u4fe1\u7cfb\u7edf\uff0c\u65f6\u95f4\u6570\u503c\u5316\u7cfb\u7edf\u7b49\uff0c\u4e3b\u8981\u7684\u8bbe\u8ba1\u65b9\u6cd5\u5305\u62ec\u6570\u63a7\u5ef6\u8fdf\u7ebf\u6cd5\uff0c\u5b58\u50a8\u5668\u6cd5\uff0c\u8ba1\u6570\u5668\u6cd5\u7b49\uff0c\u5176\u4e2d\u5b58\u50a8\u5668\u6cd5\u4e3b\u8981\u662f\u5229\u7528 FPGA\u7684RAM\u6216\u8005FIFO\u5b9e\u73b0\u7684\u3002 ","[2]"," "),(0,n.kt)("p",null,"\u5229\u7528 FPGA \u5bf9",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/SD%E5%8D%A1/122767"},"SD\u5361"),"\u76f8\u5173\u6570\u636e\u8fdb\u884c\u8bfb\u5199\u53ef\u4ee5\u4f9d\u636e\u5177\u4f53\u7b97\u6cd5\u7684\u9700\u6c42\u4f4eFPGA\u82af\u7247\u5f00\u5c55\u7f16\u7a0b\uff0c\u66f4\u52a0\u5b9e\u9645\u60c5\u51b5\u7684\u53d8\u5316\u5b9e\u73b0\u8bfb\u5199\u64cd\u4f5c\u7684\u4e0d\u65ad\u66f4\u65b0\u3002\u8fd9\u79cd\u6a21\u5f0f\u4e4b\u4e0b\u53ea\u9700\u8981\u5229\u7528\u539f\u6709\u7684\u82af\u7247\u4fbf\u53ef\u4ee5\u5b9e\u73b0\u5bf9SD\u5361\u7684\u6709\u6548\u63a7\u5236\uff0c\u660e\u663e\u964d\u4f4e\u4e86\u7cfb\u7edf\u7684\u6210\u672c\u3002 ","[2]"," "),(0,n.kt)("h3",{id:"3\u901a\u4fe1\u884c\u4e1a"},"3\u3001\u901a\u4fe1\u884c\u4e1a"),(0,n.kt)("p",null,"\u901a\u5e38\u60c5\u51b5\u4e0b\uff0c\u901a\u4fe1\u884c\u4e1a\u7efc\u5408\u8003\u8651\u6210\u672c\u4ee5\u53ca\u8fd0\u8425\u7b49\u5404\u65b9\u9762\u7684\u56e0\u7d20\uff0c\u5728\u7ec8\u7aef\u8bbe\u5907\u6570\u91cf\u6bd4\u8f83\u591a\u7684\u4f4d\u7f6e\uff0cFPGA\u7684\u7528\u91cf\u6bd4\u8f83\u5927\uff0c\u57fa\u7ad9\u6700\u9002\u5408\u4f7f\u7528FPGA\uff0c\u57fa\u7ad9\u51e0\u4e4e\u6bcf\u4e00\u5757\u677f\u5b50\u90fd\u9700\u8981\u4f7f\u7528FPGA\u82af\u7247\uff0c\u800c\u4e14\u578b\u53f7\u6bd4\u8f83\u9ad8\u7aef\uff0c\u53ef\u4ee5\u5904\u7406\u590d\u6742\u7684\u7269\u7406\u534f\u8bae\uff0c\u5b9e\u73b0\u903b\u8f91\u63a7\u5236\u3002\u540c\u65f6\uff0c\u7531\u4e8e\u57fa\u7ad9\u7684\u903b\u8f91\u94fe\u8def\u5c42\uff0c\u7269\u7406\u5c42\u7684\u534f\u8bae\u90e8\u5206\u9700\u8981\u5b9a\u671f\u66f4\u65b0\uff0c\u4e5f\u6bd4\u8f83\u9002\u5408\u91c7\u7528FPGA\u6280\u672f\u3002\u76ee\u524d\uff0cFPGA\u4e3b\u8981\u5728\u901a\u4fe1\u884c\u4e1a\u7684\u5efa\u8bbe\u521d\u671f\u548c\u4e2d\u671f\u5e94\u7528\uff0c\u540e\u671f\u9010\u6b65\u88abASIC\u66ff\u4ee3\u3002 ","[2]"," "),(0,n.kt)("h3",{id:"4\u5176\u5b83\u5e94\u7528"},"4\u3001\u5176\u5b83\u5e94\u7528"),(0,n.kt)("p",null,"FPGA\u5728\u5b89\u9632\uff0c\u5de5\u4e1a\u7b49\u9886\u57df\u4e5f\u6709\u7740\u6bd4\u8f83\u5e7f\u6cdb\u7684\u5e94\u7528\uff0c\u6bd4\u5982\u5b89\u9632\u9886\u57df\u7684\u89c6\u9891\u7f16\u7801\u89e3\u7801\u7b49\u534f\u8bae\u5728\u524d\u7aef\u6570\u636e\u91c7\u96c6\u548c\u903b\u8f91\u63a7\u5236\u7684\u8fc7\u7a0b\u4e2d\u53ef\u4ee5\u5229\u7528FPGA\u5904\u7406\u3002\u5de5\u4e1a\u9886\u57df\u4e3b\u8981\u91c7\u7528\u89c4\u6a21\u8f83\u5c0f\u7684FPGA\uff0c\u6ee1\u8db3\u7075\u6d3b\u6027\u7684\u9700\u6c42\u3002\u53e6\u5916\uff0c\u7531\u4e8e FPGA\u5177\u6709\u6bd4\u8f83\u9ad8\u7684\u53ef\u9760\u6027\uff0c\u56e0\u6b64\u5728\u519b\u5de5\u4ee5\u53ca\u822a\u5929\u9886\u57df\u4e5f\u6709\u6bd4\u8f83\u5e7f\u6cdb\u7684\u5e94\u7528\u3002\u672a\u6765\uff0c\u968f\u7740\u6280\u672f\u7684\u4e0d\u65ad\u5b8c\u5584\uff0c\u76f8\u5173\u5de5\u827a\u5c06\u4f1a\u5b8c\u6210\u5347\u7ea7\u6539\u9020\uff0c \u5728\u8bf8\u591a\u65b0\u578b\u884c\u4e1a\u6bd4\u5982\u5927\u6570\u636e\u7b49\uff0cFPGA\u5c06\u4f1a\u6709\u66f4\u4e3a\u5e7f\u6cdb\u7684\u5e94\u7528\u524d\u666f\u3002\u4f34\u968f5G\u7f51\u7edc\u7684\u5efa\u8bbe\uff0c \u521d\u671f\u4f1a\u5927\u91cf\u5e94\u7528FPGA\uff0c",(0,n.kt)("a",{parentName:"p",href:"https://baike.baidu.com/item/%E4%BA%BA%E5%B7%A5%E6%99%BA%E8%83%BD/9180"},"\u4eba\u5de5\u667a\u80fd"),"\u7b49\u65b0\u578b\u7684\u9886\u57df\u4e5f\u4f1a\u66f4\u591a\u7684\u7528\u5230FPGA\u3002 ","[2]"," "),(0,n.kt)("p",null,"2021\u5e742\u6708\uff0c\u5148\u8d2d\u4e70\u518d\u8bbe\u8ba1\u7684FPGA\uff08\u73b0\u573a\u53ef\u7f16\u7a0b\u95e8\u9635\u5217\uff09\u88ab\u79f0\u4e3a\u201c\u4e07\u80fd\u82af\u7247\u201d\u3002\u56fd\u5185\u6700\u65e9\u81ea\u4e3b\u7814\u53d1\u3001\u89c4\u6a21\u751f\u4ea7\u3001\u6279\u91cf\u9500\u552e\u901a\u7528FPGA\u82af\u7247\u7684\u4f01\u4e1a\u4e4b\u4e00\u4eac\u5fae\u9f50\u529b\u516c\u53f8\u6572\u5b9a\uff0c\u5c06\u5728\u4ea6\u5e84\u6295\u8d443\u4ebf\u5143\u5efa\u8bbe\u65b0\u4e00\u4ee3\u56fd\u4ea7FPGA\u82af\u7247\u7814\u53d1\u4e0e\u4ea7\u4e1a\u5316\u9879\u76ee\u3002 ","[10]"))}k.isMDXComponent=!0},92664:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/1-bc89b9171147407dccb0d83b1a29f1e2.png"},50501:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/10-eb9a01d2ae7dfc7e78e3a5fa36e93932.png"},79225:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/11-c8ffb520093e620494025f8e03c79b5f.png"},31019:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/2-fffd143bd14a5f06f79cee0cbf56642a.png"},20013:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/3-27e517a530a8a144eacebc8e1a4aecf5.png"},59775:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/4-4d9d7442f8d52ac2542a9c3d88a55aea.png"},165:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/5-c78fc62313f35aef4bdd4dc1e5c4f6b1.png"},27501:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/6-4343ffb36b05dcbdf13cb7488c1e7a3b.png"},91773:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/7-ad96f002e39d9aba86ddc700bcdfb5cd.png"},7241:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/8-d4a3581d1611fdb864e260d4cc8ecb6d.png"},49226:(e,t,l)=>{l.d(t,{Z:()=>a});const a=l.p+"assets/images/9-299c3f6ff12a3e15657e105f3af33c3d.png"}}]);