// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        strmFlowU_split_dout,
        strmFlowU_split_empty_n,
        strmFlowU_split_read,
        strmFlowU_scaled_din,
        strmFlowU_scaled_full_n,
        strmFlowU_scaled_write,
        prev_rows_dout,
        prev_rows_empty_n,
        prev_rows_read,
        prev_cols_dout,
        prev_cols_empty_n,
        prev_cols_read,
        rows_dout,
        rows_empty_n,
        rows_read,
        cols_dout,
        cols_empty_n,
        cols_read,
        scale_up_flag_dout,
        scale_up_flag_empty_n,
        scale_up_flag_read,
        scale_in_dout,
        scale_in_empty_n,
        scale_in_read,
        rows_out_din,
        rows_out_full_n,
        rows_out_write,
        cols_out_din,
        cols_out_full_n,
        cols_out_write
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_pp0_stage0 = 11'd16;
parameter    ap_ST_fsm_state7 = 11'd32;
parameter    ap_ST_fsm_state8 = 11'd64;
parameter    ap_ST_fsm_state9 = 11'd128;
parameter    ap_ST_fsm_state10 = 11'd256;
parameter    ap_ST_fsm_state11 = 11'd512;
parameter    ap_ST_fsm_state12 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] strmFlowU_split_dout;
input   strmFlowU_split_empty_n;
output   strmFlowU_split_read;
output  [15:0] strmFlowU_scaled_din;
input   strmFlowU_scaled_full_n;
output   strmFlowU_scaled_write;
input  [15:0] prev_rows_dout;
input   prev_rows_empty_n;
output   prev_rows_read;
input  [15:0] prev_cols_dout;
input   prev_cols_empty_n;
output   prev_cols_read;
input  [31:0] rows_dout;
input   rows_empty_n;
output   rows_read;
input  [31:0] cols_dout;
input   cols_empty_n;
output   cols_read;
input  [0:0] scale_up_flag_dout;
input   scale_up_flag_empty_n;
output   scale_up_flag_read;
input  [31:0] scale_in_dout;
input   scale_in_empty_n;
output   scale_in_read;
output  [31:0] rows_out_din;
input   rows_out_full_n;
output   rows_out_write;
output  [31:0] cols_out_din;
input   cols_out_full_n;
output   cols_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strmFlowU_split_read;
reg[15:0] strmFlowU_scaled_din;
reg strmFlowU_scaled_write;
reg prev_rows_read;
reg prev_cols_read;
reg rows_read;
reg cols_read;
reg scale_up_flag_read;
reg scale_in_read;
reg rows_out_write;
reg cols_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    strmFlowU_split_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln318_reg_784;
reg    strmFlowU_scaled_blk_n;
reg    prev_rows_blk_n;
reg    prev_cols_blk_n;
reg    rows_blk_n;
reg    cols_blk_n;
reg    scale_up_flag_blk_n;
reg    scale_in_blk_n;
reg    rows_out_blk_n;
reg    cols_out_blk_n;
reg   [15:0] empty_155_reg_229;
reg   [15:0] prev_rows_read_reg_690;
reg    ap_block_state1;
reg   [15:0] prev_cols_read_reg_695;
reg   [0:0] scale_up_flag_read_reg_700;
reg   [31:0] scale_in_read_reg_704;
wire   [15:0] trunc_ln360_fu_344_p1;
reg   [15:0] trunc_ln360_reg_710;
wire   [15:0] trunc_ln360_1_fu_348_p1;
reg   [15:0] trunc_ln360_1_reg_718;
wire   [53:0] select_ln570_fu_404_p3;
reg   [53:0] select_ln570_reg_724;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln571_fu_412_p2;
reg   [0:0] icmp_ln571_reg_729;
wire   [0:0] icmp_ln581_fu_424_p2;
reg   [0:0] icmp_ln581_reg_736;
wire   [11:0] add_ln581_fu_430_p2;
reg   [11:0] add_ln581_reg_743;
wire   [11:0] sub_ln581_fu_436_p2;
reg   [11:0] sub_ln581_reg_748;
wire   [0:0] icmp_ln582_fu_442_p2;
reg   [0:0] icmp_ln582_reg_753;
wire   [16:0] trunc_ln583_fu_448_p1;
reg   [16:0] trunc_ln583_reg_759;
wire   [16:0] scaleI_V_fu_609_p3;
reg   [16:0] scaleI_V_reg_765;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln314_fu_621_p2;
wire    ap_CS_fsm_state4;
wire   [15:0] add_ln695_fu_626_p2;
reg   [15:0] add_ln695_reg_779;
wire   [0:0] icmp_ln318_fu_632_p2;
wire    ap_block_state5_pp0_stage0_iter0;
reg    ap_block_state6_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln695_3_fu_637_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_CS_fsm_state9;
wire    grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_ready;
wire    grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done;
wire   [16:0] op2_assign_fu_646_p2;
reg   [16:0] op2_assign_reg_798;
wire   [0:0] icmp_ln882_fu_652_p2;
reg   [0:0] icmp_ln882_reg_804;
reg   [0:0] flagLoaded0_2_load_reg_826;
wire    ap_CS_fsm_state10;
wire   [16:0] zext_ln882_fu_663_p1;
reg   [16:0] zext_ln882_reg_831;
wire   [15:0] add_i_i52_i_i_fu_673_p2;
reg   [15:0] add_i_i52_i_i_reg_839;
reg   [31:0] prevIceil_3_load_reg_845;
wire   [0:0] icmp_ln882_4_fu_668_p2;
reg   [0:0] flagLoaded1_1_load_reg_851;
wire   [0:0] ap_phi_mux_flag_phi_fu_244_p4;
reg   [0:0] flagLoaded1_1_load_1_reg_856;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    buffer_0_V_ce0;
reg    buffer_0_V_we0;
reg    buffer_0_V_ce1;
wire   [15:0] buffer_0_V_q1;
reg    buffer_1_V_ce0;
reg    buffer_1_V_we0;
reg    buffer_1_V_ce1;
wire   [15:0] buffer_1_V_q1;
reg   [10:0] buf0_V_address0;
reg    buf0_V_ce0;
reg    buf0_V_we0;
wire   [15:0] buf0_V_q0;
reg   [10:0] buf1_V_address0;
reg    buf1_V_ce0;
reg    buf1_V_we0;
wire   [15:0] buf1_V_q0;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_done;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_idle;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_ready;
wire   [15:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_strmFlowU_scaled17_din;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_strmFlowU_scaled17_write;
wire   [10:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_address0;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_ce0;
reg   [15:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_q0;
wire   [10:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_address0;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_ce0;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_we0;
wire   [15:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_d0;
wire   [10:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_address1;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_ce1;
wire   [10:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_address0;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_ce0;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_we0;
wire   [15:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_d0;
wire   [10:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_address1;
wire    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_ce1;
reg   [0:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_flagLoaded;
reg   [16:0] grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_row;
wire    grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start;
wire    grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_idle;
wire    grp_load_data_1920_16_10_45_22_17_1_s_fu_302_strmFlowU_split15_read;
wire   [10:0] grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_address0;
wire    grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_ce0;
wire    grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_we0;
wire   [15:0] grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_d0;
reg   [15:0] grp_load_data_1920_16_10_45_22_17_1_s_fu_302_inCurrRow;
reg   [31:0] grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read_5;
reg   [31:0] grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read;
wire   [0:0] grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_return_0;
wire   [31:0] grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_return_1;
reg   [15:0] empty_reg_218;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln882_3_fu_616_p2;
reg   [0:0] ap_phi_mux_flag_1_phi_fu_277_p4;
reg   [0:0] flag_reg_240;
wire    ap_CS_fsm_state11;
reg    ap_block_state11_on_subcall_done;
reg   [15:0] empty_156_reg_252;
reg   [0:0] flagLoaded0_2_i_i_reg_263;
reg    grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [31:0] prevIceil_3_fu_140;
reg   [0:0] flagLoaded0_2_fu_144;
reg   [0:0] flagLoaded1_1_fu_148;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] grp_fu_318_p1;
wire   [63:0] ireg_fu_352_p1;
wire   [10:0] exp_tmp_V_fu_368_p4;
wire   [51:0] trunc_ln565_fu_382_p1;
wire   [52:0] p_Result_1_fu_386_p3;
wire   [53:0] zext_ln569_fu_394_p1;
wire   [0:0] p_Result_s_fu_360_p3;
wire   [53:0] man_V_1_fu_398_p2;
wire   [62:0] trunc_ln555_fu_356_p1;
wire   [11:0] zext_ln455_fu_378_p1;
wire   [11:0] F2_fu_418_p2;
wire  signed [11:0] sh_amt_fu_452_p3;
wire   [5:0] trunc_ln586_fu_473_p1;
wire   [53:0] zext_ln586_fu_477_p1;
wire   [53:0] ashr_ln586_fu_481_p2;
wire   [31:0] bitcast_ln702_fu_490_p1;
wire   [0:0] tmp_fu_493_p3;
wire  signed [31:0] sext_ln581_fu_457_p1;
wire   [16:0] sext_ln581cast_fu_509_p1;
wire   [0:0] xor_ln571_fu_518_p2;
wire   [0:0] and_ln582_fu_523_p2;
wire   [0:0] or_ln582_fu_535_p2;
wire   [0:0] xor_ln582_fu_539_p2;
wire   [0:0] and_ln581_fu_545_p2;
wire   [0:0] icmp_ln585_fu_461_p2;
wire   [0:0] and_ln585_fu_550_p2;
wire   [16:0] trunc_ln586_1_fu_486_p1;
wire   [16:0] select_ln582_fu_528_p3;
wire   [0:0] xor_ln585_fu_564_p2;
wire   [0:0] and_ln585_1_fu_570_p2;
wire   [16:0] select_ln588_fu_501_p3;
wire   [16:0] select_ln585_fu_556_p3;
wire   [0:0] or_ln581_fu_584_p2;
wire   [0:0] icmp_ln603_fu_467_p2;
wire   [0:0] xor_ln581_fu_589_p2;
wire   [0:0] and_ln603_fu_595_p2;
wire   [16:0] shl_ln604_fu_513_p2;
wire   [16:0] select_ln585_1_fu_576_p3;
wire   [16:0] select_ln603_fu_601_p3;
wire   [16:0] outRows_cast_i_i_fu_643_p1;
reg    grp_fu_318_ce;
reg    ap_predicate_op161_call_state12;
reg    ap_predicate_op163_call_state12;
reg    ap_block_state12_on_subcall_done;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start_reg = 1'b0;
#0 grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start_reg = 1'b0;
end

pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buffer_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_address0),
    .ce0(buffer_0_V_ce0),
    .we0(buffer_0_V_we0),
    .d0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_d0),
    .address1(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_address1),
    .ce1(buffer_0_V_ce1),
    .q1(buffer_0_V_q1)
);

pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsebkb #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buffer_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_address0),
    .ce0(buffer_1_V_ce0),
    .we0(buffer_1_V_we0),
    .d0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_d0),
    .address1(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_address1),
    .ce1(buffer_1_V_ce1),
    .q1(buffer_1_V_q1)
);

pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf0_V_address0),
    .ce0(buf0_V_ce0),
    .we0(buf0_V_we0),
    .d0(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_d0),
    .q0(buf0_V_q0)
);

pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_falsedEe #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf1_V_address0),
    .ce0(buf1_V_ce0),
    .we0(buf1_V_we0),
    .d0(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_d0),
    .q0(buf1_V_q0)
);

pyr_dense_optical_flow_accel_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start),
    .ap_done(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_done),
    .ap_idle(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_idle),
    .ap_ready(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_ready),
    .strmFlowU_scaled17_din(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_strmFlowU_scaled17_din),
    .strmFlowU_scaled17_full_n(strmFlowU_scaled_full_n),
    .strmFlowU_scaled17_write(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_strmFlowU_scaled17_write),
    .buf_r_address0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_address0),
    .buf_r_ce0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_ce0),
    .buf_r_q0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_q0),
    .buffer_r_address0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_address0),
    .buffer_r_ce0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_ce0),
    .buffer_r_we0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_we0),
    .buffer_r_d0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_d0),
    .buffer_r_address1(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_address1),
    .buffer_r_ce1(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_ce1),
    .buffer_r_q1(buffer_0_V_q1),
    .buffer1_address0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_address0),
    .buffer1_ce0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_ce0),
    .buffer1_we0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_we0),
    .buffer1_d0(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_d0),
    .buffer1_address1(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_address1),
    .buffer1_ce1(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_ce1),
    .buffer1_q1(buffer_1_V_q1),
    .outRows(trunc_ln360_reg_710),
    .outCols(trunc_ln360_1_reg_718),
    .flagLoaded(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_flagLoaded),
    .row(grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_row),
    .scaleI(scaleI_V_reg_765),
    .scaleJ(scaleI_V_reg_765)
);

pyr_dense_optical_flow_accel_load_data_1920_16_10_45_22_17_1_s grp_load_data_1920_16_10_45_22_17_1_s_fu_302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start),
    .ap_done(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done),
    .ap_idle(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_idle),
    .ap_ready(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_ready),
    .strmFlowU_split15_dout(strmFlowU_split_dout),
    .strmFlowU_split15_empty_n(strmFlowU_split_empty_n),
    .strmFlowU_split15_read(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_strmFlowU_split15_read),
    .buf_r_address0(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_address0),
    .buf_r_ce0(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_ce0),
    .buf_r_we0(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_we0),
    .buf_r_d0(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_d0),
    .rows(prev_rows_read_reg_690),
    .cols(prev_cols_read_reg_695),
    .inCurrRow(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_inCurrRow),
    .scaleI(scaleI_V_reg_765),
    .prevIceil_read_5(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read_5),
    .prevIceil_read(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read),
    .ap_return_0(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_return_0),
    .ap_return_1(grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_return_1)
);

pyr_dense_optical_flow_accel_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(scale_in_dout),
    .ce(grp_fu_318_ce),
    .dout(grp_fu_318_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln314_fu_621_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln314_fu_621_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | ((ap_phi_mux_flag_phi_fu_244_p4 == 1'd0) & (icmp_ln882_4_fu_668_p2 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((ap_phi_mux_flag_phi_fu_244_p4 == 1'd1) & (icmp_ln882_4_fu_668_p2 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
            grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start_reg <= 1'b1;
        end else if ((grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_ready == 1'b1)) begin
            grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_phi_mux_flag_phi_fu_244_p4 == 1'd0) & (icmp_ln882_4_fu_668_p2 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((ap_phi_mux_flag_phi_fu_244_p4 == 1'd1) & (icmp_ln882_4_fu_668_p2 == 1'd0) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((ap_phi_mux_flag_phi_fu_244_p4 == 1'd1) & (icmp_ln882_4_fu_668_p2 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state10) & ((icmp_ln882_reg_804 == 1'd0) | ((ap_phi_mux_flag_phi_fu_244_p4 == 1'd0) & (icmp_ln882_4_fu_668_p2 == 1'd0)))))) begin
            grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_ready == 1'b1)) begin
            grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln318_fu_632_p2 == 1'd0))) begin
        empty_155_reg_229 <= add_ln695_3_fu_637_p2;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln314_fu_621_p2 == 1'd0))) begin
        empty_155_reg_229 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b1))) begin
        empty_156_reg_252 <= 16'd0;
    end else if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_156_reg_252 <= add_i_i52_i_i_reg_839;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_3_fu_616_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (scale_up_flag_read_reg_700 == 1'd0))) begin
        empty_reg_218 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        empty_reg_218 <= add_ln695_reg_779;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_652_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b1))) begin
        flagLoaded0_2_i_i_reg_263 <= grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_return_0;
    end else if (((ap_phi_mux_flag_phi_fu_244_p4 == 1'd0) & (icmp_ln882_4_fu_668_p2 == 1'd0) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        flagLoaded0_2_i_i_reg_263 <= flagLoaded0_2_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b1))) begin
        flag_reg_240 <= 1'd0;
    end else if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        flag_reg_240 <= ap_phi_mux_flag_1_phi_fu_277_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        add_i_i52_i_i_reg_839 <= add_i_i52_i_i_fu_673_p2;
        flagLoaded0_2_load_reg_826 <= flagLoaded0_2_fu_144;
        zext_ln882_reg_831[15 : 0] <= zext_ln882_fu_663_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln581_reg_743 <= add_ln581_fu_430_p2;
        icmp_ln571_reg_729 <= icmp_ln571_fu_412_p2;
        icmp_ln581_reg_736 <= icmp_ln581_fu_424_p2;
        icmp_ln582_reg_753 <= icmp_ln582_fu_442_p2;
        select_ln570_reg_724 <= select_ln570_fu_404_p3;
        sub_ln581_reg_748 <= sub_ln581_fu_436_p2;
        trunc_ln583_reg_759 <= trunc_ln583_fu_448_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln695_reg_779 <= add_ln695_fu_626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln882_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b1)) | ((1'b0 == ap_block_state11_on_subcall_done) & (flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        flagLoaded0_2_fu_144 <= grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        flagLoaded1_1_fu_148 <= grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_flag_phi_fu_244_p4 == 1'd1) & (icmp_ln882_4_fu_668_p2 == 1'd0) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        flagLoaded1_1_load_1_reg_856 <= flagLoaded1_1_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_flag_phi_fu_244_p4 == 1'd1) & (icmp_ln882_4_fu_668_p2 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        flagLoaded1_1_load_reg_851 <= flagLoaded1_1_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln318_reg_784 <= icmp_ln318_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b1))) begin
        icmp_ln882_reg_804 <= icmp_ln882_fu_652_p2;
        op2_assign_reg_798 <= op2_assign_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln882_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b1)) | ((1'b0 == ap_block_state11_on_subcall_done) & (flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((1'b0 == ap_block_state11_on_subcall_done) & (flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        prevIceil_3_fu_140 <= grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_4_fu_668_p2 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        prevIceil_3_load_reg_845 <= prevIceil_3_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        prev_cols_read_reg_695 <= prev_cols_dout;
        prev_rows_read_reg_690 <= prev_rows_dout;
        scale_in_read_reg_704 <= scale_in_dout;
        scale_up_flag_read_reg_700 <= scale_up_flag_dout;
        trunc_ln360_1_reg_718 <= trunc_ln360_1_fu_348_p1;
        trunc_ln360_reg_710 <= trunc_ln360_fu_344_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        scaleI_V_reg_765 <= scaleI_V_fu_609_p3;
    end
end

always @ (*) begin
    if ((icmp_ln318_fu_632_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((flag_reg_240 == 1'd0)) begin
            ap_phi_mux_flag_1_phi_fu_277_p4 = 1'd1;
        end else if ((flag_reg_240 == 1'd1)) begin
            ap_phi_mux_flag_1_phi_fu_277_p4 = 1'd0;
        end else begin
            ap_phi_mux_flag_1_phi_fu_277_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_flag_1_phi_fu_277_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        buf0_V_address0 = grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_address0;
    end else if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        buf0_V_address0 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_address0;
    end else begin
        buf0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        buf0_V_ce0 = grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        buf0_V_ce0 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_ce0;
    end else begin
        buf0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)))) begin
        buf0_V_we0 = grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_we0;
    end else begin
        buf0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        buf1_V_address0 = grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_address0;
    end else if ((((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)))) begin
        buf1_V_address0 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_address0;
    end else begin
        buf1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        buf1_V_ce0 = grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_ce0;
    end else if ((((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)))) begin
        buf1_V_ce0 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_ce0;
    end else begin
        buf1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        buf1_V_we0 = grp_load_data_1920_16_10_45_22_17_1_s_fu_302_buf_r_we0;
    end else begin
        buf1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        buffer_0_V_ce0 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_ce0;
    end else begin
        buffer_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        buffer_0_V_ce1 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_ce1;
    end else begin
        buffer_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        buffer_0_V_we0 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer_r_we0;
    end else begin
        buffer_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        buffer_1_V_ce0 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_ce0;
    end else begin
        buffer_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        buffer_1_V_ce1 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_ce1;
    end else begin
        buffer_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        buffer_1_V_we0 = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buffer1_we0;
    end else begin
        buffer_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_blk_n = cols_empty_n;
    end else begin
        cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_out_blk_n = cols_out_full_n;
    end else begin
        cols_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_out_write = 1'b1;
    end else begin
        cols_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_read = 1'b1;
    end else begin
        cols_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_318_ce = 1'b1;
    end else begin
        grp_fu_318_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_inCurrRow = add_i_i52_i_i_reg_839;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_inCurrRow = 16'd0;
    end else begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_inCurrRow = 'bx;
    end
end

always @ (*) begin
    if ((((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read = prevIceil_3_load_reg_845;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read = 32'd4294967295;
    end else begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read = 'bx;
    end
end

always @ (*) begin
    if ((((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read_5 = prevIceil_3_load_reg_845;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read_5 = 32'd4294967295;
    end else begin
        grp_load_data_1920_16_10_45_22_17_1_s_fu_302_prevIceil_read_5 = 'bx;
    end
end

always @ (*) begin
    if ((((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)))) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_q0 = buf1_V_q0;
    end else if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_q0 = buf0_V_q0;
    end else begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_buf_r_q0 = 'bx;
    end
end

always @ (*) begin
    if (((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1))) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_flagLoaded = flagLoaded1_1_load_1_reg_856;
    end else if (((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1))))) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_flagLoaded = flagLoaded0_2_i_i_reg_263;
    end else if (((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_flagLoaded = flagLoaded1_1_load_reg_851;
    end else if (((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_flagLoaded = flagLoaded0_2_load_reg_826;
    end else begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_flagLoaded = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)))) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_row = op2_assign_reg_798;
    end else if ((((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_row = zext_ln882_reg_831;
    end else begin
        grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_row = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        prev_cols_blk_n = prev_cols_empty_n;
    end else begin
        prev_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        prev_cols_read = 1'b1;
    end else begin
        prev_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        prev_rows_blk_n = prev_rows_empty_n;
    end else begin
        prev_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        prev_rows_read = 1'b1;
    end else begin
        prev_rows_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_blk_n = rows_empty_n;
    end else begin
        rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_out_blk_n = rows_out_full_n;
    end else begin
        rows_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_out_write = 1'b1;
    end else begin
        rows_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_read = 1'b1;
    end else begin
        rows_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_in_blk_n = scale_in_empty_n;
    end else begin
        scale_in_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_in_read = 1'b1;
    end else begin
        scale_in_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_up_flag_blk_n = scale_up_flag_empty_n;
    end else begin
        scale_up_flag_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        scale_up_flag_read = 1'b1;
    end else begin
        scale_up_flag_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_784 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowU_scaled_blk_n = strmFlowU_scaled_full_n;
    end else begin
        strmFlowU_scaled_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_784 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowU_scaled_din = strmFlowU_split_dout;
    end else if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        strmFlowU_scaled_din = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_strmFlowU_scaled17_din;
    end else begin
        strmFlowU_scaled_din = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_strmFlowU_scaled17_din;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_784 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowU_scaled_write = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state12) & (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)))) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        strmFlowU_scaled_write = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_strmFlowU_scaled17_write;
    end else begin
        strmFlowU_scaled_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_784 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowU_split_blk_n = strmFlowU_split_empty_n;
    end else begin
        strmFlowU_split_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_784 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        strmFlowU_split_read = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((flag_reg_240 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((flag_reg_240 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        strmFlowU_split_read = grp_load_data_1920_16_10_45_22_17_1_s_fu_302_strmFlowU_split15_read;
    end else begin
        strmFlowU_split_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln882_3_fu_616_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (scale_up_flag_read_reg_700 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln882_3_fu_616_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (scale_up_flag_read_reg_700 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln314_fu_621_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln318_fu_632_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln318_fu_632_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((icmp_ln882_4_fu_668_p2 == 1'd0) | (icmp_ln882_reg_804 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_418_p2 = (12'd1075 - zext_ln455_fu_378_p1);

assign add_i_i52_i_i_fu_673_p2 = (empty_156_reg_252 + 16'd1);

assign add_ln581_fu_430_p2 = ($signed(12'd4080) + $signed(F2_fu_418_p2));

assign add_ln695_3_fu_637_p2 = (empty_155_reg_229 + 16'd1);

assign add_ln695_fu_626_p2 = (empty_reg_218 + 16'd1);

assign and_ln581_fu_545_p2 = (xor_ln582_fu_539_p2 & icmp_ln581_reg_736);

assign and_ln582_fu_523_p2 = (xor_ln571_fu_518_p2 & icmp_ln582_reg_753);

assign and_ln585_1_fu_570_p2 = (xor_ln585_fu_564_p2 & and_ln581_fu_545_p2);

assign and_ln585_fu_550_p2 = (icmp_ln585_fu_461_p2 & and_ln581_fu_545_p2);

assign and_ln603_fu_595_p2 = (xor_ln581_fu_589_p2 & icmp_ln603_fu_467_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln318_reg_784 == 1'd0) & (strmFlowU_scaled_full_n == 1'b0)) | ((icmp_ln318_reg_784 == 1'd0) & (strmFlowU_split_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln318_reg_784 == 1'd0) & (strmFlowU_scaled_full_n == 1'b0)) | ((icmp_ln318_reg_784 == 1'd0) & (strmFlowU_split_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln318_reg_784 == 1'd0) & (strmFlowU_scaled_full_n == 1'b0)) | ((icmp_ln318_reg_784 == 1'd0) & (strmFlowU_split_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((cols_out_full_n == 1'b0) | (rows_out_full_n == 1'b0) | (scale_in_empty_n == 1'b0) | (scale_up_flag_empty_n == 1'b0) | (cols_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (prev_cols_empty_n == 1'b0) | (prev_rows_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state11_on_subcall_done = (((flag_reg_240 == 1'd1) & (grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_done == 1'b0)) | ((flag_reg_240 == 1'd1) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b0)) | ((flag_reg_240 == 1'd0) & (grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_done == 1'b0)) | ((flag_reg_240 == 1'd0) & (grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = (((ap_predicate_op163_call_state12 == 1'b1) & (grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_done == 1'b0)) | ((ap_predicate_op161_call_state12 == 1'b1) & (grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_done == 1'b0)));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter1 = (((icmp_ln318_reg_784 == 1'd0) & (strmFlowU_scaled_full_n == 1'b0)) | ((icmp_ln318_reg_784 == 1'd0) & (strmFlowU_split_empty_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_flag_phi_fu_244_p4 = flag_reg_240;

always @ (*) begin
    ap_predicate_op161_call_state12 = (((icmp_ln882_reg_804 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)) | ((flag_reg_240 == 1'd0) & (scale_up_flag_read_reg_700 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op163_call_state12 = ((flag_reg_240 == 1'd1) & (icmp_ln882_reg_804 == 1'd1) & (scale_up_flag_read_reg_700 == 1'd1));
end

assign ashr_ln586_fu_481_p2 = $signed(select_ln570_reg_724) >>> zext_ln586_fu_477_p1;

assign bitcast_ln702_fu_490_p1 = scale_in_read_reg_704;

assign cols_out_din = cols_dout;

assign exp_tmp_V_fu_368_p4 = {{ireg_fu_352_p1[62:52]}};

assign grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start = grp_load_data_1920_16_10_45_22_17_1_s_fu_302_ap_start_reg;

assign grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start = grp_process_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_s_fu_286_ap_start_reg;

assign icmp_ln314_fu_621_p2 = ((empty_reg_218 == trunc_ln360_reg_710) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_632_p2 = ((empty_155_reg_229 == trunc_ln360_1_reg_718) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_412_p2 = ((trunc_ln555_fu_356_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_424_p2 = (($signed(F2_fu_418_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_442_p2 = ((F2_fu_418_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_461_p2 = ((sh_amt_fu_452_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_467_p2 = ((sh_amt_fu_452_p3 < 12'd17) ? 1'b1 : 1'b0);

assign icmp_ln882_3_fu_616_p2 = ((trunc_ln360_reg_710 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln882_4_fu_668_p2 = (($signed(zext_ln882_fu_663_p1) < $signed(op2_assign_reg_798)) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_652_p2 = (($signed(op2_assign_fu_646_p2) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign ireg_fu_352_p1 = grp_fu_318_p1;

assign man_V_1_fu_398_p2 = (54'd0 - zext_ln569_fu_394_p1);

assign op2_assign_fu_646_p2 = ($signed(outRows_cast_i_i_fu_643_p1) + $signed(17'd131071));

assign or_ln581_fu_584_p2 = (or_ln582_fu_535_p2 | icmp_ln581_reg_736);

assign or_ln582_fu_535_p2 = (icmp_ln582_reg_753 | icmp_ln571_reg_729);

assign outRows_cast_i_i_fu_643_p1 = trunc_ln360_reg_710;

assign p_Result_1_fu_386_p3 = {{1'd1}, {trunc_ln565_fu_382_p1}};

assign p_Result_s_fu_360_p3 = ireg_fu_352_p1[32'd63];

assign rows_out_din = rows_dout;

assign scaleI_V_fu_609_p3 = ((icmp_ln571_reg_729[0:0] === 1'b1) ? 17'd0 : select_ln603_fu_601_p3);

assign select_ln570_fu_404_p3 = ((p_Result_s_fu_360_p3[0:0] === 1'b1) ? man_V_1_fu_398_p2 : zext_ln569_fu_394_p1);

assign select_ln582_fu_528_p3 = ((and_ln582_fu_523_p2[0:0] === 1'b1) ? trunc_ln583_reg_759 : 17'd0);

assign select_ln585_1_fu_576_p3 = ((and_ln585_1_fu_570_p2[0:0] === 1'b1) ? select_ln588_fu_501_p3 : select_ln585_fu_556_p3);

assign select_ln585_fu_556_p3 = ((and_ln585_fu_550_p2[0:0] === 1'b1) ? trunc_ln586_1_fu_486_p1 : select_ln582_fu_528_p3);

assign select_ln588_fu_501_p3 = ((tmp_fu_493_p3[0:0] === 1'b1) ? 17'd131071 : 17'd0);

assign select_ln603_fu_601_p3 = ((and_ln603_fu_595_p2[0:0] === 1'b1) ? shl_ln604_fu_513_p2 : select_ln585_1_fu_576_p3);

assign sext_ln581_fu_457_p1 = sh_amt_fu_452_p3;

assign sext_ln581cast_fu_509_p1 = sext_ln581_fu_457_p1[16:0];

assign sh_amt_fu_452_p3 = ((icmp_ln581_reg_736[0:0] === 1'b1) ? add_ln581_reg_743 : sub_ln581_reg_748);

assign shl_ln604_fu_513_p2 = trunc_ln583_reg_759 << sext_ln581cast_fu_509_p1;

assign sub_ln581_fu_436_p2 = (12'd16 - F2_fu_418_p2);

assign tmp_fu_493_p3 = bitcast_ln702_fu_490_p1[32'd31];

assign trunc_ln360_1_fu_348_p1 = cols_dout[15:0];

assign trunc_ln360_fu_344_p1 = rows_dout[15:0];

assign trunc_ln555_fu_356_p1 = ireg_fu_352_p1[62:0];

assign trunc_ln565_fu_382_p1 = ireg_fu_352_p1[51:0];

assign trunc_ln583_fu_448_p1 = select_ln570_fu_404_p3[16:0];

assign trunc_ln586_1_fu_486_p1 = ashr_ln586_fu_481_p2[16:0];

assign trunc_ln586_fu_473_p1 = sh_amt_fu_452_p3[5:0];

assign xor_ln571_fu_518_p2 = (icmp_ln571_reg_729 ^ 1'd1);

assign xor_ln581_fu_589_p2 = (or_ln581_fu_584_p2 ^ 1'd1);

assign xor_ln582_fu_539_p2 = (or_ln582_fu_535_p2 ^ 1'd1);

assign xor_ln585_fu_564_p2 = (icmp_ln585_fu_461_p2 ^ 1'd1);

assign zext_ln455_fu_378_p1 = exp_tmp_V_fu_368_p4;

assign zext_ln569_fu_394_p1 = p_Result_1_fu_386_p3;

assign zext_ln586_fu_477_p1 = trunc_ln586_fu_473_p1;

assign zext_ln882_fu_663_p1 = empty_156_reg_252;

always @ (posedge ap_clk) begin
    zext_ln882_reg_831[16] <= 1'b0;
end

endmodule //pyr_dense_optical_flow_accel_scale_up_unsigned_short_1080_unsigned_short_1920_16_10_45_22_48_16_17_1_false_23
