# ******************************************************
# created by        : 
# generated by      : Admin
# generated from    : C:\Users\Admin\Documents\GitHub\git_test\Allegro_test\case1\case1.idsng
# IDesignSpec rev   : idsbatch v4.16.26.2
# XML Revision      : 

# *** This code is generated with following settings ***
# Reg Width                  : 32
# Address Unit               : 8
# C++ Types int              : hwint
# Bus Type                   : AXI
# BigEndian                  : false
# LittleEndian               : false
# Dist. Decode and Readback  : false
# ******************************************************

start_message_log -force case1_msg_log
start_command_log -force case1_cmd_log
read_verilog -version sv2009 case1.v axi_widget.v 
elaborate
set_mode mv
read_sva case1_top_onespin.sv
check -all [get_checks]
stop_message_log 
stop_command_log 