// This is a generated file. Not intended for manual editing.
package eu.adrijaned.intellijvhdlplugin.language.psi;

import java.util.List;
import org.jetbrains.annotations.*;
import com.intellij.psi.PsiElement;

public interface VHDLPackageDeclarativeItem extends PsiElement {

  @Nullable
  VHDLAliasDeclaration getAliasDeclaration();

  @Nullable
  VHDLAttributeDeclaration getAttributeDeclaration();

  @Nullable
  VHDLAttributeSpecification getAttributeSpecification();

  @Nullable
  VHDLComponentDeclaration getComponentDeclaration();

  @Nullable
  VHDLConstantDeclaration getConstantDeclaration();

  @Nullable
  VHDLDisconnectionSpecification getDisconnectionSpecification();

  @Nullable
  VHDLFileDeclaration getFileDeclaration();

  @Nullable
  VHDLGroupDeclaration getGroupDeclaration();

  @Nullable
  VHDLGroupTemplateDeclaration getGroupTemplateDeclaration();

  @Nullable
  VHDLIPSLPropertyDeclaration getIPSLPropertyDeclaration();

  @Nullable
  VHDLIPSLSequenceDeclaration getIPSLSequenceDeclaration();

  @Nullable
  VHDLModeViewDeclaration getModeViewDeclaration();

  @Nullable
  VHDLPackageDeclaration getPackageDeclaration();

  @Nullable
  VHDLPackageInstantiationDeclaration getPackageInstantiationDeclaration();

  @Nullable
  VHDLSharedVariableDeclaration getSharedVariableDeclaration();

  @Nullable
  VHDLSignalDeclaration getSignalDeclaration();

  @Nullable
  VHDLSubprogramDeclaration getSubprogramDeclaration();

  @Nullable
  VHDLSubprogramInstantiationDeclaration getSubprogramInstantiationDeclaration();

  @Nullable
  VHDLSubtypeDeclaration getSubtypeDeclaration();

  @Nullable
  VHDLTypeDeclaration getTypeDeclaration();

  @Nullable
  VHDLUseClause getUseClause();

}
