
DAMH_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008048  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08008158  08008158  00018158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085b4  080085b4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  080085b4  080085b4  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080085b4  080085b4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085b4  080085b4  000185b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080085b8  080085b8  000185b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080085bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  200001e4  080087a0  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  080087a0  00020384  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001702d  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e8d  00000000  00000000  0003723a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  0003a0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f78  00000000  00000000  0003b168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7a9  00000000  00000000  0003c0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001513f  00000000  00000000  00056889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eaf6  00000000  00000000  0006b9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fa4be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005744  00000000  00000000  000fa514  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008140 	.word	0x08008140

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08008140 	.word	0x08008140

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <fsm_main>:
 *      Author: Acer
 */

#include "fsm_main.h"

void fsm_main(){
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
    switch (current_state) {
 8001036:	4b58      	ldr	r3, [pc, #352]	; (8001198 <fsm_main+0x168>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b03      	cmp	r3, #3
 800103c:	f200 80a3 	bhi.w	8001186 <fsm_main+0x156>
 8001040:	a201      	add	r2, pc, #4	; (adr r2, 8001048 <fsm_main+0x18>)
 8001042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001046:	bf00      	nop
 8001048:	08001059 	.word	0x08001059
 800104c:	08001065 	.word	0x08001065
 8001050:	08001087 	.word	0x08001087
 8001054:	08001165 	.word	0x08001165
    	case INIT:
    		lcd_init();
 8001058:	f000 f99c 	bl	8001394 <lcd_init>
    		current_state = READING;
 800105c:	4b4e      	ldr	r3, [pc, #312]	; (8001198 <fsm_main+0x168>)
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
    		break;
 8001062:	e094      	b.n	800118e <fsm_main+0x15e>

        case READING:
            if (DHT20_Read(&sensor_data) == HAL_OK) {
 8001064:	484d      	ldr	r0, [pc, #308]	; (800119c <fsm_main+0x16c>)
 8001066:	f000 f8b5 	bl	80011d4 <DHT20_Read>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d103      	bne.n	8001078 <fsm_main+0x48>
                current_state = UPDATING_DISPLAY; // Chuyn sang trng thi cp nht hin th
 8001070:	4b49      	ldr	r3, [pc, #292]	; (8001198 <fsm_main+0x168>)
 8001072:	2202      	movs	r2, #2
 8001074:	701a      	strb	r2, [r3, #0]
            } else {
                current_state = ERROR_DISPLAY; lcd_send_string("Read Err!");  // Chuyn sang trng thi li
            }
            break;
 8001076:	e08a      	b.n	800118e <fsm_main+0x15e>
                current_state = ERROR_DISPLAY; lcd_send_string("Read Err!");  // Chuyn sang trng thi li
 8001078:	4b47      	ldr	r3, [pc, #284]	; (8001198 <fsm_main+0x168>)
 800107a:	2203      	movs	r2, #3
 800107c:	701a      	strb	r2, [r3, #0]
 800107e:	4848      	ldr	r0, [pc, #288]	; (80011a0 <fsm_main+0x170>)
 8001080:	f000 f9b6 	bl	80013f0 <lcd_send_string>
            break;
 8001084:	e083      	b.n	800118e <fsm_main+0x15e>

        case UPDATING_DISPLAY:
            sprintf(buffer1, "TEMP:%.1f", sensor_data.temperature);
 8001086:	4b45      	ldr	r3, [pc, #276]	; (800119c <fsm_main+0x16c>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff f9cc 	bl	8000428 <__aeabi_f2d>
 8001090:	4602      	mov	r2, r0
 8001092:	460b      	mov	r3, r1
 8001094:	4943      	ldr	r1, [pc, #268]	; (80011a4 <fsm_main+0x174>)
 8001096:	4844      	ldr	r0, [pc, #272]	; (80011a8 <fsm_main+0x178>)
 8001098:	f004 fed6 	bl	8005e48 <siprintf>
            sprintf(buffer2, "HUMI:%.1f", sensor_data.humidity);
 800109c:	4b3f      	ldr	r3, [pc, #252]	; (800119c <fsm_main+0x16c>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff f9c1 	bl	8000428 <__aeabi_f2d>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4940      	ldr	r1, [pc, #256]	; (80011ac <fsm_main+0x17c>)
 80010ac:	4840      	ldr	r0, [pc, #256]	; (80011b0 <fsm_main+0x180>)
 80010ae:	f004 fecb 	bl	8005e48 <siprintf>
            sprintf(sendBuffer, "%s;%s\n", buffer1, buffer2);
 80010b2:	4b3f      	ldr	r3, [pc, #252]	; (80011b0 <fsm_main+0x180>)
 80010b4:	4a3c      	ldr	r2, [pc, #240]	; (80011a8 <fsm_main+0x178>)
 80010b6:	493f      	ldr	r1, [pc, #252]	; (80011b4 <fsm_main+0x184>)
 80010b8:	483f      	ldr	r0, [pc, #252]	; (80011b8 <fsm_main+0x188>)
 80010ba:	f004 fec5 	bl	8005e48 <siprintf>
            UART_SendString(sendBuffer);
 80010be:	483e      	ldr	r0, [pc, #248]	; (80011b8 <fsm_main+0x188>)
 80010c0:	f000 fee8 	bl	8001e94 <UART_SendString>
            // Cp nht nhit  nu thay i
            if (sensor_data.temperature != last_temperature) {
 80010c4:	4b35      	ldr	r3, [pc, #212]	; (800119c <fsm_main+0x16c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a3c      	ldr	r2, [pc, #240]	; (80011bc <fsm_main+0x18c>)
 80010ca:	6812      	ldr	r2, [r2, #0]
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ff7c 	bl	8000fcc <__aeabi_fcmpeq>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d11b      	bne.n	8001112 <fsm_main+0xe2>
                lcd_goto_XY(1, 0); // V tr dng 1
 80010da:	2100      	movs	r1, #0
 80010dc:	2001      	movs	r0, #1
 80010de:	f000 f9a3 	bl	8001428 <lcd_goto_XY>
                lcd_send_string("TEMP:"); // Ghi nhn
 80010e2:	4837      	ldr	r0, [pc, #220]	; (80011c0 <fsm_main+0x190>)
 80010e4:	f000 f984 	bl	80013f0 <lcd_send_string>
                char temp_display[8];
                sprintf(temp_display, "%.1f \xDF""C", sensor_data.temperature); // nh dng nhit 
 80010e8:	4b2c      	ldr	r3, [pc, #176]	; (800119c <fsm_main+0x16c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff f99b 	bl	8000428 <__aeabi_f2d>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	f107 0008 	add.w	r0, r7, #8
 80010fa:	4932      	ldr	r1, [pc, #200]	; (80011c4 <fsm_main+0x194>)
 80010fc:	f004 fea4 	bl	8005e48 <siprintf>
                lcd_send_string(temp_display); // Hin th nhit 
 8001100:	f107 0308 	add.w	r3, r7, #8
 8001104:	4618      	mov	r0, r3
 8001106:	f000 f973 	bl	80013f0 <lcd_send_string>
                last_temperature = sensor_data.temperature; // Cp nht gi tr c
 800110a:	4b24      	ldr	r3, [pc, #144]	; (800119c <fsm_main+0x16c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a2b      	ldr	r2, [pc, #172]	; (80011bc <fsm_main+0x18c>)
 8001110:	6013      	str	r3, [r2, #0]
            }

            // Cp nht  m nu thay i
            if (sensor_data.humidity != last_humidity) {
 8001112:	4b22      	ldr	r3, [pc, #136]	; (800119c <fsm_main+0x16c>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	4a2c      	ldr	r2, [pc, #176]	; (80011c8 <fsm_main+0x198>)
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ff55 	bl	8000fcc <__aeabi_fcmpeq>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d119      	bne.n	800115c <fsm_main+0x12c>
                lcd_goto_XY(0, 0); // V tr dng 2
 8001128:	2100      	movs	r1, #0
 800112a:	2000      	movs	r0, #0
 800112c:	f000 f97c 	bl	8001428 <lcd_goto_XY>
                lcd_send_string("HUMI:"); // Ghi nhn
 8001130:	4826      	ldr	r0, [pc, #152]	; (80011cc <fsm_main+0x19c>)
 8001132:	f000 f95d 	bl	80013f0 <lcd_send_string>
                char hum_display[8];
                sprintf(hum_display, "%.1f %%", sensor_data.humidity); // nh dng  m
 8001136:	4b19      	ldr	r3, [pc, #100]	; (800119c <fsm_main+0x16c>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff f974 	bl	8000428 <__aeabi_f2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4638      	mov	r0, r7
 8001146:	4922      	ldr	r1, [pc, #136]	; (80011d0 <fsm_main+0x1a0>)
 8001148:	f004 fe7e 	bl	8005e48 <siprintf>
                lcd_send_string(hum_display); // Hin th  m
 800114c:	463b      	mov	r3, r7
 800114e:	4618      	mov	r0, r3
 8001150:	f000 f94e 	bl	80013f0 <lcd_send_string>
                last_humidity = sensor_data.humidity; // Cp nht gi tr c
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <fsm_main+0x16c>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	4a1b      	ldr	r2, [pc, #108]	; (80011c8 <fsm_main+0x198>)
 800115a:	6013      	str	r3, [r2, #0]
//            // X l LED
//            HAL_Delay(1000);
//            HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);

            // Quay li trng thi c d liu
            current_state = READING;
 800115c:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <fsm_main+0x168>)
 800115e:	2201      	movs	r2, #1
 8001160:	701a      	strb	r2, [r3, #0]
            break;
 8001162:	e014      	b.n	800118e <fsm_main+0x15e>

        case ERROR_DISPLAY:
            // Hin th thng bo li
            lcd_clear_display();
 8001164:	f000 f959 	bl	800141a <lcd_clear_display>
            lcd_goto_XY(0, 0);
 8001168:	2100      	movs	r1, #0
 800116a:	2000      	movs	r0, #0
 800116c:	f000 f95c 	bl	8001428 <lcd_goto_XY>
            lcd_send_string("Read Err!");
 8001170:	480b      	ldr	r0, [pc, #44]	; (80011a0 <fsm_main+0x170>)
 8001172:	f000 f93d 	bl	80013f0 <lcd_send_string>

            // Quay li trng thi c d liu
            HAL_Delay(1000);
 8001176:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800117a:	f000 ff29 	bl	8001fd0 <HAL_Delay>
            current_state = READING;
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <fsm_main+0x168>)
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
            break;
 8001184:	e003      	b.n	800118e <fsm_main+0x15e>

        default:
            // X l trng thi khng hp l (nu cn)
            current_state = INIT;
 8001186:	4b04      	ldr	r3, [pc, #16]	; (8001198 <fsm_main+0x168>)
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
            break;
 800118c:	bf00      	nop
    }
}
 800118e:	bf00      	nop
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000200 	.word	0x20000200
 800119c:	20000210 	.word	0x20000210
 80011a0:	08008158 	.word	0x08008158
 80011a4:	08008164 	.word	0x08008164
 80011a8:	20000250 	.word	0x20000250
 80011ac:	08008170 	.word	0x08008170
 80011b0:	20000218 	.word	0x20000218
 80011b4:	0800817c 	.word	0x0800817c
 80011b8:	20000228 	.word	0x20000228
 80011bc:	20000000 	.word	0x20000000
 80011c0:	08008184 	.word	0x08008184
 80011c4:	0800818c 	.word	0x0800818c
 80011c8:	20000004 	.word	0x20000004
 80011cc:	08008194 	.word	0x08008194
 80011d0:	0800819c 	.word	0x0800819c

080011d4 <DHT20_Read>:
    ret = HAL_I2C_Master_Transmit(&hi2c1, DHT20_I2C_ADDRESS, init_data, 3, 2000);
    HAL_Delay(10); // i cm bin khi ng
    return ret;
}

HAL_StatusTypeDef DHT20_Read(DHT20_Data *data) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	; 0x28
 80011d8:	af02      	add	r7, sp, #8
 80011da:	6078      	str	r0, [r7, #4]
    uint8_t read_command = 0xAC;
 80011dc:	23ac      	movs	r3, #172	; 0xac
 80011de:	77fb      	strb	r3, [r7, #31]
    uint8_t raw_data[7];
    HAL_StatusTypeDef ret;

    // Gi yu cu c d liu
    uint8_t request_data[3] = {read_command, 0x33, 0x00};
 80011e0:	7ffb      	ldrb	r3, [r7, #31]
 80011e2:	723b      	strb	r3, [r7, #8]
 80011e4:	2333      	movs	r3, #51	; 0x33
 80011e6:	727b      	strb	r3, [r7, #9]
 80011e8:	2300      	movs	r3, #0
 80011ea:	72bb      	strb	r3, [r7, #10]
    ret = HAL_I2C_Master_Transmit(&hi2c1, DHT20_I2C_ADDRESS, request_data, 3, 2000);
 80011ec:	f107 0208 	add.w	r2, r7, #8
 80011f0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2303      	movs	r3, #3
 80011f8:	2170      	movs	r1, #112	; 0x70
 80011fa:	4832      	ldr	r0, [pc, #200]	; (80012c4 <DHT20_Read+0xf0>)
 80011fc:	f001 fbc6 	bl	800298c <HAL_I2C_Master_Transmit>
 8001200:	4603      	mov	r3, r0
 8001202:	77bb      	strb	r3, [r7, #30]
    if (ret != HAL_OK) return ret;
 8001204:	7fbb      	ldrb	r3, [r7, #30]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <DHT20_Read+0x3a>
 800120a:	7fbb      	ldrb	r3, [r7, #30]
 800120c:	e056      	b.n	80012bc <DHT20_Read+0xe8>

    // Ch mt cht trc khi c
    HAL_Delay(80);
 800120e:	2050      	movs	r0, #80	; 0x50
 8001210:	f000 fede 	bl	8001fd0 <HAL_Delay>

    // c d liu tr v
    ret = HAL_I2C_Master_Receive(&hi2c1, DHT20_I2C_ADDRESS, raw_data, 7, 2000);
 8001214:	f107 020c 	add.w	r2, r7, #12
 8001218:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	2307      	movs	r3, #7
 8001220:	2170      	movs	r1, #112	; 0x70
 8001222:	4828      	ldr	r0, [pc, #160]	; (80012c4 <DHT20_Read+0xf0>)
 8001224:	f001 fcb0 	bl	8002b88 <HAL_I2C_Master_Receive>
 8001228:	4603      	mov	r3, r0
 800122a:	77bb      	strb	r3, [r7, #30]
    if (ret != HAL_OK) return ret;
 800122c:	7fbb      	ldrb	r3, [r7, #30]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <DHT20_Read+0x62>
 8001232:	7fbb      	ldrb	r3, [r7, #30]
 8001234:	e042      	b.n	80012bc <DHT20_Read+0xe8>

    // Kim tra bit trng thi
    if ((raw_data[0] & 0x80) != 0) return HAL_ERROR;
 8001236:	7b3b      	ldrb	r3, [r7, #12]
 8001238:	b25b      	sxtb	r3, r3
 800123a:	2b00      	cmp	r3, #0
 800123c:	da01      	bge.n	8001242 <DHT20_Read+0x6e>
 800123e:	2301      	movs	r3, #1
 8001240:	e03c      	b.n	80012bc <DHT20_Read+0xe8>

    // X l d liu
    uint32_t humidity_raw = ((raw_data[1] << 16) | (raw_data[2] << 8) | raw_data[3]) >> 4;
 8001242:	7b7b      	ldrb	r3, [r7, #13]
 8001244:	041a      	lsls	r2, r3, #16
 8001246:	7bbb      	ldrb	r3, [r7, #14]
 8001248:	021b      	lsls	r3, r3, #8
 800124a:	4313      	orrs	r3, r2
 800124c:	7bfa      	ldrb	r2, [r7, #15]
 800124e:	4313      	orrs	r3, r2
 8001250:	111b      	asrs	r3, r3, #4
 8001252:	61bb      	str	r3, [r7, #24]
    uint32_t temperature_raw = ((raw_data[3] & 0x0F) << 16) | (raw_data[4] << 8) | raw_data[5];
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	041b      	lsls	r3, r3, #16
 8001258:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800125c:	7c3b      	ldrb	r3, [r7, #16]
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	4313      	orrs	r3, r2
 8001262:	7c7a      	ldrb	r2, [r7, #17]
 8001264:	4313      	orrs	r3, r2
 8001266:	617b      	str	r3, [r7, #20]

    data->humidity = ((float)humidity_raw / 1048576) * 100;
 8001268:	69b8      	ldr	r0, [r7, #24]
 800126a:	f7ff fcc3 	bl	8000bf4 <__aeabi_ui2f>
 800126e:	4603      	mov	r3, r0
 8001270:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fdc9 	bl	8000e0c <__aeabi_fdiv>
 800127a:	4603      	mov	r3, r0
 800127c:	4912      	ldr	r1, [pc, #72]	; (80012c8 <DHT20_Read+0xf4>)
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fd10 	bl	8000ca4 <__aeabi_fmul>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	605a      	str	r2, [r3, #4]
    data->temperature = ((float)temperature_raw / 1048576) * 200 - 50;
 800128c:	6978      	ldr	r0, [r7, #20]
 800128e:	f7ff fcb1 	bl	8000bf4 <__aeabi_ui2f>
 8001292:	4603      	mov	r3, r0
 8001294:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff fdb7 	bl	8000e0c <__aeabi_fdiv>
 800129e:	4603      	mov	r3, r0
 80012a0:	490a      	ldr	r1, [pc, #40]	; (80012cc <DHT20_Read+0xf8>)
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fcfe 	bl	8000ca4 <__aeabi_fmul>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4909      	ldr	r1, [pc, #36]	; (80012d0 <DHT20_Read+0xfc>)
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fbef 	bl	8000a90 <__aeabi_fsub>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3720      	adds	r7, #32
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000260 	.word	0x20000260
 80012c8:	42c80000 	.word	0x42c80000
 80012cc:	43480000 	.word	0x43480000
 80012d0:	42480000 	.word	0x42480000

080012d4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af02      	add	r7, sp, #8
 80012da:	4603      	mov	r3, r0
 80012dc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	f023 030f 	bic.w	r3, r3, #15
 80012e4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	011b      	lsls	r3, r3, #4
 80012ea:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	f043 030c 	orr.w	r3, r3, #12
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	f043 0308 	orr.w	r3, r3, #8
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001300:	7bbb      	ldrb	r3, [r7, #14]
 8001302:	f043 030c 	orr.w	r3, r3, #12
 8001306:	b2db      	uxtb	r3, r3
 8001308:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800130a:	7bbb      	ldrb	r3, [r7, #14]
 800130c:	f043 0308 	orr.w	r3, r3, #8
 8001310:	b2db      	uxtb	r3, r3
 8001312:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001314:	f107 0208 	add.w	r2, r7, #8
 8001318:	2364      	movs	r3, #100	; 0x64
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	2304      	movs	r3, #4
 800131e:	2142      	movs	r1, #66	; 0x42
 8001320:	4803      	ldr	r0, [pc, #12]	; (8001330 <lcd_send_cmd+0x5c>)
 8001322:	f001 fb33 	bl	800298c <HAL_I2C_Master_Transmit>
}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000260 	.word	0x20000260

08001334 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af02      	add	r7, sp, #8
 800133a:	4603      	mov	r3, r0
 800133c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800133e:	79fb      	ldrb	r3, [r7, #7]
 8001340:	f023 030f 	bic.w	r3, r3, #15
 8001344:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	011b      	lsls	r3, r3, #4
 800134a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	f043 030d 	orr.w	r3, r3, #13
 8001352:	b2db      	uxtb	r3, r3
 8001354:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	f043 0309 	orr.w	r3, r3, #9
 800135c:	b2db      	uxtb	r3, r3
 800135e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001360:	7bbb      	ldrb	r3, [r7, #14]
 8001362:	f043 030d 	orr.w	r3, r3, #13
 8001366:	b2db      	uxtb	r3, r3
 8001368:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800136a:	7bbb      	ldrb	r3, [r7, #14]
 800136c:	f043 0309 	orr.w	r3, r3, #9
 8001370:	b2db      	uxtb	r3, r3
 8001372:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001374:	f107 0208 	add.w	r2, r7, #8
 8001378:	2364      	movs	r3, #100	; 0x64
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	2304      	movs	r3, #4
 800137e:	2142      	movs	r1, #66	; 0x42
 8001380:	4803      	ldr	r0, [pc, #12]	; (8001390 <lcd_send_data+0x5c>)
 8001382:	f001 fb03 	bl	800298c <HAL_I2C_Master_Transmit>
}
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000260 	.word	0x20000260

08001394 <lcd_init>:

void lcd_init (void) {
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8001398:	2033      	movs	r0, #51	; 0x33
 800139a:	f7ff ff9b 	bl	80012d4 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 800139e:	2032      	movs	r0, #50	; 0x32
 80013a0:	f7ff ff98 	bl	80012d4 <lcd_send_cmd>
	HAL_Delay(50);
 80013a4:	2032      	movs	r0, #50	; 0x32
 80013a6:	f000 fe13 	bl	8001fd0 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 80013aa:	2028      	movs	r0, #40	; 0x28
 80013ac:	f7ff ff92 	bl	80012d4 <lcd_send_cmd>
	HAL_Delay(50);
 80013b0:	2032      	movs	r0, #50	; 0x32
 80013b2:	f000 fe0d 	bl	8001fd0 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 80013b6:	2001      	movs	r0, #1
 80013b8:	f7ff ff8c 	bl	80012d4 <lcd_send_cmd>
	HAL_Delay(50);
 80013bc:	2032      	movs	r0, #50	; 0x32
 80013be:	f000 fe07 	bl	8001fd0 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 80013c2:	2006      	movs	r0, #6
 80013c4:	f7ff ff86 	bl	80012d4 <lcd_send_cmd>
	HAL_Delay(50);
 80013c8:	2032      	movs	r0, #50	; 0x32
 80013ca:	f000 fe01 	bl	8001fd0 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 80013ce:	200c      	movs	r0, #12
 80013d0:	f7ff ff80 	bl	80012d4 <lcd_send_cmd>
	HAL_Delay(50);
 80013d4:	2032      	movs	r0, #50	; 0x32
 80013d6:	f000 fdfb 	bl	8001fd0 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 80013da:	2002      	movs	r0, #2
 80013dc:	f7ff ff7a 	bl	80012d4 <lcd_send_cmd>
	HAL_Delay(50);
 80013e0:	2032      	movs	r0, #50	; 0x32
 80013e2:	f000 fdf5 	bl	8001fd0 <HAL_Delay>
	lcd_send_cmd (0x80);
 80013e6:	2080      	movs	r0, #128	; 0x80
 80013e8:	f7ff ff74 	bl	80012d4 <lcd_send_cmd>
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80013f8:	e006      	b.n	8001408 <lcd_send_string+0x18>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	607a      	str	r2, [r7, #4]
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff ff96 	bl	8001334 <lcd_send_data>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f4      	bne.n	80013fa <lcd_send_string+0xa>
}
 8001410:	bf00      	nop
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <lcd_clear_display>:

void lcd_clear_display (void)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 800141e:	2001      	movs	r0, #1
 8001420:	f7ff ff58 	bl	80012d4 <lcd_send_cmd>
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}

08001428 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d108      	bne.n	800144a <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	b2da      	uxtb	r2, r3
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	b2db      	uxtb	r3, r3
 8001440:	4413      	add	r3, r2
 8001442:	b2db      	uxtb	r3, r3
 8001444:	337f      	adds	r3, #127	; 0x7f
 8001446:	73fb      	strb	r3, [r7, #15]
 8001448:	e008      	b.n	800145c <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	3340      	adds	r3, #64	; 0x40
 8001450:	b2db      	uxtb	r3, r3
 8001452:	b25b      	sxtb	r3, r3
 8001454:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001458:	b25b      	sxtb	r3, r3
 800145a:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff ff38 	bl	80012d4 <lcd_send_cmd>
}
 8001464:	bf00      	nop
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001470:	f000 fd4c 	bl	8001f0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001474:	f000 f83c 	bl	80014f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001478:	f000 f91c 	bl	80016b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800147c:	f000 f874 	bl	8001568 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001480:	f000 f8ee 	bl	8001660 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001484:	f000 f89e 	bl	80015c4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001488:	f7ff ff84 	bl	8001394 <lcd_init>
  HAL_Delay(1000);
 800148c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001490:	f000 fd9e 	bl	8001fd0 <HAL_Delay>

//    if (DHT20_Init(&hi2c1) != HAL_OK) {
//        lcd_send_string("DHT20 Init Err");
//    }

  SCH_Init();
 8001494:	f000 f95c 	bl	8001750 <SCH_Init>
  SCH_Add_Task(AllTimer, 15, 1);
 8001498:	2201      	movs	r2, #1
 800149a:	210f      	movs	r1, #15
 800149c:	480f      	ldr	r0, [pc, #60]	; (80014dc <main+0x70>)
 800149e:	f000 f989 	bl	80017b4 <SCH_Add_Task>
//  SCH_Add_Task(Toggle, 20, 1000);
  SCH_Add_Task(fsm_main, 20, 400);
 80014a2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80014a6:	2114      	movs	r1, #20
 80014a8:	480d      	ldr	r0, [pc, #52]	; (80014e0 <main+0x74>)
 80014aa:	f000 f983 	bl	80017b4 <SCH_Add_Task>

  HAL_TIM_Base_Start_IT(&htim3);
 80014ae:	480d      	ldr	r0, [pc, #52]	; (80014e4 <main+0x78>)
 80014b0:	f002 fdba 	bl	8004028 <HAL_TIM_Base_Start_IT>

  setTimer(0, 100);
 80014b4:	2164      	movs	r1, #100	; 0x64
 80014b6:	2000      	movs	r0, #0
 80014b8:	f000 fa9a 	bl	80019f0 <setTimer>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  fsm_main();
//	  HAL_Delay(4000);
	  if(timer_flag[0] == 1){
 80014bc:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <main+0x7c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d107      	bne.n	80014d4 <main+0x68>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80014c4:	2120      	movs	r1, #32
 80014c6:	4809      	ldr	r0, [pc, #36]	; (80014ec <main+0x80>)
 80014c8:	f001 f902 	bl	80026d0 <HAL_GPIO_TogglePin>
		  setTimer(0, 100);
 80014cc:	2164      	movs	r1, #100	; 0x64
 80014ce:	2000      	movs	r0, #0
 80014d0:	f000 fa8e 	bl	80019f0 <setTimer>
	  }
	  SCH_Dispatch_Tasks();
 80014d4:	f000 fa06 	bl	80018e4 <SCH_Dispatch_Tasks>
	  if(timer_flag[0] == 1){
 80014d8:	e7f0      	b.n	80014bc <main+0x50>
 80014da:	bf00      	nop
 80014dc:	08001a71 	.word	0x08001a71
 80014e0:	08001031 	.word	0x08001031
 80014e4:	200002b4 	.word	0x200002b4
 80014e8:	20000360 	.word	0x20000360
 80014ec:	40010800 	.word	0x40010800

080014f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b090      	sub	sp, #64	; 0x40
 80014f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f6:	f107 0318 	add.w	r3, r7, #24
 80014fa:	2228      	movs	r2, #40	; 0x28
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f003 ff84 	bl	800540c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001512:	2302      	movs	r3, #2
 8001514:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001516:	2301      	movs	r3, #1
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800151a:	2310      	movs	r3, #16
 800151c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800151e:	2300      	movs	r3, #0
 8001520:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001522:	f107 0318 	add.w	r3, r7, #24
 8001526:	4618      	mov	r0, r3
 8001528:	f002 f920 	bl	800376c <HAL_RCC_OscConfig>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001532:	f000 f907 	bl	8001744 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001536:	230f      	movs	r3, #15
 8001538:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800153a:	2300      	movs	r3, #0
 800153c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001542:	2300      	movs	r3, #0
 8001544:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f002 fb8c 	bl	8003c6c <HAL_RCC_ClockConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800155a:	f000 f8f3 	bl	8001744 <Error_Handler>
  }
}
 800155e:	bf00      	nop
 8001560:	3740      	adds	r7, #64	; 0x40
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <MX_I2C1_Init+0x50>)
 800156e:	4a13      	ldr	r2, [pc, #76]	; (80015bc <MX_I2C1_Init+0x54>)
 8001570:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001572:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <MX_I2C1_Init+0x50>)
 8001574:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <MX_I2C1_Init+0x58>)
 8001576:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001578:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <MX_I2C1_Init+0x50>)
 800157a:	2200      	movs	r2, #0
 800157c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800157e:	4b0e      	ldr	r3, [pc, #56]	; (80015b8 <MX_I2C1_Init+0x50>)
 8001580:	2200      	movs	r2, #0
 8001582:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001584:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <MX_I2C1_Init+0x50>)
 8001586:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800158a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800158c:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <MX_I2C1_Init+0x50>)
 800158e:	2200      	movs	r2, #0
 8001590:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001592:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <MX_I2C1_Init+0x50>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001598:	4b07      	ldr	r3, [pc, #28]	; (80015b8 <MX_I2C1_Init+0x50>)
 800159a:	2200      	movs	r2, #0
 800159c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800159e:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <MX_I2C1_Init+0x50>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015a4:	4804      	ldr	r0, [pc, #16]	; (80015b8 <MX_I2C1_Init+0x50>)
 80015a6:	f001 f8ad 	bl	8002704 <HAL_I2C_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015b0:	f000 f8c8 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000260 	.word	0x20000260
 80015bc:	40005400 	.word	0x40005400
 80015c0:	000186a0 	.word	0x000186a0

080015c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b086      	sub	sp, #24
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ca:	f107 0308 	add.w	r3, r7, #8
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d8:	463b      	mov	r3, r7
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015e0:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <MX_TIM3_Init+0x94>)
 80015e2:	4a1e      	ldr	r2, [pc, #120]	; (800165c <MX_TIM3_Init+0x98>)
 80015e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 80015e6:	4b1c      	ldr	r3, [pc, #112]	; (8001658 <MX_TIM3_Init+0x94>)
 80015e8:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80015ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ee:	4b1a      	ldr	r3, [pc, #104]	; (8001658 <MX_TIM3_Init+0x94>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80015f4:	4b18      	ldr	r3, [pc, #96]	; (8001658 <MX_TIM3_Init+0x94>)
 80015f6:	2209      	movs	r2, #9
 80015f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015fa:	4b17      	ldr	r3, [pc, #92]	; (8001658 <MX_TIM3_Init+0x94>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001600:	4b15      	ldr	r3, [pc, #84]	; (8001658 <MX_TIM3_Init+0x94>)
 8001602:	2200      	movs	r2, #0
 8001604:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001606:	4814      	ldr	r0, [pc, #80]	; (8001658 <MX_TIM3_Init+0x94>)
 8001608:	f002 fcbe 	bl	8003f88 <HAL_TIM_Base_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001612:	f000 f897 	bl	8001744 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001616:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800161a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800161c:	f107 0308 	add.w	r3, r7, #8
 8001620:	4619      	mov	r1, r3
 8001622:	480d      	ldr	r0, [pc, #52]	; (8001658 <MX_TIM3_Init+0x94>)
 8001624:	f002 fe42 	bl	80042ac <HAL_TIM_ConfigClockSource>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800162e:	f000 f889 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001632:	2300      	movs	r3, #0
 8001634:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001636:	2300      	movs	r3, #0
 8001638:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800163a:	463b      	mov	r3, r7
 800163c:	4619      	mov	r1, r3
 800163e:	4806      	ldr	r0, [pc, #24]	; (8001658 <MX_TIM3_Init+0x94>)
 8001640:	f003 f824 	bl	800468c <HAL_TIMEx_MasterConfigSynchronization>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800164a:	f000 f87b 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	200002b4 	.word	0x200002b4
 800165c:	40000400 	.word	0x40000400

08001660 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001664:	4b11      	ldr	r3, [pc, #68]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 8001666:	4a12      	ldr	r2, [pc, #72]	; (80016b0 <MX_USART1_UART_Init+0x50>)
 8001668:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800166a:	4b10      	ldr	r3, [pc, #64]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 800166c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001670:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001672:	4b0e      	ldr	r3, [pc, #56]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001678:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 800167a:	2200      	movs	r2, #0
 800167c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800167e:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 8001680:	2200      	movs	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001684:	4b09      	ldr	r3, [pc, #36]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 8001686:	220c      	movs	r2, #12
 8001688:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168a:	4b08      	ldr	r3, [pc, #32]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001696:	4805      	ldr	r0, [pc, #20]	; (80016ac <MX_USART1_UART_Init+0x4c>)
 8001698:	f003 f868 	bl	800476c <HAL_UART_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016a2:	f000 f84f 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	200002fc 	.word	0x200002fc
 80016b0:	40013800 	.word	0x40013800

080016b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ba:	f107 0308 	add.w	r3, r7, #8
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	605a      	str	r2, [r3, #4]
 80016c4:	609a      	str	r2, [r3, #8]
 80016c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c8:	4b17      	ldr	r3, [pc, #92]	; (8001728 <MX_GPIO_Init+0x74>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a16      	ldr	r2, [pc, #88]	; (8001728 <MX_GPIO_Init+0x74>)
 80016ce:	f043 0304 	orr.w	r3, r3, #4
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b14      	ldr	r3, [pc, #80]	; (8001728 <MX_GPIO_Init+0x74>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0304 	and.w	r3, r3, #4
 80016dc:	607b      	str	r3, [r7, #4]
 80016de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e0:	4b11      	ldr	r3, [pc, #68]	; (8001728 <MX_GPIO_Init+0x74>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	4a10      	ldr	r2, [pc, #64]	; (8001728 <MX_GPIO_Init+0x74>)
 80016e6:	f043 0308 	orr.w	r3, r3, #8
 80016ea:	6193      	str	r3, [r2, #24]
 80016ec:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <MX_GPIO_Init+0x74>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80016f8:	2200      	movs	r2, #0
 80016fa:	2120      	movs	r1, #32
 80016fc:	480b      	ldr	r0, [pc, #44]	; (800172c <MX_GPIO_Init+0x78>)
 80016fe:	f000 ffcf 	bl	80026a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8001702:	2320      	movs	r3, #32
 8001704:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001706:	2301      	movs	r3, #1
 8001708:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170e:	2302      	movs	r3, #2
 8001710:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8001712:	f107 0308 	add.w	r3, r7, #8
 8001716:	4619      	mov	r1, r3
 8001718:	4804      	ldr	r0, [pc, #16]	; (800172c <MX_GPIO_Init+0x78>)
 800171a:	f000 fe3d 	bl	8002398 <HAL_GPIO_Init>

}
 800171e:	bf00      	nop
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40021000 	.word	0x40021000
 800172c:	40010800 	.word	0x40010800

08001730 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001738:	f000 f81c 	bl	8001774 <SCH_Update>
}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800174c:	e7fe      	b.n	800174c <Error_Handler+0x8>
	...

08001750 <SCH_Init>:
#include "main.h"

//#include "global.h  .h", to SCH_task_G  global
SCH_ListTasks ListTasks;

void SCH_Init ( void ) {
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	while(ListTasks.head != NULL){
 8001754:	e002      	b.n	800175c <SCH_Init+0xc>
		SCH_Delete_Task(0);
 8001756:	2000      	movs	r0, #0
 8001758:	f000 f8ec 	bl	8001934 <SCH_Delete_Task>
	while(ListTasks.head != NULL){
 800175c:	4b04      	ldr	r3, [pc, #16]	; (8001770 <SCH_Init+0x20>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d1f8      	bne.n	8001756 <SCH_Init+0x6>
	// Reset the global error variable
	//  SCH_Delete_Task () w ill generate an error code ,
	// ( because the task array i s empty)
	//Error_code_G = 0;
	//Timer_int () ;
	ListTasks.numTasks = 0;
 8001764:	4b02      	ldr	r3, [pc, #8]	; (8001770 <SCH_Init+0x20>)
 8001766:	2200      	movs	r2, #0
 8001768:	721a      	strb	r2, [r3, #8]
	//Watchdog_init () ;
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000344 	.word	0x20000344

08001774 <SCH_Update>:

void SCH_Update( void ) {
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
//		}
//		else{
//			ListTasks.head->Delay --;
//		}
//	}
	if(ListTasks.head!=NULL){
 8001778:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <SCH_Update+0x3c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d012      	beq.n	80017a6 <SCH_Update+0x32>
		if(ListTasks.head->Delay>0){
 8001780:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <SCH_Update+0x3c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d004      	beq.n	8001794 <SCH_Update+0x20>
			ListTasks.head->Delay --;
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <SCH_Update+0x3c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	685a      	ldr	r2, [r3, #4]
 8001790:	3a01      	subs	r2, #1
 8001792:	605a      	str	r2, [r3, #4]
		}
		if(ListTasks.head->Delay == 0){
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <SCH_Update+0x3c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d103      	bne.n	80017a6 <SCH_Update+0x32>
			ListTasks.head->RunMe = 1;
 800179e:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <SCH_Update+0x3c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2201      	movs	r2, #1
 80017a4:	731a      	strb	r2, [r3, #12]
//			if(ListTasks.head->Period){
//				ListTasks.head->Delay = ListTasks.head->Period;
//			}
		}
	}
}
 80017a6:	bf00      	nop
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bc80      	pop	{r7}
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000344 	.word	0x20000344

080017b4 <SCH_Add_Task>:

unsigned char SCH_Add_Task(void (*pFunction)(), unsigned int DELAY, unsigned int PERIOD) {
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
    // Kim tra danh sch y
    if (ListTasks.numTasks >= SCH_MAX_TASKS) {
 80017c0:	4b47      	ldr	r3, [pc, #284]	; (80018e0 <SCH_Add_Task+0x12c>)
 80017c2:	7a1b      	ldrb	r3, [r3, #8]
 80017c4:	2b27      	cmp	r3, #39	; 0x27
 80017c6:	d901      	bls.n	80017cc <SCH_Add_Task+0x18>
        // Task list is full
        return SCH_MAX_TASKS;
 80017c8:	2328      	movs	r3, #40	; 0x28
 80017ca:	e085      	b.n	80018d8 <SCH_Add_Task+0x124>
    }

    // To task mi
    sTask* newTask = (sTask*)malloc(sizeof(sTask));
 80017cc:	201c      	movs	r0, #28
 80017ce:	f003 fe0d 	bl	80053ec <malloc>
 80017d2:	4603      	mov	r3, r0
 80017d4:	613b      	str	r3, [r7, #16]
    if (newTask == NULL) {
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <SCH_Add_Task+0x2c>
        // Trng hp malloc tht bi
        return SCH_MAX_TASKS; // Hoc m li khc
 80017dc:	2328      	movs	r3, #40	; 0x28
 80017de:	e07b      	b.n	80018d8 <SCH_Add_Task+0x124>
    }

    // Khi to cc thuc tnh ca task
    newTask->pTask = pFunction;
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	601a      	str	r2, [r3, #0]
    newTask->Period = PERIOD;
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	609a      	str	r2, [r3, #8]
    newTask->RunMe = 0;
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	2200      	movs	r2, #0
 80017f0:	731a      	strb	r2, [r3, #12]
    newTask->Delay = DELAY;
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	68ba      	ldr	r2, [r7, #8]
 80017f6:	605a      	str	r2, [r3, #4]
    newTask->next = NULL;
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	2200      	movs	r2, #0
 80017fc:	615a      	str	r2, [r3, #20]
    newTask->pre = NULL;
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	2200      	movs	r2, #0
 8001802:	619a      	str	r2, [r3, #24]

    // Nu danh sch rng, thm task vo u
    if (ListTasks.numTasks == 0) {
 8001804:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <SCH_Add_Task+0x12c>)
 8001806:	7a1b      	ldrb	r3, [r3, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d106      	bne.n	800181a <SCH_Add_Task+0x66>
        ListTasks.head = newTask;
 800180c:	4a34      	ldr	r2, [pc, #208]	; (80018e0 <SCH_Add_Task+0x12c>)
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	6013      	str	r3, [r2, #0]
        ListTasks.tail = newTask;
 8001812:	4a33      	ldr	r2, [pc, #204]	; (80018e0 <SCH_Add_Task+0x12c>)
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	6053      	str	r3, [r2, #4]
 8001818:	e056      	b.n	80018c8 <SCH_Add_Task+0x114>
    } else {
        sTask* tmp = ListTasks.head;
 800181a:	4b31      	ldr	r3, [pc, #196]	; (80018e0 <SCH_Add_Task+0x12c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	617b      	str	r3, [r7, #20]

        // Kim tra nu task mi c Delay nh hn head
        if (newTask->Delay < tmp->Delay) {
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	429a      	cmp	r2, r3
 800182a:	d210      	bcs.n	800184e <SCH_Add_Task+0x9a>
            tmp->Delay -= newTask->Delay; // Gim delay ca head
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	1ad2      	subs	r2, r2, r3
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	605a      	str	r2, [r3, #4]
            newTask->next = tmp;
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	615a      	str	r2, [r3, #20]
            tmp->pre = newTask;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	619a      	str	r2, [r3, #24]
            ListTasks.head = newTask; // Cp nht head
 8001846:	4a26      	ldr	r2, [pc, #152]	; (80018e0 <SCH_Add_Task+0x12c>)
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	6013      	str	r3, [r2, #0]
 800184c:	e03c      	b.n	80018c8 <SCH_Add_Task+0x114>
        } else {
            // Tm v tr ph hp trong danh sch
            newTask->Delay -= tmp->Delay; // Delay tng i
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	1ad2      	subs	r2, r2, r3
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	605a      	str	r2, [r3, #4]
            while (tmp->next != NULL && newTask->Delay >= tmp->next->Delay) {
 800185c:	e00a      	b.n	8001874 <SCH_Add_Task+0xc0>
                newTask->Delay -= tmp->next->Delay;
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	1ad2      	subs	r2, r2, r3
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	605a      	str	r2, [r3, #4]
                tmp = tmp->next;
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	617b      	str	r3, [r7, #20]
            while (tmp->next != NULL && newTask->Delay >= tmp->next->Delay) {
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	695b      	ldr	r3, [r3, #20]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d006      	beq.n	800188a <SCH_Add_Task+0xd6>
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	685a      	ldr	r2, [r3, #4]
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	429a      	cmp	r2, r3
 8001888:	d2e9      	bcs.n	800185e <SCH_Add_Task+0xaa>
            }

            // Chn task mi vo danh sch
            newTask->next = tmp->next;
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	695a      	ldr	r2, [r3, #20]
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	615a      	str	r2, [r3, #20]
            newTask->pre = tmp;
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	619a      	str	r2, [r3, #24]

            if (tmp->next != NULL) {
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	695b      	ldr	r3, [r3, #20]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00d      	beq.n	80018bc <SCH_Add_Task+0x108>
                tmp->next->pre = newTask;
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	695b      	ldr	r3, [r3, #20]
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	619a      	str	r2, [r3, #24]
                tmp->next->Delay -= newTask->Delay; // iu chnh delay ca task tip theo
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	695b      	ldr	r3, [r3, #20]
 80018ac:	6859      	ldr	r1, [r3, #4]
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	695b      	ldr	r3, [r3, #20]
 80018b6:	1a8a      	subs	r2, r1, r2
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	e002      	b.n	80018c2 <SCH_Add_Task+0x10e>
            } else {
                // Nu chn vo cui danh sch
                ListTasks.tail = newTask;
 80018bc:	4a08      	ldr	r2, [pc, #32]	; (80018e0 <SCH_Add_Task+0x12c>)
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	6053      	str	r3, [r2, #4]
            }

            tmp->next = newTask;
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	615a      	str	r2, [r3, #20]
        }
    }

    // Cp nht s lng task
    ListTasks.numTasks++;
 80018c8:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <SCH_Add_Task+0x12c>)
 80018ca:	7a1b      	ldrb	r3, [r3, #8]
 80018cc:	3301      	adds	r3, #1
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	4b03      	ldr	r3, [pc, #12]	; (80018e0 <SCH_Add_Task+0x12c>)
 80018d2:	721a      	strb	r2, [r3, #8]

    return (unsigned char)ListTasks.numTasks;
 80018d4:	4b02      	ldr	r3, [pc, #8]	; (80018e0 <SCH_Add_Task+0x12c>)
 80018d6:	7a1b      	ldrb	r3, [r3, #8]
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20000344 	.word	0x20000344

080018e4 <SCH_Dispatch_Tasks>:


void SCH_Dispatch_Tasks( void ){
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0

	// Dispatches ( runs ) the next task ( i f one i s ready )
	if(ListTasks.head->RunMe == 1) {
 80018e8:	4b11      	ldr	r3, [pc, #68]	; (8001930 <SCH_Dispatch_Tasks+0x4c>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	7b1b      	ldrb	r3, [r3, #12]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d11b      	bne.n	800192a <SCH_Dispatch_Tasks+0x46>
		(* ListTasks.head->pTask) () ; // Run the task
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <SCH_Dispatch_Tasks+0x4c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4798      	blx	r3
		ListTasks.head->RunMe = 0; // Reset / reduce RunMe fl a g
 80018fa:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <SCH_Dispatch_Tasks+0x4c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2200      	movs	r2, #0
 8001900:	731a      	strb	r2, [r3, #12]
		// Periodic tasks w ill automatically run again
		//  i f thi s i s a one shot  task , remove i t from the array
		if ( ListTasks.head->Period != 0){
 8001902:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <SCH_Dispatch_Tasks+0x4c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d00b      	beq.n	8001924 <SCH_Dispatch_Tasks+0x40>
			SCH_Add_Task(ListTasks.head->pTask, ListTasks.head->Period, ListTasks.head->Period);
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <SCH_Dispatch_Tasks+0x4c>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	6818      	ldr	r0, [r3, #0]
 8001912:	4b07      	ldr	r3, [pc, #28]	; (8001930 <SCH_Dispatch_Tasks+0x4c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	6899      	ldr	r1, [r3, #8]
 8001918:	4b05      	ldr	r3, [pc, #20]	; (8001930 <SCH_Dispatch_Tasks+0x4c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	461a      	mov	r2, r3
 8001920:	f7ff ff48 	bl	80017b4 <SCH_Add_Task>
		}
		SCH_Delete_Task(0) ;
 8001924:	2000      	movs	r0, #0
 8001926:	f000 f805 	bl	8001934 <SCH_Delete_Task>
	}
	// Report system status
	//SCH_Report_Status () ;
	// The scheduler enters idle mode at thi s point
	//SCH_Go_To_Sleep() ;
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000344 	.word	0x20000344

08001934 <SCH_Delete_Task>:

unsigned char SCH_Delete_Task( const tByte TASK_INDEX) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
	unsigned char Return_code = 0;
 800193e:	2300      	movs	r3, #0
 8001940:	73fb      	strb	r3, [r7, #15]
				//Return_code = RETURN_ERROR;
	} else {
		//Return_code = RETURN_NORMAL;
	}
	unsigned char i ;
	sTask* tmp = ListTasks.head;
 8001942:	4b2a      	ldr	r3, [pc, #168]	; (80019ec <SCH_Delete_Task+0xb8>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	613b      	str	r3, [r7, #16]
	for ( i = 0; i < TASK_INDEX; i ++) {
 8001948:	2300      	movs	r3, #0
 800194a:	75fb      	strb	r3, [r7, #23]
 800194c:	e005      	b.n	800195a <SCH_Delete_Task+0x26>
		tmp = tmp->next;
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	695b      	ldr	r3, [r3, #20]
 8001952:	613b      	str	r3, [r7, #16]
	for ( i = 0; i < TASK_INDEX; i ++) {
 8001954:	7dfb      	ldrb	r3, [r7, #23]
 8001956:	3301      	adds	r3, #1
 8001958:	75fb      	strb	r3, [r7, #23]
 800195a:	7dfa      	ldrb	r2, [r7, #23]
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	429a      	cmp	r2, r3
 8001960:	d3f5      	bcc.n	800194e <SCH_Delete_Task+0x1a>
	}
	if(tmp == ListTasks.head && tmp == ListTasks.tail){
 8001962:	4b22      	ldr	r3, [pc, #136]	; (80019ec <SCH_Delete_Task+0xb8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	429a      	cmp	r2, r3
 800196a:	d10b      	bne.n	8001984 <SCH_Delete_Task+0x50>
 800196c:	4b1f      	ldr	r3, [pc, #124]	; (80019ec <SCH_Delete_Task+0xb8>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	429a      	cmp	r2, r3
 8001974:	d106      	bne.n	8001984 <SCH_Delete_Task+0x50>
		ListTasks.head = NULL;
 8001976:	4b1d      	ldr	r3, [pc, #116]	; (80019ec <SCH_Delete_Task+0xb8>)
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
		ListTasks.tail = NULL;
 800197c:	4b1b      	ldr	r3, [pc, #108]	; (80019ec <SCH_Delete_Task+0xb8>)
 800197e:	2200      	movs	r2, #0
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	e025      	b.n	80019d0 <SCH_Delete_Task+0x9c>
	}
	else if(tmp == ListTasks.head){
 8001984:	4b19      	ldr	r3, [pc, #100]	; (80019ec <SCH_Delete_Task+0xb8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	429a      	cmp	r2, r3
 800198c:	d108      	bne.n	80019a0 <SCH_Delete_Task+0x6c>
		ListTasks.head = tmp->next;
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	4a16      	ldr	r2, [pc, #88]	; (80019ec <SCH_Delete_Task+0xb8>)
 8001994:	6013      	str	r3, [r2, #0]
		ListTasks.head->pre = NULL;
 8001996:	4b15      	ldr	r3, [pc, #84]	; (80019ec <SCH_Delete_Task+0xb8>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2200      	movs	r2, #0
 800199c:	619a      	str	r2, [r3, #24]
 800199e:	e017      	b.n	80019d0 <SCH_Delete_Task+0x9c>
	}
	else if(tmp == ListTasks.tail){
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <SCH_Delete_Task+0xb8>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d108      	bne.n	80019bc <SCH_Delete_Task+0x88>
		ListTasks.tail = tmp->pre;
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	4a0f      	ldr	r2, [pc, #60]	; (80019ec <SCH_Delete_Task+0xb8>)
 80019b0:	6053      	str	r3, [r2, #4]
		ListTasks.tail->next = NULL;
 80019b2:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <SCH_Delete_Task+0xb8>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2200      	movs	r2, #0
 80019b8:	615a      	str	r2, [r3, #20]
 80019ba:	e009      	b.n	80019d0 <SCH_Delete_Task+0x9c>
	}
	else {
		(tmp->pre)->next = tmp->next;
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	6952      	ldr	r2, [r2, #20]
 80019c4:	615a      	str	r2, [r3, #20]
		(tmp->next)->pre = tmp->pre;
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	6992      	ldr	r2, [r2, #24]
 80019ce:	619a      	str	r2, [r3, #24]
	}
	free(tmp);
 80019d0:	6938      	ldr	r0, [r7, #16]
 80019d2:	f003 fd13 	bl	80053fc <free>
	ListTasks.numTasks --;
 80019d6:	4b05      	ldr	r3, [pc, #20]	; (80019ec <SCH_Delete_Task+0xb8>)
 80019d8:	7a1b      	ldrb	r3, [r3, #8]
 80019da:	3b01      	subs	r3, #1
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	4b03      	ldr	r3, [pc, #12]	; (80019ec <SCH_Delete_Task+0xb8>)
 80019e0:	721a      	strb	r2, [r3, #8]
	return Return_code ; // return status
 80019e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000344 	.word	0x20000344

080019f0 <setTimer>:
#include "software_timer.h"

int timer_counter[no_timer];
int timer_flag[no_timer];

void setTimer(int index, int duration){
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration;
 80019fa:	4907      	ldr	r1, [pc, #28]	; (8001a18 <setTimer+0x28>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001a04:	4a05      	ldr	r2, [pc, #20]	; (8001a1c <setTimer+0x2c>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2100      	movs	r1, #0
 8001a0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	20000350 	.word	0x20000350
 8001a1c:	20000360 	.word	0x20000360

08001a20 <runTimer>:

void runTimer(int index){
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	if(timer_counter[index] > 0){
 8001a28:	4a0f      	ldr	r2, [pc, #60]	; (8001a68 <runTimer+0x48>)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	dd13      	ble.n	8001a5c <runTimer+0x3c>
		timer_counter[index]--;
 8001a34:	4a0c      	ldr	r2, [pc, #48]	; (8001a68 <runTimer+0x48>)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a3c:	1e5a      	subs	r2, r3, #1
 8001a3e:	490a      	ldr	r1, [pc, #40]	; (8001a68 <runTimer+0x48>)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[index] <= 0){
 8001a46:	4a08      	ldr	r2, [pc, #32]	; (8001a68 <runTimer+0x48>)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	dc04      	bgt.n	8001a5c <runTimer+0x3c>
			timer_flag[index] = 1;
 8001a52:	4a06      	ldr	r2, [pc, #24]	; (8001a6c <runTimer+0x4c>)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2101      	movs	r1, #1
 8001a58:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	20000350 	.word	0x20000350
 8001a6c:	20000360 	.word	0x20000360

08001a70 <AllTimer>:

void AllTimer(){
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
	for(int i = 0; i < no_timer; i++){
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	e005      	b.n	8001a88 <AllTimer+0x18>
		runTimer(i);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7ff ffcf 	bl	8001a20 <runTimer>
	for(int i = 0; i < no_timer; i++){
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3301      	adds	r3, #1
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b03      	cmp	r3, #3
 8001a8c:	ddf6      	ble.n	8001a7c <AllTimer+0xc>
	}
}
 8001a8e:	bf00      	nop
 8001a90:	bf00      	nop
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <HAL_MspInit+0x5c>)
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	4a14      	ldr	r2, [pc, #80]	; (8001af4 <HAL_MspInit+0x5c>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	6193      	str	r3, [r2, #24]
 8001aaa:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <HAL_MspInit+0x5c>)
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab6:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <HAL_MspInit+0x5c>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	4a0e      	ldr	r2, [pc, #56]	; (8001af4 <HAL_MspInit+0x5c>)
 8001abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac0:	61d3      	str	r3, [r2, #28]
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <HAL_MspInit+0x5c>)
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ace:	4b0a      	ldr	r3, [pc, #40]	; (8001af8 <HAL_MspInit+0x60>)
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	4a04      	ldr	r2, [pc, #16]	; (8001af8 <HAL_MspInit+0x60>)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aea:	bf00      	nop
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr
 8001af4:	40021000 	.word	0x40021000
 8001af8:	40010000 	.word	0x40010000

08001afc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	; 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a1d      	ldr	r2, [pc, #116]	; (8001b8c <HAL_I2C_MspInit+0x90>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d132      	bne.n	8001b82 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1c:	4b1c      	ldr	r3, [pc, #112]	; (8001b90 <HAL_I2C_MspInit+0x94>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	4a1b      	ldr	r2, [pc, #108]	; (8001b90 <HAL_I2C_MspInit+0x94>)
 8001b22:	f043 0308 	orr.w	r3, r3, #8
 8001b26:	6193      	str	r3, [r2, #24]
 8001b28:	4b19      	ldr	r3, [pc, #100]	; (8001b90 <HAL_I2C_MspInit+0x94>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	f003 0308 	and.w	r3, r3, #8
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b34:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b3a:	2312      	movs	r3, #18
 8001b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	4619      	mov	r1, r3
 8001b48:	4812      	ldr	r0, [pc, #72]	; (8001b94 <HAL_I2C_MspInit+0x98>)
 8001b4a:	f000 fc25 	bl	8002398 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001b4e:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_I2C_MspInit+0x9c>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	627b      	str	r3, [r7, #36]	; 0x24
 8001b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b56:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5e:	f043 0302 	orr.w	r3, r3, #2
 8001b62:	627b      	str	r3, [r7, #36]	; 0x24
 8001b64:	4a0c      	ldr	r2, [pc, #48]	; (8001b98 <HAL_I2C_MspInit+0x9c>)
 8001b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b68:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b6a:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <HAL_I2C_MspInit+0x94>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a08      	ldr	r2, [pc, #32]	; (8001b90 <HAL_I2C_MspInit+0x94>)
 8001b70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b74:	61d3      	str	r3, [r2, #28]
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <HAL_I2C_MspInit+0x94>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b82:	bf00      	nop
 8001b84:	3728      	adds	r7, #40	; 0x28
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40005400 	.word	0x40005400
 8001b90:	40021000 	.word	0x40021000
 8001b94:	40010c00 	.word	0x40010c00
 8001b98:	40010000 	.word	0x40010000

08001b9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	; (8001be0 <HAL_TIM_Base_MspInit+0x44>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d113      	bne.n	8001bd6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bae:	4b0d      	ldr	r3, [pc, #52]	; (8001be4 <HAL_TIM_Base_MspInit+0x48>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	4a0c      	ldr	r2, [pc, #48]	; (8001be4 <HAL_TIM_Base_MspInit+0x48>)
 8001bb4:	f043 0302 	orr.w	r3, r3, #2
 8001bb8:	61d3      	str	r3, [r2, #28]
 8001bba:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <HAL_TIM_Base_MspInit+0x48>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2100      	movs	r1, #0
 8001bca:	201d      	movs	r0, #29
 8001bcc:	f000 fafb 	bl	80021c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001bd0:	201d      	movs	r0, #29
 8001bd2:	f000 fb14 	bl	80021fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40000400 	.word	0x40000400
 8001be4:	40021000 	.word	0x40021000

08001be8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a20      	ldr	r2, [pc, #128]	; (8001c84 <HAL_UART_MspInit+0x9c>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d139      	bne.n	8001c7c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c08:	4b1f      	ldr	r3, [pc, #124]	; (8001c88 <HAL_UART_MspInit+0xa0>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	4a1e      	ldr	r2, [pc, #120]	; (8001c88 <HAL_UART_MspInit+0xa0>)
 8001c0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c12:	6193      	str	r3, [r2, #24]
 8001c14:	4b1c      	ldr	r3, [pc, #112]	; (8001c88 <HAL_UART_MspInit+0xa0>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c20:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <HAL_UART_MspInit+0xa0>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4a18      	ldr	r2, [pc, #96]	; (8001c88 <HAL_UART_MspInit+0xa0>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	6193      	str	r3, [r2, #24]
 8001c2c:	4b16      	ldr	r3, [pc, #88]	; (8001c88 <HAL_UART_MspInit+0xa0>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c42:	2303      	movs	r3, #3
 8001c44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c46:	f107 0310 	add.w	r3, r7, #16
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	480f      	ldr	r0, [pc, #60]	; (8001c8c <HAL_UART_MspInit+0xa4>)
 8001c4e:	f000 fba3 	bl	8002398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c60:	f107 0310 	add.w	r3, r7, #16
 8001c64:	4619      	mov	r1, r3
 8001c66:	4809      	ldr	r0, [pc, #36]	; (8001c8c <HAL_UART_MspInit+0xa4>)
 8001c68:	f000 fb96 	bl	8002398 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2101      	movs	r1, #1
 8001c70:	2025      	movs	r0, #37	; 0x25
 8001c72:	f000 faa8 	bl	80021c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c76:	2025      	movs	r0, #37	; 0x25
 8001c78:	f000 fac1 	bl	80021fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001c7c:	bf00      	nop
 8001c7e:	3720      	adds	r7, #32
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40013800 	.word	0x40013800
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40010800 	.word	0x40010800

08001c90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c94:	e7fe      	b.n	8001c94 <NMI_Handler+0x4>

08001c96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c9a:	e7fe      	b.n	8001c9a <HardFault_Handler+0x4>

08001c9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca0:	e7fe      	b.n	8001ca0 <MemManage_Handler+0x4>

08001ca2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ca6:	e7fe      	b.n	8001ca6 <BusFault_Handler+0x4>

08001ca8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cac:	e7fe      	b.n	8001cac <UsageFault_Handler+0x4>

08001cae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr

08001cba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr

08001cc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr

08001cd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cd6:	f000 f95f 	bl	8001f98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}
	...

08001ce0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ce4:	4802      	ldr	r0, [pc, #8]	; (8001cf0 <TIM3_IRQHandler+0x10>)
 8001ce6:	f002 f9f1 	bl	80040cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	200002b4 	.word	0x200002b4

08001cf4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <USART1_IRQHandler+0x10>)
 8001cfa:	f002 fe13 	bl	8004924 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	200002fc 	.word	0x200002fc

08001d08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
	return 1;
 8001d0c:	2301      	movs	r3, #1
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <_kill>:

int _kill(int pid, int sig)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
 8001d1e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d20:	f003 fb3a 	bl	8005398 <__errno>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2216      	movs	r2, #22
 8001d28:	601a      	str	r2, [r3, #0]
	return -1;
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <_exit>:

void _exit (int status)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d3e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff ffe7 	bl	8001d16 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d48:	e7fe      	b.n	8001d48 <_exit+0x12>

08001d4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b086      	sub	sp, #24
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	e00a      	b.n	8001d72 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d5c:	f3af 8000 	nop.w
 8001d60:	4601      	mov	r1, r0
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	1c5a      	adds	r2, r3, #1
 8001d66:	60ba      	str	r2, [r7, #8]
 8001d68:	b2ca      	uxtb	r2, r1
 8001d6a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	dbf0      	blt.n	8001d5c <_read+0x12>
	}

return len;
 8001d7a:	687b      	ldr	r3, [r7, #4]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	e009      	b.n	8001daa <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	1c5a      	adds	r2, r3, #1
 8001d9a:	60ba      	str	r2, [r7, #8]
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	3301      	adds	r3, #1
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	dbf1      	blt.n	8001d96 <_write+0x12>
	}
	return len;
 8001db2:	687b      	ldr	r3, [r7, #4]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <_close>:

int _close(int file)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
	return -1;
 8001dc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr

08001dd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001de2:	605a      	str	r2, [r3, #4]
	return 0;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <_isatty>:

int _isatty(int file)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	return 1;
 8001df8:	2301      	movs	r3, #1
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr

08001e04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
	return 0;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr

08001e1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e24:	4a14      	ldr	r2, [pc, #80]	; (8001e78 <_sbrk+0x5c>)
 8001e26:	4b15      	ldr	r3, [pc, #84]	; (8001e7c <_sbrk+0x60>)
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e30:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <_sbrk+0x64>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d102      	bne.n	8001e3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e38:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <_sbrk+0x64>)
 8001e3a:	4a12      	ldr	r2, [pc, #72]	; (8001e84 <_sbrk+0x68>)
 8001e3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <_sbrk+0x64>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4413      	add	r3, r2
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d207      	bcs.n	8001e5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e4c:	f003 faa4 	bl	8005398 <__errno>
 8001e50:	4603      	mov	r3, r0
 8001e52:	220c      	movs	r2, #12
 8001e54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e56:	f04f 33ff 	mov.w	r3, #4294967295
 8001e5a:	e009      	b.n	8001e70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e5c:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <_sbrk+0x64>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e62:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <_sbrk+0x64>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4413      	add	r3, r2
 8001e6a:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <_sbrk+0x64>)
 8001e6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20005000 	.word	0x20005000
 8001e7c:	00000400 	.word	0x00000400
 8001e80:	20000204 	.word	0x20000204
 8001e84:	20000388 	.word	0x20000388

08001e88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr

08001e94 <UART_SendString>:

#include "uart-esp32.h"

extern UART_HandleTypeDef huart1;

HAL_StatusTypeDef UART_SendString(const char *data) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
    return HAL_UART_Transmit(&huart1, (uint8_t *)data, strlen(data), 1000);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7fe f957 	bl	8000150 <strlen>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eaa:	6879      	ldr	r1, [r7, #4]
 8001eac:	4803      	ldr	r0, [pc, #12]	; (8001ebc <UART_SendString+0x28>)
 8001eae:	f002 fcad 	bl	800480c <HAL_UART_Transmit>
 8001eb2:	4603      	mov	r3, r0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	200002fc 	.word	0x200002fc

08001ec0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ec0:	f7ff ffe2 	bl	8001e88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ec4:	480b      	ldr	r0, [pc, #44]	; (8001ef4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ec6:	490c      	ldr	r1, [pc, #48]	; (8001ef8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ec8:	4a0c      	ldr	r2, [pc, #48]	; (8001efc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ecc:	e002      	b.n	8001ed4 <LoopCopyDataInit>

08001ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ed2:	3304      	adds	r3, #4

08001ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ed8:	d3f9      	bcc.n	8001ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eda:	4a09      	ldr	r2, [pc, #36]	; (8001f00 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001edc:	4c09      	ldr	r4, [pc, #36]	; (8001f04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ee0:	e001      	b.n	8001ee6 <LoopFillZerobss>

08001ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ee4:	3204      	adds	r2, #4

08001ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ee8:	d3fb      	bcc.n	8001ee2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eea:	f003 fa5b 	bl	80053a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001eee:	f7ff fabd 	bl	800146c <main>
  bx lr
 8001ef2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ef8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001efc:	080085bc 	.word	0x080085bc
  ldr r2, =_sbss
 8001f00:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001f04:	20000384 	.word	0x20000384

08001f08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f08:	e7fe      	b.n	8001f08 <ADC1_2_IRQHandler>
	...

08001f0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f10:	4b08      	ldr	r3, [pc, #32]	; (8001f34 <HAL_Init+0x28>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a07      	ldr	r2, [pc, #28]	; (8001f34 <HAL_Init+0x28>)
 8001f16:	f043 0310 	orr.w	r3, r3, #16
 8001f1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f1c:	2003      	movs	r0, #3
 8001f1e:	f000 f947 	bl	80021b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f22:	200f      	movs	r0, #15
 8001f24:	f000 f808 	bl	8001f38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f28:	f7ff fdb6 	bl	8001a98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40022000 	.word	0x40022000

08001f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f40:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_InitTick+0x54>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_InitTick+0x58>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	4619      	mov	r1, r3
 8001f4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f56:	4618      	mov	r0, r3
 8001f58:	f000 f95f 	bl	800221a <HAL_SYSTICK_Config>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e00e      	b.n	8001f84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2b0f      	cmp	r3, #15
 8001f6a:	d80a      	bhi.n	8001f82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	6879      	ldr	r1, [r7, #4]
 8001f70:	f04f 30ff 	mov.w	r0, #4294967295
 8001f74:	f000 f927 	bl	80021c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f78:	4a06      	ldr	r2, [pc, #24]	; (8001f94 <HAL_InitTick+0x5c>)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	e000      	b.n	8001f84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000008 	.word	0x20000008
 8001f90:	20000010 	.word	0x20000010
 8001f94:	2000000c 	.word	0x2000000c

08001f98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f9c:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <HAL_IncTick+0x1c>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	4b05      	ldr	r3, [pc, #20]	; (8001fb8 <HAL_IncTick+0x20>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	4a03      	ldr	r2, [pc, #12]	; (8001fb8 <HAL_IncTick+0x20>)
 8001faa:	6013      	str	r3, [r2, #0]
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr
 8001fb4:	20000010 	.word	0x20000010
 8001fb8:	20000370 	.word	0x20000370

08001fbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001fc0:	4b02      	ldr	r3, [pc, #8]	; (8001fcc <HAL_GetTick+0x10>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr
 8001fcc:	20000370 	.word	0x20000370

08001fd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fd8:	f7ff fff0 	bl	8001fbc <HAL_GetTick>
 8001fdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe8:	d005      	beq.n	8001ff6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fea:	4b0a      	ldr	r3, [pc, #40]	; (8002014 <HAL_Delay+0x44>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ff6:	bf00      	nop
 8001ff8:	f7ff ffe0 	bl	8001fbc <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	429a      	cmp	r2, r3
 8002006:	d8f7      	bhi.n	8001ff8 <HAL_Delay+0x28>
  {
  }
}
 8002008:	bf00      	nop
 800200a:	bf00      	nop
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	20000010 	.word	0x20000010

08002018 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002028:	4b0c      	ldr	r3, [pc, #48]	; (800205c <__NVIC_SetPriorityGrouping+0x44>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002034:	4013      	ands	r3, r2
 8002036:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002040:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002044:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002048:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800204a:	4a04      	ldr	r2, [pc, #16]	; (800205c <__NVIC_SetPriorityGrouping+0x44>)
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	60d3      	str	r3, [r2, #12]
}
 8002050:	bf00      	nop
 8002052:	3714      	adds	r7, #20
 8002054:	46bd      	mov	sp, r7
 8002056:	bc80      	pop	{r7}
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	e000ed00 	.word	0xe000ed00

08002060 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002064:	4b04      	ldr	r3, [pc, #16]	; (8002078 <__NVIC_GetPriorityGrouping+0x18>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	0a1b      	lsrs	r3, r3, #8
 800206a:	f003 0307 	and.w	r3, r3, #7
}
 800206e:	4618      	mov	r0, r3
 8002070:	46bd      	mov	sp, r7
 8002072:	bc80      	pop	{r7}
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	e000ed00 	.word	0xe000ed00

0800207c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208a:	2b00      	cmp	r3, #0
 800208c:	db0b      	blt.n	80020a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	f003 021f 	and.w	r2, r3, #31
 8002094:	4906      	ldr	r1, [pc, #24]	; (80020b0 <__NVIC_EnableIRQ+0x34>)
 8002096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209a:	095b      	lsrs	r3, r3, #5
 800209c:	2001      	movs	r0, #1
 800209e:	fa00 f202 	lsl.w	r2, r0, r2
 80020a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020a6:	bf00      	nop
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr
 80020b0:	e000e100 	.word	0xe000e100

080020b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	6039      	str	r1, [r7, #0]
 80020be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	db0a      	blt.n	80020de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	490c      	ldr	r1, [pc, #48]	; (8002100 <__NVIC_SetPriority+0x4c>)
 80020ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d2:	0112      	lsls	r2, r2, #4
 80020d4:	b2d2      	uxtb	r2, r2
 80020d6:	440b      	add	r3, r1
 80020d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020dc:	e00a      	b.n	80020f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	b2da      	uxtb	r2, r3
 80020e2:	4908      	ldr	r1, [pc, #32]	; (8002104 <__NVIC_SetPriority+0x50>)
 80020e4:	79fb      	ldrb	r3, [r7, #7]
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	3b04      	subs	r3, #4
 80020ec:	0112      	lsls	r2, r2, #4
 80020ee:	b2d2      	uxtb	r2, r2
 80020f0:	440b      	add	r3, r1
 80020f2:	761a      	strb	r2, [r3, #24]
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	e000e100 	.word	0xe000e100
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002108:	b480      	push	{r7}
 800210a:	b089      	sub	sp, #36	; 0x24
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	f1c3 0307 	rsb	r3, r3, #7
 8002122:	2b04      	cmp	r3, #4
 8002124:	bf28      	it	cs
 8002126:	2304      	movcs	r3, #4
 8002128:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3304      	adds	r3, #4
 800212e:	2b06      	cmp	r3, #6
 8002130:	d902      	bls.n	8002138 <NVIC_EncodePriority+0x30>
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	3b03      	subs	r3, #3
 8002136:	e000      	b.n	800213a <NVIC_EncodePriority+0x32>
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800213c:	f04f 32ff 	mov.w	r2, #4294967295
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43da      	mvns	r2, r3
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	401a      	ands	r2, r3
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002150:	f04f 31ff 	mov.w	r1, #4294967295
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	fa01 f303 	lsl.w	r3, r1, r3
 800215a:	43d9      	mvns	r1, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002160:	4313      	orrs	r3, r2
         );
}
 8002162:	4618      	mov	r0, r3
 8002164:	3724      	adds	r7, #36	; 0x24
 8002166:	46bd      	mov	sp, r7
 8002168:	bc80      	pop	{r7}
 800216a:	4770      	bx	lr

0800216c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	3b01      	subs	r3, #1
 8002178:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800217c:	d301      	bcc.n	8002182 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800217e:	2301      	movs	r3, #1
 8002180:	e00f      	b.n	80021a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002182:	4a0a      	ldr	r2, [pc, #40]	; (80021ac <SysTick_Config+0x40>)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3b01      	subs	r3, #1
 8002188:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800218a:	210f      	movs	r1, #15
 800218c:	f04f 30ff 	mov.w	r0, #4294967295
 8002190:	f7ff ff90 	bl	80020b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002194:	4b05      	ldr	r3, [pc, #20]	; (80021ac <SysTick_Config+0x40>)
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800219a:	4b04      	ldr	r3, [pc, #16]	; (80021ac <SysTick_Config+0x40>)
 800219c:	2207      	movs	r2, #7
 800219e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	e000e010 	.word	0xe000e010

080021b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7ff ff2d 	bl	8002018 <__NVIC_SetPriorityGrouping>
}
 80021be:	bf00      	nop
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b086      	sub	sp, #24
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	4603      	mov	r3, r0
 80021ce:	60b9      	str	r1, [r7, #8]
 80021d0:	607a      	str	r2, [r7, #4]
 80021d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021d8:	f7ff ff42 	bl	8002060 <__NVIC_GetPriorityGrouping>
 80021dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	68b9      	ldr	r1, [r7, #8]
 80021e2:	6978      	ldr	r0, [r7, #20]
 80021e4:	f7ff ff90 	bl	8002108 <NVIC_EncodePriority>
 80021e8:	4602      	mov	r2, r0
 80021ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ee:	4611      	mov	r1, r2
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff ff5f 	bl	80020b4 <__NVIC_SetPriority>
}
 80021f6:	bf00      	nop
 80021f8:	3718      	adds	r7, #24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	b082      	sub	sp, #8
 8002202:	af00      	add	r7, sp, #0
 8002204:	4603      	mov	r3, r0
 8002206:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002208:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff35 	bl	800207c <__NVIC_EnableIRQ>
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b082      	sub	sp, #8
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7ff ffa2 	bl	800216c <SysTick_Config>
 8002228:	4603      	mov	r3, r0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002232:	b480      	push	{r7}
 8002234:	b085      	sub	sp, #20
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800223a:	2300      	movs	r3, #0
 800223c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d008      	beq.n	800225c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2204      	movs	r2, #4
 800224e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e020      	b.n	800229e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f022 020e 	bic.w	r2, r2, #14
 800226a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 0201 	bic.w	r2, r2, #1
 800227a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002284:	2101      	movs	r1, #1
 8002286:	fa01 f202 	lsl.w	r2, r1, r2
 800228a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800229c:	7bfb      	ldrb	r3, [r7, #15]
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3714      	adds	r7, #20
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr

080022a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022b0:	2300      	movs	r3, #0
 80022b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d005      	beq.n	80022cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2204      	movs	r2, #4
 80022c4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	73fb      	strb	r3, [r7, #15]
 80022ca:	e051      	b.n	8002370 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 020e 	bic.w	r2, r2, #14
 80022da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0201 	bic.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a22      	ldr	r2, [pc, #136]	; (800237c <HAL_DMA_Abort_IT+0xd4>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d029      	beq.n	800234a <HAL_DMA_Abort_IT+0xa2>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a21      	ldr	r2, [pc, #132]	; (8002380 <HAL_DMA_Abort_IT+0xd8>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d022      	beq.n	8002346 <HAL_DMA_Abort_IT+0x9e>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a1f      	ldr	r2, [pc, #124]	; (8002384 <HAL_DMA_Abort_IT+0xdc>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d01a      	beq.n	8002340 <HAL_DMA_Abort_IT+0x98>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a1e      	ldr	r2, [pc, #120]	; (8002388 <HAL_DMA_Abort_IT+0xe0>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d012      	beq.n	800233a <HAL_DMA_Abort_IT+0x92>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a1c      	ldr	r2, [pc, #112]	; (800238c <HAL_DMA_Abort_IT+0xe4>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d00a      	beq.n	8002334 <HAL_DMA_Abort_IT+0x8c>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a1b      	ldr	r2, [pc, #108]	; (8002390 <HAL_DMA_Abort_IT+0xe8>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d102      	bne.n	800232e <HAL_DMA_Abort_IT+0x86>
 8002328:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800232c:	e00e      	b.n	800234c <HAL_DMA_Abort_IT+0xa4>
 800232e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002332:	e00b      	b.n	800234c <HAL_DMA_Abort_IT+0xa4>
 8002334:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002338:	e008      	b.n	800234c <HAL_DMA_Abort_IT+0xa4>
 800233a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800233e:	e005      	b.n	800234c <HAL_DMA_Abort_IT+0xa4>
 8002340:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002344:	e002      	b.n	800234c <HAL_DMA_Abort_IT+0xa4>
 8002346:	2310      	movs	r3, #16
 8002348:	e000      	b.n	800234c <HAL_DMA_Abort_IT+0xa4>
 800234a:	2301      	movs	r3, #1
 800234c:	4a11      	ldr	r2, [pc, #68]	; (8002394 <HAL_DMA_Abort_IT+0xec>)
 800234e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002364:	2b00      	cmp	r3, #0
 8002366:	d003      	beq.n	8002370 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	4798      	blx	r3
    } 
  }
  return status;
 8002370:	7bfb      	ldrb	r3, [r7, #15]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40020008 	.word	0x40020008
 8002380:	4002001c 	.word	0x4002001c
 8002384:	40020030 	.word	0x40020030
 8002388:	40020044 	.word	0x40020044
 800238c:	40020058 	.word	0x40020058
 8002390:	4002006c 	.word	0x4002006c
 8002394:	40020000 	.word	0x40020000

08002398 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002398:	b480      	push	{r7}
 800239a:	b08b      	sub	sp, #44	; 0x2c
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023a2:	2300      	movs	r3, #0
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023a6:	2300      	movs	r3, #0
 80023a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023aa:	e169      	b.n	8002680 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023ac:	2201      	movs	r2, #1
 80023ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	69fa      	ldr	r2, [r7, #28]
 80023bc:	4013      	ands	r3, r2
 80023be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	f040 8158 	bne.w	800267a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	4a9a      	ldr	r2, [pc, #616]	; (8002638 <HAL_GPIO_Init+0x2a0>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d05e      	beq.n	8002492 <HAL_GPIO_Init+0xfa>
 80023d4:	4a98      	ldr	r2, [pc, #608]	; (8002638 <HAL_GPIO_Init+0x2a0>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d875      	bhi.n	80024c6 <HAL_GPIO_Init+0x12e>
 80023da:	4a98      	ldr	r2, [pc, #608]	; (800263c <HAL_GPIO_Init+0x2a4>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d058      	beq.n	8002492 <HAL_GPIO_Init+0xfa>
 80023e0:	4a96      	ldr	r2, [pc, #600]	; (800263c <HAL_GPIO_Init+0x2a4>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d86f      	bhi.n	80024c6 <HAL_GPIO_Init+0x12e>
 80023e6:	4a96      	ldr	r2, [pc, #600]	; (8002640 <HAL_GPIO_Init+0x2a8>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d052      	beq.n	8002492 <HAL_GPIO_Init+0xfa>
 80023ec:	4a94      	ldr	r2, [pc, #592]	; (8002640 <HAL_GPIO_Init+0x2a8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d869      	bhi.n	80024c6 <HAL_GPIO_Init+0x12e>
 80023f2:	4a94      	ldr	r2, [pc, #592]	; (8002644 <HAL_GPIO_Init+0x2ac>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d04c      	beq.n	8002492 <HAL_GPIO_Init+0xfa>
 80023f8:	4a92      	ldr	r2, [pc, #584]	; (8002644 <HAL_GPIO_Init+0x2ac>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d863      	bhi.n	80024c6 <HAL_GPIO_Init+0x12e>
 80023fe:	4a92      	ldr	r2, [pc, #584]	; (8002648 <HAL_GPIO_Init+0x2b0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d046      	beq.n	8002492 <HAL_GPIO_Init+0xfa>
 8002404:	4a90      	ldr	r2, [pc, #576]	; (8002648 <HAL_GPIO_Init+0x2b0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d85d      	bhi.n	80024c6 <HAL_GPIO_Init+0x12e>
 800240a:	2b12      	cmp	r3, #18
 800240c:	d82a      	bhi.n	8002464 <HAL_GPIO_Init+0xcc>
 800240e:	2b12      	cmp	r3, #18
 8002410:	d859      	bhi.n	80024c6 <HAL_GPIO_Init+0x12e>
 8002412:	a201      	add	r2, pc, #4	; (adr r2, 8002418 <HAL_GPIO_Init+0x80>)
 8002414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002418:	08002493 	.word	0x08002493
 800241c:	0800246d 	.word	0x0800246d
 8002420:	0800247f 	.word	0x0800247f
 8002424:	080024c1 	.word	0x080024c1
 8002428:	080024c7 	.word	0x080024c7
 800242c:	080024c7 	.word	0x080024c7
 8002430:	080024c7 	.word	0x080024c7
 8002434:	080024c7 	.word	0x080024c7
 8002438:	080024c7 	.word	0x080024c7
 800243c:	080024c7 	.word	0x080024c7
 8002440:	080024c7 	.word	0x080024c7
 8002444:	080024c7 	.word	0x080024c7
 8002448:	080024c7 	.word	0x080024c7
 800244c:	080024c7 	.word	0x080024c7
 8002450:	080024c7 	.word	0x080024c7
 8002454:	080024c7 	.word	0x080024c7
 8002458:	080024c7 	.word	0x080024c7
 800245c:	08002475 	.word	0x08002475
 8002460:	08002489 	.word	0x08002489
 8002464:	4a79      	ldr	r2, [pc, #484]	; (800264c <HAL_GPIO_Init+0x2b4>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d013      	beq.n	8002492 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800246a:	e02c      	b.n	80024c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	623b      	str	r3, [r7, #32]
          break;
 8002472:	e029      	b.n	80024c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	3304      	adds	r3, #4
 800247a:	623b      	str	r3, [r7, #32]
          break;
 800247c:	e024      	b.n	80024c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	3308      	adds	r3, #8
 8002484:	623b      	str	r3, [r7, #32]
          break;
 8002486:	e01f      	b.n	80024c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	330c      	adds	r3, #12
 800248e:	623b      	str	r3, [r7, #32]
          break;
 8002490:	e01a      	b.n	80024c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d102      	bne.n	80024a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800249a:	2304      	movs	r3, #4
 800249c:	623b      	str	r3, [r7, #32]
          break;
 800249e:	e013      	b.n	80024c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d105      	bne.n	80024b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024a8:	2308      	movs	r3, #8
 80024aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69fa      	ldr	r2, [r7, #28]
 80024b0:	611a      	str	r2, [r3, #16]
          break;
 80024b2:	e009      	b.n	80024c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024b4:	2308      	movs	r3, #8
 80024b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	69fa      	ldr	r2, [r7, #28]
 80024bc:	615a      	str	r2, [r3, #20]
          break;
 80024be:	e003      	b.n	80024c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024c0:	2300      	movs	r3, #0
 80024c2:	623b      	str	r3, [r7, #32]
          break;
 80024c4:	e000      	b.n	80024c8 <HAL_GPIO_Init+0x130>
          break;
 80024c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	2bff      	cmp	r3, #255	; 0xff
 80024cc:	d801      	bhi.n	80024d2 <HAL_GPIO_Init+0x13a>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	e001      	b.n	80024d6 <HAL_GPIO_Init+0x13e>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3304      	adds	r3, #4
 80024d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	2bff      	cmp	r3, #255	; 0xff
 80024dc:	d802      	bhi.n	80024e4 <HAL_GPIO_Init+0x14c>
 80024de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	e002      	b.n	80024ea <HAL_GPIO_Init+0x152>
 80024e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e6:	3b08      	subs	r3, #8
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	210f      	movs	r1, #15
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	fa01 f303 	lsl.w	r3, r1, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	401a      	ands	r2, r3
 80024fc:	6a39      	ldr	r1, [r7, #32]
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	fa01 f303 	lsl.w	r3, r1, r3
 8002504:	431a      	orrs	r2, r3
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002512:	2b00      	cmp	r3, #0
 8002514:	f000 80b1 	beq.w	800267a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002518:	4b4d      	ldr	r3, [pc, #308]	; (8002650 <HAL_GPIO_Init+0x2b8>)
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	4a4c      	ldr	r2, [pc, #304]	; (8002650 <HAL_GPIO_Init+0x2b8>)
 800251e:	f043 0301 	orr.w	r3, r3, #1
 8002522:	6193      	str	r3, [r2, #24]
 8002524:	4b4a      	ldr	r3, [pc, #296]	; (8002650 <HAL_GPIO_Init+0x2b8>)
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002530:	4a48      	ldr	r2, [pc, #288]	; (8002654 <HAL_GPIO_Init+0x2bc>)
 8002532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002534:	089b      	lsrs	r3, r3, #2
 8002536:	3302      	adds	r3, #2
 8002538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800253e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	220f      	movs	r2, #15
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	4013      	ands	r3, r2
 8002552:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a40      	ldr	r2, [pc, #256]	; (8002658 <HAL_GPIO_Init+0x2c0>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d013      	beq.n	8002584 <HAL_GPIO_Init+0x1ec>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a3f      	ldr	r2, [pc, #252]	; (800265c <HAL_GPIO_Init+0x2c4>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d00d      	beq.n	8002580 <HAL_GPIO_Init+0x1e8>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a3e      	ldr	r2, [pc, #248]	; (8002660 <HAL_GPIO_Init+0x2c8>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d007      	beq.n	800257c <HAL_GPIO_Init+0x1e4>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a3d      	ldr	r2, [pc, #244]	; (8002664 <HAL_GPIO_Init+0x2cc>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d101      	bne.n	8002578 <HAL_GPIO_Init+0x1e0>
 8002574:	2303      	movs	r3, #3
 8002576:	e006      	b.n	8002586 <HAL_GPIO_Init+0x1ee>
 8002578:	2304      	movs	r3, #4
 800257a:	e004      	b.n	8002586 <HAL_GPIO_Init+0x1ee>
 800257c:	2302      	movs	r3, #2
 800257e:	e002      	b.n	8002586 <HAL_GPIO_Init+0x1ee>
 8002580:	2301      	movs	r3, #1
 8002582:	e000      	b.n	8002586 <HAL_GPIO_Init+0x1ee>
 8002584:	2300      	movs	r3, #0
 8002586:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002588:	f002 0203 	and.w	r2, r2, #3
 800258c:	0092      	lsls	r2, r2, #2
 800258e:	4093      	lsls	r3, r2
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	4313      	orrs	r3, r2
 8002594:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002596:	492f      	ldr	r1, [pc, #188]	; (8002654 <HAL_GPIO_Init+0x2bc>)
 8002598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259a:	089b      	lsrs	r3, r3, #2
 800259c:	3302      	adds	r3, #2
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d006      	beq.n	80025be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80025b0:	4b2d      	ldr	r3, [pc, #180]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	492c      	ldr	r1, [pc, #176]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	608b      	str	r3, [r1, #8]
 80025bc:	e006      	b.n	80025cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025be:	4b2a      	ldr	r3, [pc, #168]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	43db      	mvns	r3, r3
 80025c6:	4928      	ldr	r1, [pc, #160]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 80025c8:	4013      	ands	r3, r2
 80025ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d006      	beq.n	80025e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80025d8:	4b23      	ldr	r3, [pc, #140]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 80025da:	68da      	ldr	r2, [r3, #12]
 80025dc:	4922      	ldr	r1, [pc, #136]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	60cb      	str	r3, [r1, #12]
 80025e4:	e006      	b.n	80025f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025e6:	4b20      	ldr	r3, [pc, #128]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 80025e8:	68da      	ldr	r2, [r3, #12]
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	43db      	mvns	r3, r3
 80025ee:	491e      	ldr	r1, [pc, #120]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 80025f0:	4013      	ands	r3, r2
 80025f2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d006      	beq.n	800260e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002600:	4b19      	ldr	r3, [pc, #100]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	4918      	ldr	r1, [pc, #96]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	4313      	orrs	r3, r2
 800260a:	604b      	str	r3, [r1, #4]
 800260c:	e006      	b.n	800261c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800260e:	4b16      	ldr	r3, [pc, #88]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	43db      	mvns	r3, r3
 8002616:	4914      	ldr	r1, [pc, #80]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 8002618:	4013      	ands	r3, r2
 800261a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d021      	beq.n	800266c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002628:	4b0f      	ldr	r3, [pc, #60]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	490e      	ldr	r1, [pc, #56]	; (8002668 <HAL_GPIO_Init+0x2d0>)
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	4313      	orrs	r3, r2
 8002632:	600b      	str	r3, [r1, #0]
 8002634:	e021      	b.n	800267a <HAL_GPIO_Init+0x2e2>
 8002636:	bf00      	nop
 8002638:	10320000 	.word	0x10320000
 800263c:	10310000 	.word	0x10310000
 8002640:	10220000 	.word	0x10220000
 8002644:	10210000 	.word	0x10210000
 8002648:	10120000 	.word	0x10120000
 800264c:	10110000 	.word	0x10110000
 8002650:	40021000 	.word	0x40021000
 8002654:	40010000 	.word	0x40010000
 8002658:	40010800 	.word	0x40010800
 800265c:	40010c00 	.word	0x40010c00
 8002660:	40011000 	.word	0x40011000
 8002664:	40011400 	.word	0x40011400
 8002668:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800266c:	4b0b      	ldr	r3, [pc, #44]	; (800269c <HAL_GPIO_Init+0x304>)
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	43db      	mvns	r3, r3
 8002674:	4909      	ldr	r1, [pc, #36]	; (800269c <HAL_GPIO_Init+0x304>)
 8002676:	4013      	ands	r3, r2
 8002678:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	3301      	adds	r3, #1
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002686:	fa22 f303 	lsr.w	r3, r2, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	f47f ae8e 	bne.w	80023ac <HAL_GPIO_Init+0x14>
  }
}
 8002690:	bf00      	nop
 8002692:	bf00      	nop
 8002694:	372c      	adds	r7, #44	; 0x2c
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr
 800269c:	40010400 	.word	0x40010400

080026a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	807b      	strh	r3, [r7, #2]
 80026ac:	4613      	mov	r3, r2
 80026ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026b0:	787b      	ldrb	r3, [r7, #1]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d003      	beq.n	80026be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026b6:	887a      	ldrh	r2, [r7, #2]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026bc:	e003      	b.n	80026c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026be:	887b      	ldrh	r3, [r7, #2]
 80026c0:	041a      	lsls	r2, r3, #16
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	611a      	str	r2, [r3, #16]
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026e2:	887a      	ldrh	r2, [r7, #2]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	4013      	ands	r3, r2
 80026e8:	041a      	lsls	r2, r3, #16
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	43d9      	mvns	r1, r3
 80026ee:	887b      	ldrh	r3, [r7, #2]
 80026f0:	400b      	ands	r3, r1
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	611a      	str	r2, [r3, #16]
}
 80026f8:	bf00      	nop
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr
	...

08002704 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e12b      	b.n	800296e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d106      	bne.n	8002730 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7ff f9e6 	bl	8001afc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2224      	movs	r2, #36	; 0x24
 8002734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f022 0201 	bic.w	r2, r2, #1
 8002746:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002756:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002766:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002768:	f001 fbc8 	bl	8003efc <HAL_RCC_GetPCLK1Freq>
 800276c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	4a81      	ldr	r2, [pc, #516]	; (8002978 <HAL_I2C_Init+0x274>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d807      	bhi.n	8002788 <HAL_I2C_Init+0x84>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4a80      	ldr	r2, [pc, #512]	; (800297c <HAL_I2C_Init+0x278>)
 800277c:	4293      	cmp	r3, r2
 800277e:	bf94      	ite	ls
 8002780:	2301      	movls	r3, #1
 8002782:	2300      	movhi	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	e006      	b.n	8002796 <HAL_I2C_Init+0x92>
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	4a7d      	ldr	r2, [pc, #500]	; (8002980 <HAL_I2C_Init+0x27c>)
 800278c:	4293      	cmp	r3, r2
 800278e:	bf94      	ite	ls
 8002790:	2301      	movls	r3, #1
 8002792:	2300      	movhi	r3, #0
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e0e7      	b.n	800296e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	4a78      	ldr	r2, [pc, #480]	; (8002984 <HAL_I2C_Init+0x280>)
 80027a2:	fba2 2303 	umull	r2, r3, r2, r3
 80027a6:	0c9b      	lsrs	r3, r3, #18
 80027a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	430a      	orrs	r2, r1
 80027bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	4a6a      	ldr	r2, [pc, #424]	; (8002978 <HAL_I2C_Init+0x274>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d802      	bhi.n	80027d8 <HAL_I2C_Init+0xd4>
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	3301      	adds	r3, #1
 80027d6:	e009      	b.n	80027ec <HAL_I2C_Init+0xe8>
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027de:	fb02 f303 	mul.w	r3, r2, r3
 80027e2:	4a69      	ldr	r2, [pc, #420]	; (8002988 <HAL_I2C_Init+0x284>)
 80027e4:	fba2 2303 	umull	r2, r3, r2, r3
 80027e8:	099b      	lsrs	r3, r3, #6
 80027ea:	3301      	adds	r3, #1
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	6812      	ldr	r2, [r2, #0]
 80027f0:	430b      	orrs	r3, r1
 80027f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80027fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	495c      	ldr	r1, [pc, #368]	; (8002978 <HAL_I2C_Init+0x274>)
 8002808:	428b      	cmp	r3, r1
 800280a:	d819      	bhi.n	8002840 <HAL_I2C_Init+0x13c>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	1e59      	subs	r1, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	fbb1 f3f3 	udiv	r3, r1, r3
 800281a:	1c59      	adds	r1, r3, #1
 800281c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002820:	400b      	ands	r3, r1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00a      	beq.n	800283c <HAL_I2C_Init+0x138>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1e59      	subs	r1, r3, #1
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	fbb1 f3f3 	udiv	r3, r1, r3
 8002834:	3301      	adds	r3, #1
 8002836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800283a:	e051      	b.n	80028e0 <HAL_I2C_Init+0x1dc>
 800283c:	2304      	movs	r3, #4
 800283e:	e04f      	b.n	80028e0 <HAL_I2C_Init+0x1dc>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d111      	bne.n	800286c <HAL_I2C_Init+0x168>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	1e58      	subs	r0, r3, #1
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6859      	ldr	r1, [r3, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	440b      	add	r3, r1
 8002856:	fbb0 f3f3 	udiv	r3, r0, r3
 800285a:	3301      	adds	r3, #1
 800285c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002860:	2b00      	cmp	r3, #0
 8002862:	bf0c      	ite	eq
 8002864:	2301      	moveq	r3, #1
 8002866:	2300      	movne	r3, #0
 8002868:	b2db      	uxtb	r3, r3
 800286a:	e012      	b.n	8002892 <HAL_I2C_Init+0x18e>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	1e58      	subs	r0, r3, #1
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6859      	ldr	r1, [r3, #4]
 8002874:	460b      	mov	r3, r1
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	440b      	add	r3, r1
 800287a:	0099      	lsls	r1, r3, #2
 800287c:	440b      	add	r3, r1
 800287e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002882:	3301      	adds	r3, #1
 8002884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002888:	2b00      	cmp	r3, #0
 800288a:	bf0c      	ite	eq
 800288c:	2301      	moveq	r3, #1
 800288e:	2300      	movne	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_I2C_Init+0x196>
 8002896:	2301      	movs	r3, #1
 8002898:	e022      	b.n	80028e0 <HAL_I2C_Init+0x1dc>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10e      	bne.n	80028c0 <HAL_I2C_Init+0x1bc>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	1e58      	subs	r0, r3, #1
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6859      	ldr	r1, [r3, #4]
 80028aa:	460b      	mov	r3, r1
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	440b      	add	r3, r1
 80028b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80028b4:	3301      	adds	r3, #1
 80028b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028be:	e00f      	b.n	80028e0 <HAL_I2C_Init+0x1dc>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1e58      	subs	r0, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6859      	ldr	r1, [r3, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	0099      	lsls	r1, r3, #2
 80028d0:	440b      	add	r3, r1
 80028d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80028d6:	3301      	adds	r3, #1
 80028d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	6809      	ldr	r1, [r1, #0]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69da      	ldr	r2, [r3, #28]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	430a      	orrs	r2, r1
 8002902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800290e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	6911      	ldr	r1, [r2, #16]
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68d2      	ldr	r2, [r2, #12]
 800291a:	4311      	orrs	r1, r2
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6812      	ldr	r2, [r2, #0]
 8002920:	430b      	orrs	r3, r1
 8002922:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	695a      	ldr	r2, [r3, #20]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	699b      	ldr	r3, [r3, #24]
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	430a      	orrs	r2, r1
 800293e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f042 0201 	orr.w	r2, r2, #1
 800294e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2220      	movs	r2, #32
 800295a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	000186a0 	.word	0x000186a0
 800297c:	001e847f 	.word	0x001e847f
 8002980:	003d08ff 	.word	0x003d08ff
 8002984:	431bde83 	.word	0x431bde83
 8002988:	10624dd3 	.word	0x10624dd3

0800298c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b088      	sub	sp, #32
 8002990:	af02      	add	r7, sp, #8
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	607a      	str	r2, [r7, #4]
 8002996:	461a      	mov	r2, r3
 8002998:	460b      	mov	r3, r1
 800299a:	817b      	strh	r3, [r7, #10]
 800299c:	4613      	mov	r3, r2
 800299e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029a0:	f7ff fb0c 	bl	8001fbc <HAL_GetTick>
 80029a4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b20      	cmp	r3, #32
 80029b0:	f040 80e0 	bne.w	8002b74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	2319      	movs	r3, #25
 80029ba:	2201      	movs	r2, #1
 80029bc:	4970      	ldr	r1, [pc, #448]	; (8002b80 <HAL_I2C_Master_Transmit+0x1f4>)
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 fc9e 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029ca:	2302      	movs	r3, #2
 80029cc:	e0d3      	b.n	8002b76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d101      	bne.n	80029dc <HAL_I2C_Master_Transmit+0x50>
 80029d8:	2302      	movs	r3, #2
 80029da:	e0cc      	b.n	8002b76 <HAL_I2C_Master_Transmit+0x1ea>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d007      	beq.n	8002a02 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0201 	orr.w	r2, r2, #1
 8002a00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	2221      	movs	r2, #33	; 0x21
 8002a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2210      	movs	r2, #16
 8002a1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	893a      	ldrh	r2, [r7, #8]
 8002a32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4a50      	ldr	r2, [pc, #320]	; (8002b84 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a44:	8979      	ldrh	r1, [r7, #10]
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	6a3a      	ldr	r2, [r7, #32]
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f000 fb08 	bl	8003060 <I2C_MasterRequestWrite>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e08d      	b.n	8002b76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	613b      	str	r3, [r7, #16]
 8002a6e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a70:	e066      	b.n	8002b40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	6a39      	ldr	r1, [r7, #32]
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 fd5c 	bl	8003534 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00d      	beq.n	8002a9e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	d107      	bne.n	8002a9a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e06b      	b.n	8002b76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa2:	781a      	ldrb	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	1c5a      	adds	r2, r3, #1
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	3b01      	subs	r3, #1
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b04      	cmp	r3, #4
 8002ada:	d11b      	bne.n	8002b14 <HAL_I2C_Master_Transmit+0x188>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d017      	beq.n	8002b14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae8:	781a      	ldrb	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af4:	1c5a      	adds	r2, r3, #1
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b14:	697a      	ldr	r2, [r7, #20]
 8002b16:	6a39      	ldr	r1, [r7, #32]
 8002b18:	68f8      	ldr	r0, [r7, #12]
 8002b1a:	f000 fd53 	bl	80035c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00d      	beq.n	8002b40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	d107      	bne.n	8002b3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e01a      	b.n	8002b76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d194      	bne.n	8002a72 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b70:	2300      	movs	r3, #0
 8002b72:	e000      	b.n	8002b76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b74:	2302      	movs	r3, #2
  }
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	00100002 	.word	0x00100002
 8002b84:	ffff0000 	.word	0xffff0000

08002b88 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b08c      	sub	sp, #48	; 0x30
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	607a      	str	r2, [r7, #4]
 8002b92:	461a      	mov	r2, r3
 8002b94:	460b      	mov	r3, r1
 8002b96:	817b      	strh	r3, [r7, #10]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ba0:	f7ff fa0c 	bl	8001fbc <HAL_GetTick>
 8002ba4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	f040 824b 	bne.w	800304a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	2319      	movs	r3, #25
 8002bba:	2201      	movs	r2, #1
 8002bbc:	497f      	ldr	r1, [pc, #508]	; (8002dbc <HAL_I2C_Master_Receive+0x234>)
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f000 fb9e 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	e23e      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_I2C_Master_Receive+0x54>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e237      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d007      	beq.n	8002c02 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f042 0201 	orr.w	r2, r2, #1
 8002c00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2222      	movs	r2, #34	; 0x22
 8002c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2210      	movs	r2, #16
 8002c1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	893a      	ldrh	r2, [r7, #8]
 8002c32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	4a5f      	ldr	r2, [pc, #380]	; (8002dc0 <HAL_I2C_Master_Receive+0x238>)
 8002c42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c44:	8979      	ldrh	r1, [r7, #10]
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 fa8a 	bl	8003164 <I2C_MasterRequestRead>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e1f8      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d113      	bne.n	8002c8a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c62:	2300      	movs	r3, #0
 8002c64:	61fb      	str	r3, [r7, #28]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	61fb      	str	r3, [r7, #28]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	61fb      	str	r3, [r7, #28]
 8002c76:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	e1cc      	b.n	8003024 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d11e      	bne.n	8002cd0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ca0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ca2:	b672      	cpsid	i
}
 8002ca4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	61bb      	str	r3, [r7, #24]
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	695b      	ldr	r3, [r3, #20]
 8002cb0:	61bb      	str	r3, [r7, #24]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	61bb      	str	r3, [r7, #24]
 8002cba:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ccc:	b662      	cpsie	i
}
 8002cce:	e035      	b.n	8002d3c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d11e      	bne.n	8002d16 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ce6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ce8:	b672      	cpsid	i
}
 8002cea:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cec:	2300      	movs	r3, #0
 8002cee:	617b      	str	r3, [r7, #20]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d10:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d12:	b662      	cpsie	i
}
 8002d14:	e012      	b.n	8002d3c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d26:	2300      	movs	r3, #0
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	613b      	str	r3, [r7, #16]
 8002d3a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002d3c:	e172      	b.n	8003024 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d42:	2b03      	cmp	r3, #3
 8002d44:	f200 811f 	bhi.w	8002f86 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d123      	bne.n	8002d98 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	f000 fc7d 	bl	8003654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e173      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	691a      	ldr	r2, [r3, #16]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6e:	b2d2      	uxtb	r2, r2
 8002d70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d76:	1c5a      	adds	r2, r3, #1
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d80:	3b01      	subs	r3, #1
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d96:	e145      	b.n	8003024 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d152      	bne.n	8002e46 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da6:	2200      	movs	r2, #0
 8002da8:	4906      	ldr	r1, [pc, #24]	; (8002dc4 <HAL_I2C_Master_Receive+0x23c>)
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 faa8 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d008      	beq.n	8002dc8 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e148      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
 8002dba:	bf00      	nop
 8002dbc:	00100002 	.word	0x00100002
 8002dc0:	ffff0000 	.word	0xffff0000
 8002dc4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002dc8:	b672      	cpsid	i
}
 8002dca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691a      	ldr	r2, [r3, #16]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	b2d2      	uxtb	r2, r2
 8002de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	1c5a      	adds	r2, r3, #1
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	3b01      	subs	r3, #1
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e0e:	b662      	cpsie	i
}
 8002e10:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	691a      	ldr	r2, [r3, #16]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1c:	b2d2      	uxtb	r2, r2
 8002e1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e24:	1c5a      	adds	r2, r3, #1
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	3b01      	subs	r3, #1
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e44:	e0ee      	b.n	8003024 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	4981      	ldr	r1, [pc, #516]	; (8003054 <HAL_I2C_Master_Receive+0x4cc>)
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f000 fa55 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e0f5      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e6e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e70:	b672      	cpsid	i
}
 8002e72:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691a      	ldr	r2, [r3, #16]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	1c5a      	adds	r2, r3, #1
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e90:	3b01      	subs	r3, #1
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002ea6:	4b6c      	ldr	r3, [pc, #432]	; (8003058 <HAL_I2C_Master_Receive+0x4d0>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	08db      	lsrs	r3, r3, #3
 8002eac:	4a6b      	ldr	r2, [pc, #428]	; (800305c <HAL_I2C_Master_Receive+0x4d4>)
 8002eae:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb2:	0a1a      	lsrs	r2, r3, #8
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	4413      	add	r3, r2
 8002eba:	00da      	lsls	r2, r3, #3
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002ec6:	6a3b      	ldr	r3, [r7, #32]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d118      	bne.n	8002efe <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2220      	movs	r2, #32
 8002ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee6:	f043 0220 	orr.w	r2, r3, #32
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002eee:	b662      	cpsie	i
}
 8002ef0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e0a6      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	695b      	ldr	r3, [r3, #20]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b04      	cmp	r3, #4
 8002f0a:	d1d9      	bne.n	8002ec0 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	691a      	ldr	r2, [r3, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	3b01      	subs	r3, #1
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f4e:	b662      	cpsie	i
}
 8002f50:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	691a      	ldr	r2, [r3, #16]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	b2d2      	uxtb	r2, r2
 8002f5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f84:	e04e      	b.n	8003024 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 fb62 	bl	8003654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e058      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa4:	b2d2      	uxtb	r2, r2
 8002fa6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fac:	1c5a      	adds	r2, r3, #1
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d124      	bne.n	8003024 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fde:	2b03      	cmp	r3, #3
 8002fe0:	d107      	bne.n	8002ff2 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ff0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	691a      	ldr	r2, [r3, #16]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	1c5a      	adds	r2, r3, #1
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300e:	3b01      	subs	r3, #1
 8003010:	b29a      	uxth	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003028:	2b00      	cmp	r3, #0
 800302a:	f47f ae88 	bne.w	8002d3e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2220      	movs	r2, #32
 8003032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003046:	2300      	movs	r3, #0
 8003048:	e000      	b.n	800304c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800304a:	2302      	movs	r3, #2
  }
}
 800304c:	4618      	mov	r0, r3
 800304e:	3728      	adds	r7, #40	; 0x28
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	00010004 	.word	0x00010004
 8003058:	20000008 	.word	0x20000008
 800305c:	14f8b589 	.word	0x14f8b589

08003060 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b088      	sub	sp, #32
 8003064:	af02      	add	r7, sp, #8
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	607a      	str	r2, [r7, #4]
 800306a:	603b      	str	r3, [r7, #0]
 800306c:	460b      	mov	r3, r1
 800306e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003074:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b08      	cmp	r3, #8
 800307a:	d006      	beq.n	800308a <I2C_MasterRequestWrite+0x2a>
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d003      	beq.n	800308a <I2C_MasterRequestWrite+0x2a>
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003088:	d108      	bne.n	800309c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003098:	601a      	str	r2, [r3, #0]
 800309a:	e00b      	b.n	80030b4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a0:	2b12      	cmp	r3, #18
 80030a2:	d107      	bne.n	80030b4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 f91d 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00d      	beq.n	80030e8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030da:	d103      	bne.n	80030e4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e035      	b.n	8003154 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030f0:	d108      	bne.n	8003104 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030f2:	897b      	ldrh	r3, [r7, #10]
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	461a      	mov	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003100:	611a      	str	r2, [r3, #16]
 8003102:	e01b      	b.n	800313c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003104:	897b      	ldrh	r3, [r7, #10]
 8003106:	11db      	asrs	r3, r3, #7
 8003108:	b2db      	uxtb	r3, r3
 800310a:	f003 0306 	and.w	r3, r3, #6
 800310e:	b2db      	uxtb	r3, r3
 8003110:	f063 030f 	orn	r3, r3, #15
 8003114:	b2da      	uxtb	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	490e      	ldr	r1, [pc, #56]	; (800315c <I2C_MasterRequestWrite+0xfc>)
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 f966 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e010      	b.n	8003154 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003132:	897b      	ldrh	r3, [r7, #10]
 8003134:	b2da      	uxtb	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	4907      	ldr	r1, [pc, #28]	; (8003160 <I2C_MasterRequestWrite+0x100>)
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f000 f956 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d001      	beq.n	8003152 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e000      	b.n	8003154 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	00010008 	.word	0x00010008
 8003160:	00010002 	.word	0x00010002

08003164 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b088      	sub	sp, #32
 8003168:	af02      	add	r7, sp, #8
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	607a      	str	r2, [r7, #4]
 800316e:	603b      	str	r3, [r7, #0]
 8003170:	460b      	mov	r3, r1
 8003172:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003178:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003188:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	2b08      	cmp	r3, #8
 800318e:	d006      	beq.n	800319e <I2C_MasterRequestRead+0x3a>
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d003      	beq.n	800319e <I2C_MasterRequestRead+0x3a>
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800319c:	d108      	bne.n	80031b0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	e00b      	b.n	80031c8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b4:	2b11      	cmp	r3, #17
 80031b6:	d107      	bne.n	80031c8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80031d4:	68f8      	ldr	r0, [r7, #12]
 80031d6:	f000 f893 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00d      	beq.n	80031fc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031ee:	d103      	bne.n	80031f8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e079      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	691b      	ldr	r3, [r3, #16]
 8003200:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003204:	d108      	bne.n	8003218 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003206:	897b      	ldrh	r3, [r7, #10]
 8003208:	b2db      	uxtb	r3, r3
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	b2da      	uxtb	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	611a      	str	r2, [r3, #16]
 8003216:	e05f      	b.n	80032d8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003218:	897b      	ldrh	r3, [r7, #10]
 800321a:	11db      	asrs	r3, r3, #7
 800321c:	b2db      	uxtb	r3, r3
 800321e:	f003 0306 	and.w	r3, r3, #6
 8003222:	b2db      	uxtb	r3, r3
 8003224:	f063 030f 	orn	r3, r3, #15
 8003228:	b2da      	uxtb	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	4930      	ldr	r1, [pc, #192]	; (80032f8 <I2C_MasterRequestRead+0x194>)
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 f8dc 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e054      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003246:	897b      	ldrh	r3, [r7, #10]
 8003248:	b2da      	uxtb	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	4929      	ldr	r1, [pc, #164]	; (80032fc <I2C_MasterRequestRead+0x198>)
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 f8cc 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e044      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	695b      	ldr	r3, [r3, #20]
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800328a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f831 	bl	8003300 <I2C_WaitOnFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00d      	beq.n	80032c0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032b2:	d103      	bne.n	80032bc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032ba:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e017      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80032c0:	897b      	ldrh	r3, [r7, #10]
 80032c2:	11db      	asrs	r3, r3, #7
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	f003 0306 	and.w	r3, r3, #6
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	f063 030e 	orn	r3, r3, #14
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	4907      	ldr	r1, [pc, #28]	; (80032fc <I2C_MasterRequestRead+0x198>)
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f888 	bl	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	00010008 	.word	0x00010008
 80032fc:	00010002 	.word	0x00010002

08003300 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	603b      	str	r3, [r7, #0]
 800330c:	4613      	mov	r3, r2
 800330e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003310:	e048      	b.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003318:	d044      	beq.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800331a:	f7fe fe4f 	bl	8001fbc <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d302      	bcc.n	8003330 <I2C_WaitOnFlagUntilTimeout+0x30>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d139      	bne.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	0c1b      	lsrs	r3, r3, #16
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b01      	cmp	r3, #1
 8003338:	d10d      	bne.n	8003356 <I2C_WaitOnFlagUntilTimeout+0x56>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	43da      	mvns	r2, r3
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	4013      	ands	r3, r2
 8003346:	b29b      	uxth	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	bf0c      	ite	eq
 800334c:	2301      	moveq	r3, #1
 800334e:	2300      	movne	r3, #0
 8003350:	b2db      	uxtb	r3, r3
 8003352:	461a      	mov	r2, r3
 8003354:	e00c      	b.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	43da      	mvns	r2, r3
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	4013      	ands	r3, r2
 8003362:	b29b      	uxth	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	bf0c      	ite	eq
 8003368:	2301      	moveq	r3, #1
 800336a:	2300      	movne	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	461a      	mov	r2, r3
 8003370:	79fb      	ldrb	r3, [r7, #7]
 8003372:	429a      	cmp	r2, r3
 8003374:	d116      	bne.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2220      	movs	r2, #32
 8003380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	f043 0220 	orr.w	r2, r3, #32
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e023      	b.n	80033ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	0c1b      	lsrs	r3, r3, #16
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d10d      	bne.n	80033ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	43da      	mvns	r2, r3
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	4013      	ands	r3, r2
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	bf0c      	ite	eq
 80033c0:	2301      	moveq	r3, #1
 80033c2:	2300      	movne	r3, #0
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	461a      	mov	r2, r3
 80033c8:	e00c      	b.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	43da      	mvns	r2, r3
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	4013      	ands	r3, r2
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	bf0c      	ite	eq
 80033dc:	2301      	moveq	r3, #1
 80033de:	2300      	movne	r3, #0
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	461a      	mov	r2, r3
 80033e4:	79fb      	ldrb	r3, [r7, #7]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d093      	beq.n	8003312 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3710      	adds	r7, #16
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003402:	e071      	b.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800340e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003412:	d123      	bne.n	800345c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003422:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800342c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2200      	movs	r2, #0
 8003432:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2220      	movs	r2, #32
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003448:	f043 0204 	orr.w	r2, r3, #4
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e067      	b.n	800352c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003462:	d041      	beq.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003464:	f7fe fdaa 	bl	8001fbc <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	429a      	cmp	r2, r3
 8003472:	d302      	bcc.n	800347a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d136      	bne.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	0c1b      	lsrs	r3, r3, #16
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b01      	cmp	r3, #1
 8003482:	d10c      	bne.n	800349e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	43da      	mvns	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4013      	ands	r3, r2
 8003490:	b29b      	uxth	r3, r3
 8003492:	2b00      	cmp	r3, #0
 8003494:	bf14      	ite	ne
 8003496:	2301      	movne	r3, #1
 8003498:	2300      	moveq	r3, #0
 800349a:	b2db      	uxtb	r3, r3
 800349c:	e00b      	b.n	80034b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	43da      	mvns	r2, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	4013      	ands	r3, r2
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	bf14      	ite	ne
 80034b0:	2301      	movne	r3, #1
 80034b2:	2300      	moveq	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d016      	beq.n	80034e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2220      	movs	r2, #32
 80034c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d4:	f043 0220 	orr.w	r2, r3, #32
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e021      	b.n	800352c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	0c1b      	lsrs	r3, r3, #16
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d10c      	bne.n	800350c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	43da      	mvns	r2, r3
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	4013      	ands	r3, r2
 80034fe:	b29b      	uxth	r3, r3
 8003500:	2b00      	cmp	r3, #0
 8003502:	bf14      	ite	ne
 8003504:	2301      	movne	r3, #1
 8003506:	2300      	moveq	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	e00b      	b.n	8003524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	43da      	mvns	r2, r3
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	4013      	ands	r3, r2
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	bf14      	ite	ne
 800351e:	2301      	movne	r3, #1
 8003520:	2300      	moveq	r3, #0
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	f47f af6d 	bne.w	8003404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003540:	e034      	b.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	f000 f8e3 	bl	800370e <I2C_IsAcknowledgeFailed>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e034      	b.n	80035bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003558:	d028      	beq.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800355a:	f7fe fd2f 	bl	8001fbc <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	429a      	cmp	r2, r3
 8003568:	d302      	bcc.n	8003570 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d11d      	bne.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357a:	2b80      	cmp	r3, #128	; 0x80
 800357c:	d016      	beq.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2220      	movs	r2, #32
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003598:	f043 0220 	orr.w	r2, r3, #32
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e007      	b.n	80035bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b6:	2b80      	cmp	r3, #128	; 0x80
 80035b8:	d1c3      	bne.n	8003542 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035d0:	e034      	b.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035d2:	68f8      	ldr	r0, [r7, #12]
 80035d4:	f000 f89b 	bl	800370e <I2C_IsAcknowledgeFailed>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e034      	b.n	800364c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e8:	d028      	beq.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ea:	f7fe fce7 	bl	8001fbc <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d302      	bcc.n	8003600 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d11d      	bne.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	f003 0304 	and.w	r3, r3, #4
 800360a:	2b04      	cmp	r3, #4
 800360c:	d016      	beq.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2220      	movs	r2, #32
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003628:	f043 0220 	orr.w	r2, r3, #32
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e007      	b.n	800364c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b04      	cmp	r3, #4
 8003648:	d1c3      	bne.n	80035d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003660:	e049      	b.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	f003 0310 	and.w	r3, r3, #16
 800366c:	2b10      	cmp	r3, #16
 800366e:	d119      	bne.n	80036a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f06f 0210 	mvn.w	r2, #16
 8003678:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e030      	b.n	8003706 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a4:	f7fe fc8a 	bl	8001fbc <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d302      	bcc.n	80036ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d11d      	bne.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c4:	2b40      	cmp	r3, #64	; 0x40
 80036c6:	d016      	beq.n	80036f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2220      	movs	r2, #32
 80036d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	f043 0220 	orr.w	r2, r3, #32
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e007      	b.n	8003706 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	695b      	ldr	r3, [r3, #20]
 80036fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003700:	2b40      	cmp	r3, #64	; 0x40
 8003702:	d1ae      	bne.n	8003662 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695b      	ldr	r3, [r3, #20]
 800371c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003724:	d11b      	bne.n	800375e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800372e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2220      	movs	r2, #32
 800373a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374a:	f043 0204 	orr.w	r2, r3, #4
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr
	...

0800376c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e26c      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b00      	cmp	r3, #0
 8003788:	f000 8087 	beq.w	800389a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800378c:	4b92      	ldr	r3, [pc, #584]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f003 030c 	and.w	r3, r3, #12
 8003794:	2b04      	cmp	r3, #4
 8003796:	d00c      	beq.n	80037b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003798:	4b8f      	ldr	r3, [pc, #572]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f003 030c 	and.w	r3, r3, #12
 80037a0:	2b08      	cmp	r3, #8
 80037a2:	d112      	bne.n	80037ca <HAL_RCC_OscConfig+0x5e>
 80037a4:	4b8c      	ldr	r3, [pc, #560]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037b0:	d10b      	bne.n	80037ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b2:	4b89      	ldr	r3, [pc, #548]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d06c      	beq.n	8003898 <HAL_RCC_OscConfig+0x12c>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d168      	bne.n	8003898 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e246      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037d2:	d106      	bne.n	80037e2 <HAL_RCC_OscConfig+0x76>
 80037d4:	4b80      	ldr	r3, [pc, #512]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a7f      	ldr	r2, [pc, #508]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80037da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037de:	6013      	str	r3, [r2, #0]
 80037e0:	e02e      	b.n	8003840 <HAL_RCC_OscConfig+0xd4>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10c      	bne.n	8003804 <HAL_RCC_OscConfig+0x98>
 80037ea:	4b7b      	ldr	r3, [pc, #492]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a7a      	ldr	r2, [pc, #488]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80037f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037f4:	6013      	str	r3, [r2, #0]
 80037f6:	4b78      	ldr	r3, [pc, #480]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a77      	ldr	r2, [pc, #476]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80037fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003800:	6013      	str	r3, [r2, #0]
 8003802:	e01d      	b.n	8003840 <HAL_RCC_OscConfig+0xd4>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800380c:	d10c      	bne.n	8003828 <HAL_RCC_OscConfig+0xbc>
 800380e:	4b72      	ldr	r3, [pc, #456]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a71      	ldr	r2, [pc, #452]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 8003814:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	4b6f      	ldr	r3, [pc, #444]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a6e      	ldr	r2, [pc, #440]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 8003820:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003824:	6013      	str	r3, [r2, #0]
 8003826:	e00b      	b.n	8003840 <HAL_RCC_OscConfig+0xd4>
 8003828:	4b6b      	ldr	r3, [pc, #428]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a6a      	ldr	r2, [pc, #424]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800382e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003832:	6013      	str	r3, [r2, #0]
 8003834:	4b68      	ldr	r3, [pc, #416]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a67      	ldr	r2, [pc, #412]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800383a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800383e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d013      	beq.n	8003870 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003848:	f7fe fbb8 	bl	8001fbc <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003850:	f7fe fbb4 	bl	8001fbc <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b64      	cmp	r3, #100	; 0x64
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e1fa      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003862:	4b5d      	ldr	r3, [pc, #372]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0f0      	beq.n	8003850 <HAL_RCC_OscConfig+0xe4>
 800386e:	e014      	b.n	800389a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003870:	f7fe fba4 	bl	8001fbc <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003876:	e008      	b.n	800388a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003878:	f7fe fba0 	bl	8001fbc <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b64      	cmp	r3, #100	; 0x64
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e1e6      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800388a:	4b53      	ldr	r3, [pc, #332]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1f0      	bne.n	8003878 <HAL_RCC_OscConfig+0x10c>
 8003896:	e000      	b.n	800389a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003898:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d063      	beq.n	800396e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038a6:	4b4c      	ldr	r3, [pc, #304]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f003 030c 	and.w	r3, r3, #12
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00b      	beq.n	80038ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80038b2:	4b49      	ldr	r3, [pc, #292]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f003 030c 	and.w	r3, r3, #12
 80038ba:	2b08      	cmp	r3, #8
 80038bc:	d11c      	bne.n	80038f8 <HAL_RCC_OscConfig+0x18c>
 80038be:	4b46      	ldr	r3, [pc, #280]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d116      	bne.n	80038f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ca:	4b43      	ldr	r3, [pc, #268]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d005      	beq.n	80038e2 <HAL_RCC_OscConfig+0x176>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d001      	beq.n	80038e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e1ba      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038e2:	4b3d      	ldr	r3, [pc, #244]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	4939      	ldr	r1, [pc, #228]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f6:	e03a      	b.n	800396e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d020      	beq.n	8003942 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003900:	4b36      	ldr	r3, [pc, #216]	; (80039dc <HAL_RCC_OscConfig+0x270>)
 8003902:	2201      	movs	r2, #1
 8003904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003906:	f7fe fb59 	bl	8001fbc <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800390c:	e008      	b.n	8003920 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800390e:	f7fe fb55 	bl	8001fbc <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d901      	bls.n	8003920 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e19b      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003920:	4b2d      	ldr	r3, [pc, #180]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0f0      	beq.n	800390e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800392c:	4b2a      	ldr	r3, [pc, #168]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	4927      	ldr	r1, [pc, #156]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 800393c:	4313      	orrs	r3, r2
 800393e:	600b      	str	r3, [r1, #0]
 8003940:	e015      	b.n	800396e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003942:	4b26      	ldr	r3, [pc, #152]	; (80039dc <HAL_RCC_OscConfig+0x270>)
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003948:	f7fe fb38 	bl	8001fbc <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003950:	f7fe fb34 	bl	8001fbc <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e17a      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003962:	4b1d      	ldr	r3, [pc, #116]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0308 	and.w	r3, r3, #8
 8003976:	2b00      	cmp	r3, #0
 8003978:	d03a      	beq.n	80039f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d019      	beq.n	80039b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003982:	4b17      	ldr	r3, [pc, #92]	; (80039e0 <HAL_RCC_OscConfig+0x274>)
 8003984:	2201      	movs	r2, #1
 8003986:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003988:	f7fe fb18 	bl	8001fbc <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003990:	f7fe fb14 	bl	8001fbc <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e15a      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039a2:	4b0d      	ldr	r3, [pc, #52]	; (80039d8 <HAL_RCC_OscConfig+0x26c>)
 80039a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80039ae:	2001      	movs	r0, #1
 80039b0:	f000 facc 	bl	8003f4c <RCC_Delay>
 80039b4:	e01c      	b.n	80039f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039b6:	4b0a      	ldr	r3, [pc, #40]	; (80039e0 <HAL_RCC_OscConfig+0x274>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039bc:	f7fe fafe 	bl	8001fbc <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039c2:	e00f      	b.n	80039e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039c4:	f7fe fafa 	bl	8001fbc <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d908      	bls.n	80039e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e140      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
 80039d6:	bf00      	nop
 80039d8:	40021000 	.word	0x40021000
 80039dc:	42420000 	.word	0x42420000
 80039e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039e4:	4b9e      	ldr	r3, [pc, #632]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 80039e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1e9      	bne.n	80039c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f000 80a6 	beq.w	8003b4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039fe:	2300      	movs	r3, #0
 8003a00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a02:	4b97      	ldr	r3, [pc, #604]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10d      	bne.n	8003a2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a0e:	4b94      	ldr	r3, [pc, #592]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a10:	69db      	ldr	r3, [r3, #28]
 8003a12:	4a93      	ldr	r2, [pc, #588]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a18:	61d3      	str	r3, [r2, #28]
 8003a1a:	4b91      	ldr	r3, [pc, #580]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a1c:	69db      	ldr	r3, [r3, #28]
 8003a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a22:	60bb      	str	r3, [r7, #8]
 8003a24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a26:	2301      	movs	r3, #1
 8003a28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a2a:	4b8e      	ldr	r3, [pc, #568]	; (8003c64 <HAL_RCC_OscConfig+0x4f8>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d118      	bne.n	8003a68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a36:	4b8b      	ldr	r3, [pc, #556]	; (8003c64 <HAL_RCC_OscConfig+0x4f8>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a8a      	ldr	r2, [pc, #552]	; (8003c64 <HAL_RCC_OscConfig+0x4f8>)
 8003a3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a42:	f7fe fabb 	bl	8001fbc <HAL_GetTick>
 8003a46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a48:	e008      	b.n	8003a5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a4a:	f7fe fab7 	bl	8001fbc <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b64      	cmp	r3, #100	; 0x64
 8003a56:	d901      	bls.n	8003a5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e0fd      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a5c:	4b81      	ldr	r3, [pc, #516]	; (8003c64 <HAL_RCC_OscConfig+0x4f8>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d0f0      	beq.n	8003a4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d106      	bne.n	8003a7e <HAL_RCC_OscConfig+0x312>
 8003a70:	4b7b      	ldr	r3, [pc, #492]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a72:	6a1b      	ldr	r3, [r3, #32]
 8003a74:	4a7a      	ldr	r2, [pc, #488]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a76:	f043 0301 	orr.w	r3, r3, #1
 8003a7a:	6213      	str	r3, [r2, #32]
 8003a7c:	e02d      	b.n	8003ada <HAL_RCC_OscConfig+0x36e>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d10c      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x334>
 8003a86:	4b76      	ldr	r3, [pc, #472]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	4a75      	ldr	r2, [pc, #468]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a8c:	f023 0301 	bic.w	r3, r3, #1
 8003a90:	6213      	str	r3, [r2, #32]
 8003a92:	4b73      	ldr	r3, [pc, #460]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	4a72      	ldr	r2, [pc, #456]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003a98:	f023 0304 	bic.w	r3, r3, #4
 8003a9c:	6213      	str	r3, [r2, #32]
 8003a9e:	e01c      	b.n	8003ada <HAL_RCC_OscConfig+0x36e>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	2b05      	cmp	r3, #5
 8003aa6:	d10c      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x356>
 8003aa8:	4b6d      	ldr	r3, [pc, #436]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	4a6c      	ldr	r2, [pc, #432]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003aae:	f043 0304 	orr.w	r3, r3, #4
 8003ab2:	6213      	str	r3, [r2, #32]
 8003ab4:	4b6a      	ldr	r3, [pc, #424]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	4a69      	ldr	r2, [pc, #420]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003aba:	f043 0301 	orr.w	r3, r3, #1
 8003abe:	6213      	str	r3, [r2, #32]
 8003ac0:	e00b      	b.n	8003ada <HAL_RCC_OscConfig+0x36e>
 8003ac2:	4b67      	ldr	r3, [pc, #412]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003ac4:	6a1b      	ldr	r3, [r3, #32]
 8003ac6:	4a66      	ldr	r2, [pc, #408]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003ac8:	f023 0301 	bic.w	r3, r3, #1
 8003acc:	6213      	str	r3, [r2, #32]
 8003ace:	4b64      	ldr	r3, [pc, #400]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	4a63      	ldr	r2, [pc, #396]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003ad4:	f023 0304 	bic.w	r3, r3, #4
 8003ad8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d015      	beq.n	8003b0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae2:	f7fe fa6b 	bl	8001fbc <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae8:	e00a      	b.n	8003b00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aea:	f7fe fa67 	bl	8001fbc <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e0ab      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b00:	4b57      	ldr	r3, [pc, #348]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d0ee      	beq.n	8003aea <HAL_RCC_OscConfig+0x37e>
 8003b0c:	e014      	b.n	8003b38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b0e:	f7fe fa55 	bl	8001fbc <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b14:	e00a      	b.n	8003b2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b16:	f7fe fa51 	bl	8001fbc <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d901      	bls.n	8003b2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e095      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b2c:	4b4c      	ldr	r3, [pc, #304]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003b2e:	6a1b      	ldr	r3, [r3, #32]
 8003b30:	f003 0302 	and.w	r3, r3, #2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1ee      	bne.n	8003b16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b38:	7dfb      	ldrb	r3, [r7, #23]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d105      	bne.n	8003b4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b3e:	4b48      	ldr	r3, [pc, #288]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	4a47      	ldr	r2, [pc, #284]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003b44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	f000 8081 	beq.w	8003c56 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b54:	4b42      	ldr	r3, [pc, #264]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f003 030c 	and.w	r3, r3, #12
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d061      	beq.n	8003c24 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	69db      	ldr	r3, [r3, #28]
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d146      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b68:	4b3f      	ldr	r3, [pc, #252]	; (8003c68 <HAL_RCC_OscConfig+0x4fc>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6e:	f7fe fa25 	bl	8001fbc <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b76:	f7fe fa21 	bl	8001fbc <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e067      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b88:	4b35      	ldr	r3, [pc, #212]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1f0      	bne.n	8003b76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a1b      	ldr	r3, [r3, #32]
 8003b98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b9c:	d108      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b9e:	4b30      	ldr	r3, [pc, #192]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	492d      	ldr	r1, [pc, #180]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bb0:	4b2b      	ldr	r3, [pc, #172]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a19      	ldr	r1, [r3, #32]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc0:	430b      	orrs	r3, r1
 8003bc2:	4927      	ldr	r1, [pc, #156]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bc8:	4b27      	ldr	r3, [pc, #156]	; (8003c68 <HAL_RCC_OscConfig+0x4fc>)
 8003bca:	2201      	movs	r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bce:	f7fe f9f5 	bl	8001fbc <HAL_GetTick>
 8003bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bd4:	e008      	b.n	8003be8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd6:	f7fe f9f1 	bl	8001fbc <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e037      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003be8:	4b1d      	ldr	r3, [pc, #116]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0f0      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x46a>
 8003bf4:	e02f      	b.n	8003c56 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf6:	4b1c      	ldr	r3, [pc, #112]	; (8003c68 <HAL_RCC_OscConfig+0x4fc>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfc:	f7fe f9de 	bl	8001fbc <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c04:	f7fe f9da 	bl	8001fbc <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e020      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c16:	4b12      	ldr	r3, [pc, #72]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1f0      	bne.n	8003c04 <HAL_RCC_OscConfig+0x498>
 8003c22:	e018      	b.n	8003c56 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	69db      	ldr	r3, [r3, #28]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e013      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c30:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <HAL_RCC_OscConfig+0x4f4>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a1b      	ldr	r3, [r3, #32]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d106      	bne.n	8003c52 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d001      	beq.n	8003c56 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40021000 	.word	0x40021000
 8003c64:	40007000 	.word	0x40007000
 8003c68:	42420060 	.word	0x42420060

08003c6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e0d0      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c80:	4b6a      	ldr	r3, [pc, #424]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0307 	and.w	r3, r3, #7
 8003c88:	683a      	ldr	r2, [r7, #0]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d910      	bls.n	8003cb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c8e:	4b67      	ldr	r3, [pc, #412]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f023 0207 	bic.w	r2, r3, #7
 8003c96:	4965      	ldr	r1, [pc, #404]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c9e:	4b63      	ldr	r3, [pc, #396]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0307 	and.w	r3, r3, #7
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d001      	beq.n	8003cb0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e0b8      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0302 	and.w	r3, r3, #2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d020      	beq.n	8003cfe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0304 	and.w	r3, r3, #4
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cc8:	4b59      	ldr	r3, [pc, #356]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	4a58      	ldr	r2, [pc, #352]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003cce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cd2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d005      	beq.n	8003cec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ce0:	4b53      	ldr	r3, [pc, #332]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	4a52      	ldr	r2, [pc, #328]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003cea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cec:	4b50      	ldr	r3, [pc, #320]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	494d      	ldr	r1, [pc, #308]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d040      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d107      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d12:	4b47      	ldr	r3, [pc, #284]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d115      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e07f      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d107      	bne.n	8003d3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d2a:	4b41      	ldr	r3, [pc, #260]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d109      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e073      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d3a:	4b3d      	ldr	r3, [pc, #244]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e06b      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d4a:	4b39      	ldr	r3, [pc, #228]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f023 0203 	bic.w	r2, r3, #3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	4936      	ldr	r1, [pc, #216]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d5c:	f7fe f92e 	bl	8001fbc <HAL_GetTick>
 8003d60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d62:	e00a      	b.n	8003d7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d64:	f7fe f92a 	bl	8001fbc <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e053      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d7a:	4b2d      	ldr	r3, [pc, #180]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f003 020c 	and.w	r2, r3, #12
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d1eb      	bne.n	8003d64 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d8c:	4b27      	ldr	r3, [pc, #156]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0307 	and.w	r3, r3, #7
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d210      	bcs.n	8003dbc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d9a:	4b24      	ldr	r3, [pc, #144]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 0207 	bic.w	r2, r3, #7
 8003da2:	4922      	ldr	r1, [pc, #136]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003daa:	4b20      	ldr	r3, [pc, #128]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e032      	b.n	8003e22 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d008      	beq.n	8003dda <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dc8:	4b19      	ldr	r3, [pc, #100]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	4916      	ldr	r1, [pc, #88]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0308 	and.w	r3, r3, #8
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d009      	beq.n	8003dfa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003de6:	4b12      	ldr	r3, [pc, #72]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	490e      	ldr	r1, [pc, #56]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dfa:	f000 f821 	bl	8003e40 <HAL_RCC_GetSysClockFreq>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	4b0b      	ldr	r3, [pc, #44]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	091b      	lsrs	r3, r3, #4
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	490a      	ldr	r1, [pc, #40]	; (8003e34 <HAL_RCC_ClockConfig+0x1c8>)
 8003e0c:	5ccb      	ldrb	r3, [r1, r3]
 8003e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e12:	4a09      	ldr	r2, [pc, #36]	; (8003e38 <HAL_RCC_ClockConfig+0x1cc>)
 8003e14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e16:	4b09      	ldr	r3, [pc, #36]	; (8003e3c <HAL_RCC_ClockConfig+0x1d0>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fe f88c 	bl	8001f38 <HAL_InitTick>

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	40022000 	.word	0x40022000
 8003e30:	40021000 	.word	0x40021000
 8003e34:	080081a4 	.word	0x080081a4
 8003e38:	20000008 	.word	0x20000008
 8003e3c:	2000000c 	.word	0x2000000c

08003e40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b087      	sub	sp, #28
 8003e44:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60bb      	str	r3, [r7, #8]
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]
 8003e52:	2300      	movs	r3, #0
 8003e54:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003e56:	2300      	movs	r3, #0
 8003e58:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e5a:	4b1e      	ldr	r3, [pc, #120]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f003 030c 	and.w	r3, r3, #12
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d002      	beq.n	8003e70 <HAL_RCC_GetSysClockFreq+0x30>
 8003e6a:	2b08      	cmp	r3, #8
 8003e6c:	d003      	beq.n	8003e76 <HAL_RCC_GetSysClockFreq+0x36>
 8003e6e:	e027      	b.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e70:	4b19      	ldr	r3, [pc, #100]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e72:	613b      	str	r3, [r7, #16]
      break;
 8003e74:	e027      	b.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	0c9b      	lsrs	r3, r3, #18
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	4a17      	ldr	r2, [pc, #92]	; (8003edc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003e80:	5cd3      	ldrb	r3, [r2, r3]
 8003e82:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d010      	beq.n	8003eb0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e8e:	4b11      	ldr	r3, [pc, #68]	; (8003ed4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	0c5b      	lsrs	r3, r3, #17
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	4a11      	ldr	r2, [pc, #68]	; (8003ee0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e9a:	5cd3      	ldrb	r3, [r2, r3]
 8003e9c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a0d      	ldr	r2, [pc, #52]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ea2:	fb02 f203 	mul.w	r2, r2, r3
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eac:	617b      	str	r3, [r7, #20]
 8003eae:	e004      	b.n	8003eba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a0c      	ldr	r2, [pc, #48]	; (8003ee4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003eb4:	fb02 f303 	mul.w	r3, r2, r3
 8003eb8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	613b      	str	r3, [r7, #16]
      break;
 8003ebe:	e002      	b.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ec0:	4b05      	ldr	r3, [pc, #20]	; (8003ed8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ec2:	613b      	str	r3, [r7, #16]
      break;
 8003ec4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ec6:	693b      	ldr	r3, [r7, #16]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	371c      	adds	r7, #28
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bc80      	pop	{r7}
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	007a1200 	.word	0x007a1200
 8003edc:	080081bc 	.word	0x080081bc
 8003ee0:	080081cc 	.word	0x080081cc
 8003ee4:	003d0900 	.word	0x003d0900

08003ee8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003eec:	4b02      	ldr	r3, [pc, #8]	; (8003ef8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003eee:	681b      	ldr	r3, [r3, #0]
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr
 8003ef8:	20000008 	.word	0x20000008

08003efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f00:	f7ff fff2 	bl	8003ee8 <HAL_RCC_GetHCLKFreq>
 8003f04:	4602      	mov	r2, r0
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	0a1b      	lsrs	r3, r3, #8
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	4903      	ldr	r1, [pc, #12]	; (8003f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f12:	5ccb      	ldrb	r3, [r1, r3]
 8003f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	080081b4 	.word	0x080081b4

08003f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f28:	f7ff ffde 	bl	8003ee8 <HAL_RCC_GetHCLKFreq>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	0adb      	lsrs	r3, r3, #11
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	4903      	ldr	r1, [pc, #12]	; (8003f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f3a:	5ccb      	ldrb	r3, [r1, r3]
 8003f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40021000 	.word	0x40021000
 8003f48:	080081b4 	.word	0x080081b4

08003f4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003f54:	4b0a      	ldr	r3, [pc, #40]	; (8003f80 <RCC_Delay+0x34>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a0a      	ldr	r2, [pc, #40]	; (8003f84 <RCC_Delay+0x38>)
 8003f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5e:	0a5b      	lsrs	r3, r3, #9
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	fb02 f303 	mul.w	r3, r2, r3
 8003f66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f68:	bf00      	nop
  }
  while (Delay --);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	1e5a      	subs	r2, r3, #1
 8003f6e:	60fa      	str	r2, [r7, #12]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1f9      	bne.n	8003f68 <RCC_Delay+0x1c>
}
 8003f74:	bf00      	nop
 8003f76:	bf00      	nop
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bc80      	pop	{r7}
 8003f7e:	4770      	bx	lr
 8003f80:	20000008 	.word	0x20000008
 8003f84:	10624dd3 	.word	0x10624dd3

08003f88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e041      	b.n	800401e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d106      	bne.n	8003fb4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7fd fdf4 	bl	8001b9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3304      	adds	r3, #4
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	f000 fa5c 	bl	8004484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3708      	adds	r7, #8
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b01      	cmp	r3, #1
 800403a:	d001      	beq.n	8004040 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e03a      	b.n	80040b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2202      	movs	r2, #2
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68da      	ldr	r2, [r3, #12]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f042 0201 	orr.w	r2, r2, #1
 8004056:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a18      	ldr	r2, [pc, #96]	; (80040c0 <HAL_TIM_Base_Start_IT+0x98>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d00e      	beq.n	8004080 <HAL_TIM_Base_Start_IT+0x58>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800406a:	d009      	beq.n	8004080 <HAL_TIM_Base_Start_IT+0x58>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a14      	ldr	r2, [pc, #80]	; (80040c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d004      	beq.n	8004080 <HAL_TIM_Base_Start_IT+0x58>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a13      	ldr	r2, [pc, #76]	; (80040c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d111      	bne.n	80040a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 0307 	and.w	r3, r3, #7
 800408a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2b06      	cmp	r3, #6
 8004090:	d010      	beq.n	80040b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f042 0201 	orr.w	r2, r2, #1
 80040a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a2:	e007      	b.n	80040b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0201 	orr.w	r2, r2, #1
 80040b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3714      	adds	r7, #20
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bc80      	pop	{r7}
 80040be:	4770      	bx	lr
 80040c0:	40012c00 	.word	0x40012c00
 80040c4:	40000400 	.word	0x40000400
 80040c8:	40000800 	.word	0x40000800

080040cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d020      	beq.n	8004130 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f003 0302 	and.w	r3, r3, #2
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d01b      	beq.n	8004130 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f06f 0202 	mvn.w	r2, #2
 8004100:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	f003 0303 	and.w	r3, r3, #3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 f998 	bl	800444c <HAL_TIM_IC_CaptureCallback>
 800411c:	e005      	b.n	800412a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f98b 	bl	800443a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f99a 	bl	800445e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f003 0304 	and.w	r3, r3, #4
 8004136:	2b00      	cmp	r3, #0
 8004138:	d020      	beq.n	800417c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f003 0304 	and.w	r3, r3, #4
 8004140:	2b00      	cmp	r3, #0
 8004142:	d01b      	beq.n	800417c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f06f 0204 	mvn.w	r2, #4
 800414c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2202      	movs	r2, #2
 8004152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f972 	bl	800444c <HAL_TIM_IC_CaptureCallback>
 8004168:	e005      	b.n	8004176 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 f965 	bl	800443a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 f974 	bl	800445e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d020      	beq.n	80041c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f003 0308 	and.w	r3, r3, #8
 800418c:	2b00      	cmp	r3, #0
 800418e:	d01b      	beq.n	80041c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f06f 0208 	mvn.w	r2, #8
 8004198:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2204      	movs	r2, #4
 800419e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	f003 0303 	and.w	r3, r3, #3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f94c 	bl	800444c <HAL_TIM_IC_CaptureCallback>
 80041b4:	e005      	b.n	80041c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f93f 	bl	800443a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 f94e 	bl	800445e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	f003 0310 	and.w	r3, r3, #16
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d020      	beq.n	8004214 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f003 0310 	and.w	r3, r3, #16
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d01b      	beq.n	8004214 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f06f 0210 	mvn.w	r2, #16
 80041e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2208      	movs	r2, #8
 80041ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f926 	bl	800444c <HAL_TIM_IC_CaptureCallback>
 8004200:	e005      	b.n	800420e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f919 	bl	800443a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 f928 	bl	800445e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00c      	beq.n	8004238 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	2b00      	cmp	r3, #0
 8004226:	d007      	beq.n	8004238 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f06f 0201 	mvn.w	r2, #1
 8004230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7fd fa7c 	bl	8001730 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00c      	beq.n	800425c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004248:	2b00      	cmp	r3, #0
 800424a:	d007      	beq.n	800425c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 fa7f 	bl	800475a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00c      	beq.n	8004280 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800426c:	2b00      	cmp	r3, #0
 800426e:	d007      	beq.n	8004280 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 f8f8 	bl	8004470 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f003 0320 	and.w	r3, r3, #32
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00c      	beq.n	80042a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f003 0320 	and.w	r3, r3, #32
 8004290:	2b00      	cmp	r3, #0
 8004292:	d007      	beq.n	80042a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f06f 0220 	mvn.w	r2, #32
 800429c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fa52 	bl	8004748 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042a4:	bf00      	nop
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d101      	bne.n	80042c8 <HAL_TIM_ConfigClockSource+0x1c>
 80042c4:	2302      	movs	r3, #2
 80042c6:	e0b4      	b.n	8004432 <HAL_TIM_ConfigClockSource+0x186>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68ba      	ldr	r2, [r7, #8]
 80042f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004300:	d03e      	beq.n	8004380 <HAL_TIM_ConfigClockSource+0xd4>
 8004302:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004306:	f200 8087 	bhi.w	8004418 <HAL_TIM_ConfigClockSource+0x16c>
 800430a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800430e:	f000 8086 	beq.w	800441e <HAL_TIM_ConfigClockSource+0x172>
 8004312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004316:	d87f      	bhi.n	8004418 <HAL_TIM_ConfigClockSource+0x16c>
 8004318:	2b70      	cmp	r3, #112	; 0x70
 800431a:	d01a      	beq.n	8004352 <HAL_TIM_ConfigClockSource+0xa6>
 800431c:	2b70      	cmp	r3, #112	; 0x70
 800431e:	d87b      	bhi.n	8004418 <HAL_TIM_ConfigClockSource+0x16c>
 8004320:	2b60      	cmp	r3, #96	; 0x60
 8004322:	d050      	beq.n	80043c6 <HAL_TIM_ConfigClockSource+0x11a>
 8004324:	2b60      	cmp	r3, #96	; 0x60
 8004326:	d877      	bhi.n	8004418 <HAL_TIM_ConfigClockSource+0x16c>
 8004328:	2b50      	cmp	r3, #80	; 0x50
 800432a:	d03c      	beq.n	80043a6 <HAL_TIM_ConfigClockSource+0xfa>
 800432c:	2b50      	cmp	r3, #80	; 0x50
 800432e:	d873      	bhi.n	8004418 <HAL_TIM_ConfigClockSource+0x16c>
 8004330:	2b40      	cmp	r3, #64	; 0x40
 8004332:	d058      	beq.n	80043e6 <HAL_TIM_ConfigClockSource+0x13a>
 8004334:	2b40      	cmp	r3, #64	; 0x40
 8004336:	d86f      	bhi.n	8004418 <HAL_TIM_ConfigClockSource+0x16c>
 8004338:	2b30      	cmp	r3, #48	; 0x30
 800433a:	d064      	beq.n	8004406 <HAL_TIM_ConfigClockSource+0x15a>
 800433c:	2b30      	cmp	r3, #48	; 0x30
 800433e:	d86b      	bhi.n	8004418 <HAL_TIM_ConfigClockSource+0x16c>
 8004340:	2b20      	cmp	r3, #32
 8004342:	d060      	beq.n	8004406 <HAL_TIM_ConfigClockSource+0x15a>
 8004344:	2b20      	cmp	r3, #32
 8004346:	d867      	bhi.n	8004418 <HAL_TIM_ConfigClockSource+0x16c>
 8004348:	2b00      	cmp	r3, #0
 800434a:	d05c      	beq.n	8004406 <HAL_TIM_ConfigClockSource+0x15a>
 800434c:	2b10      	cmp	r3, #16
 800434e:	d05a      	beq.n	8004406 <HAL_TIM_ConfigClockSource+0x15a>
 8004350:	e062      	b.n	8004418 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6818      	ldr	r0, [r3, #0]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	6899      	ldr	r1, [r3, #8]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685a      	ldr	r2, [r3, #4]
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f000 f974 	bl	800464e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004374:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	609a      	str	r2, [r3, #8]
      break;
 800437e:	e04f      	b.n	8004420 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6818      	ldr	r0, [r3, #0]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	6899      	ldr	r1, [r3, #8]
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f000 f95d 	bl	800464e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689a      	ldr	r2, [r3, #8]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043a2:	609a      	str	r2, [r3, #8]
      break;
 80043a4:	e03c      	b.n	8004420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6818      	ldr	r0, [r3, #0]
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	6859      	ldr	r1, [r3, #4]
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	461a      	mov	r2, r3
 80043b4:	f000 f8d4 	bl	8004560 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2150      	movs	r1, #80	; 0x50
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 f92b 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 80043c4:	e02c      	b.n	8004420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6818      	ldr	r0, [r3, #0]
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	6859      	ldr	r1, [r3, #4]
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	461a      	mov	r2, r3
 80043d4:	f000 f8f2 	bl	80045bc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2160      	movs	r1, #96	; 0x60
 80043de:	4618      	mov	r0, r3
 80043e0:	f000 f91b 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 80043e4:	e01c      	b.n	8004420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6818      	ldr	r0, [r3, #0]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	6859      	ldr	r1, [r3, #4]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	461a      	mov	r2, r3
 80043f4:	f000 f8b4 	bl	8004560 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2140      	movs	r1, #64	; 0x40
 80043fe:	4618      	mov	r0, r3
 8004400:	f000 f90b 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 8004404:	e00c      	b.n	8004420 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4619      	mov	r1, r3
 8004410:	4610      	mov	r0, r2
 8004412:	f000 f902 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 8004416:	e003      	b.n	8004420 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	73fb      	strb	r3, [r7, #15]
      break;
 800441c:	e000      	b.n	8004420 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800441e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004430:	7bfb      	ldrb	r3, [r7, #15]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800443a:	b480      	push	{r7}
 800443c:	b083      	sub	sp, #12
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004442:	bf00      	nop
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr

0800444c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	bc80      	pop	{r7}
 800445c:	4770      	bx	lr

0800445e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr

08004470 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	bc80      	pop	{r7}
 8004480:	4770      	bx	lr
	...

08004484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a2f      	ldr	r2, [pc, #188]	; (8004554 <TIM_Base_SetConfig+0xd0>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d00b      	beq.n	80044b4 <TIM_Base_SetConfig+0x30>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044a2:	d007      	beq.n	80044b4 <TIM_Base_SetConfig+0x30>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a2c      	ldr	r2, [pc, #176]	; (8004558 <TIM_Base_SetConfig+0xd4>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d003      	beq.n	80044b4 <TIM_Base_SetConfig+0x30>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a2b      	ldr	r2, [pc, #172]	; (800455c <TIM_Base_SetConfig+0xd8>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d108      	bne.n	80044c6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a22      	ldr	r2, [pc, #136]	; (8004554 <TIM_Base_SetConfig+0xd0>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d00b      	beq.n	80044e6 <TIM_Base_SetConfig+0x62>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d4:	d007      	beq.n	80044e6 <TIM_Base_SetConfig+0x62>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a1f      	ldr	r2, [pc, #124]	; (8004558 <TIM_Base_SetConfig+0xd4>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d003      	beq.n	80044e6 <TIM_Base_SetConfig+0x62>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a1e      	ldr	r2, [pc, #120]	; (800455c <TIM_Base_SetConfig+0xd8>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d108      	bne.n	80044f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	4313      	orrs	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68fa      	ldr	r2, [r7, #12]
 800450a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a0d      	ldr	r2, [pc, #52]	; (8004554 <TIM_Base_SetConfig+0xd0>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d103      	bne.n	800452c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	691a      	ldr	r2, [r3, #16]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d005      	beq.n	800454a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	f023 0201 	bic.w	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	611a      	str	r2, [r3, #16]
  }
}
 800454a:	bf00      	nop
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr
 8004554:	40012c00 	.word	0x40012c00
 8004558:	40000400 	.word	0x40000400
 800455c:	40000800 	.word	0x40000800

08004560 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	f023 0201 	bic.w	r2, r3, #1
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800458a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	011b      	lsls	r3, r3, #4
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f023 030a 	bic.w	r3, r3, #10
 800459c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	697a      	ldr	r2, [r7, #20]
 80045b0:	621a      	str	r2, [r3, #32]
}
 80045b2:	bf00      	nop
 80045b4:	371c      	adds	r7, #28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr

080045bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045bc:	b480      	push	{r7}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	f023 0210 	bic.w	r2, r3, #16
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	031b      	lsls	r3, r3, #12
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	4313      	orrs	r3, r2
 8004602:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	621a      	str	r2, [r3, #32]
}
 8004610:	bf00      	nop
 8004612:	371c      	adds	r7, #28
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr

0800461a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800461a:	b480      	push	{r7}
 800461c:	b085      	sub	sp, #20
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
 8004622:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004630:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4313      	orrs	r3, r2
 8004638:	f043 0307 	orr.w	r3, r3, #7
 800463c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	609a      	str	r2, [r3, #8]
}
 8004644:	bf00      	nop
 8004646:	3714      	adds	r7, #20
 8004648:	46bd      	mov	sp, r7
 800464a:	bc80      	pop	{r7}
 800464c:	4770      	bx	lr

0800464e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800464e:	b480      	push	{r7}
 8004650:	b087      	sub	sp, #28
 8004652:	af00      	add	r7, sp, #0
 8004654:	60f8      	str	r0, [r7, #12]
 8004656:	60b9      	str	r1, [r7, #8]
 8004658:	607a      	str	r2, [r7, #4]
 800465a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004668:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	021a      	lsls	r2, r3, #8
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	431a      	orrs	r2, r3
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	4313      	orrs	r3, r2
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	4313      	orrs	r3, r2
 800467a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	697a      	ldr	r2, [r7, #20]
 8004680:	609a      	str	r2, [r3, #8]
}
 8004682:	bf00      	nop
 8004684:	371c      	adds	r7, #28
 8004686:	46bd      	mov	sp, r7
 8004688:	bc80      	pop	{r7}
 800468a:	4770      	bx	lr

0800468c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800469c:	2b01      	cmp	r3, #1
 800469e:	d101      	bne.n	80046a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046a0:	2302      	movs	r3, #2
 80046a2:	e046      	b.n	8004732 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2202      	movs	r2, #2
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a16      	ldr	r2, [pc, #88]	; (800473c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d00e      	beq.n	8004706 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046f0:	d009      	beq.n	8004706 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a12      	ldr	r2, [pc, #72]	; (8004740 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d004      	beq.n	8004706 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a10      	ldr	r2, [pc, #64]	; (8004744 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d10c      	bne.n	8004720 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800470c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	68ba      	ldr	r2, [r7, #8]
 8004714:	4313      	orrs	r3, r2
 8004716:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3714      	adds	r7, #20
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr
 800473c:	40012c00 	.word	0x40012c00
 8004740:	40000400 	.word	0x40000400
 8004744:	40000800 	.word	0x40000800

08004748 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004750:	bf00      	nop
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	bc80      	pop	{r7}
 8004758:	4770      	bx	lr

0800475a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800475a:	b480      	push	{r7}
 800475c:	b083      	sub	sp, #12
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004762:	bf00      	nop
 8004764:	370c      	adds	r7, #12
 8004766:	46bd      	mov	sp, r7
 8004768:	bc80      	pop	{r7}
 800476a:	4770      	bx	lr

0800476c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e042      	b.n	8004804 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d106      	bne.n	8004798 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7fd fa28 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2224      	movs	r2, #36	; 0x24
 800479c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68da      	ldr	r2, [r3, #12]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 fd63 	bl	800527c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80047c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695a      	ldr	r2, [r3, #20]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68da      	ldr	r2, [r3, #12]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3708      	adds	r7, #8
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b08a      	sub	sp, #40	; 0x28
 8004810:	af02      	add	r7, sp, #8
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	603b      	str	r3, [r7, #0]
 8004818:	4613      	mov	r3, r2
 800481a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800481c:	2300      	movs	r3, #0
 800481e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b20      	cmp	r3, #32
 800482a:	d175      	bne.n	8004918 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d002      	beq.n	8004838 <HAL_UART_Transmit+0x2c>
 8004832:	88fb      	ldrh	r3, [r7, #6]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d101      	bne.n	800483c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e06e      	b.n	800491a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2221      	movs	r2, #33	; 0x21
 8004846:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800484a:	f7fd fbb7 	bl	8001fbc <HAL_GetTick>
 800484e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	88fa      	ldrh	r2, [r7, #6]
 8004854:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	88fa      	ldrh	r2, [r7, #6]
 800485a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004864:	d108      	bne.n	8004878 <HAL_UART_Transmit+0x6c>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d104      	bne.n	8004878 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800486e:	2300      	movs	r3, #0
 8004870:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	61bb      	str	r3, [r7, #24]
 8004876:	e003      	b.n	8004880 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800487c:	2300      	movs	r3, #0
 800487e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004880:	e02e      	b.n	80048e0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	9300      	str	r3, [sp, #0]
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	2200      	movs	r2, #0
 800488a:	2180      	movs	r1, #128	; 0x80
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 fb01 	bl	8004e94 <UART_WaitOnFlagUntilTimeout>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d005      	beq.n	80048a4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2220      	movs	r2, #32
 800489c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80048a0:	2303      	movs	r3, #3
 80048a2:	e03a      	b.n	800491a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10b      	bne.n	80048c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	881b      	ldrh	r3, [r3, #0]
 80048ae:	461a      	mov	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	3302      	adds	r3, #2
 80048be:	61bb      	str	r3, [r7, #24]
 80048c0:	e007      	b.n	80048d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	781a      	ldrb	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	3301      	adds	r3, #1
 80048d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1cb      	bne.n	8004882 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	2200      	movs	r2, #0
 80048f2:	2140      	movs	r1, #64	; 0x40
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 facd 	bl	8004e94 <UART_WaitOnFlagUntilTimeout>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d005      	beq.n	800490c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e006      	b.n	800491a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004914:	2300      	movs	r3, #0
 8004916:	e000      	b.n	800491a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004918:	2302      	movs	r3, #2
  }
}
 800491a:	4618      	mov	r0, r3
 800491c:	3720      	adds	r7, #32
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b0ba      	sub	sp, #232	; 0xe8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800494a:	2300      	movs	r3, #0
 800494c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004950:	2300      	movs	r3, #0
 8004952:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800495a:	f003 030f 	and.w	r3, r3, #15
 800495e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004962:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10f      	bne.n	800498a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800496a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800496e:	f003 0320 	and.w	r3, r3, #32
 8004972:	2b00      	cmp	r3, #0
 8004974:	d009      	beq.n	800498a <HAL_UART_IRQHandler+0x66>
 8004976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d003      	beq.n	800498a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 fbbc 	bl	8005100 <UART_Receive_IT>
      return;
 8004988:	e25b      	b.n	8004e42 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800498a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800498e:	2b00      	cmp	r3, #0
 8004990:	f000 80de 	beq.w	8004b50 <HAL_UART_IRQHandler+0x22c>
 8004994:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	2b00      	cmp	r3, #0
 800499e:	d106      	bne.n	80049ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80049a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049a4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 80d1 	beq.w	8004b50 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80049ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00b      	beq.n	80049d2 <HAL_UART_IRQHandler+0xae>
 80049ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d005      	beq.n	80049d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ca:	f043 0201 	orr.w	r2, r3, #1
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049d6:	f003 0304 	and.w	r3, r3, #4
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00b      	beq.n	80049f6 <HAL_UART_IRQHandler+0xd2>
 80049de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d005      	beq.n	80049f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ee:	f043 0202 	orr.w	r2, r3, #2
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00b      	beq.n	8004a1a <HAL_UART_IRQHandler+0xf6>
 8004a02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d005      	beq.n	8004a1a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a12:	f043 0204 	orr.w	r2, r3, #4
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d011      	beq.n	8004a4a <HAL_UART_IRQHandler+0x126>
 8004a26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a2a:	f003 0320 	and.w	r3, r3, #32
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d105      	bne.n	8004a3e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d005      	beq.n	8004a4a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a42:	f043 0208 	orr.w	r2, r3, #8
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f000 81f2 	beq.w	8004e38 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a58:	f003 0320 	and.w	r3, r3, #32
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d008      	beq.n	8004a72 <HAL_UART_IRQHandler+0x14e>
 8004a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a64:	f003 0320 	and.w	r3, r3, #32
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d002      	beq.n	8004a72 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 fb47 	bl	8005100 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf14      	ite	ne
 8004a80:	2301      	movne	r3, #1
 8004a82:	2300      	moveq	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a8e:	f003 0308 	and.w	r3, r3, #8
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d103      	bne.n	8004a9e <HAL_UART_IRQHandler+0x17a>
 8004a96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d04f      	beq.n	8004b3e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 fa51 	bl	8004f46 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d041      	beq.n	8004b36 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	3314      	adds	r3, #20
 8004ab8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004abc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ac0:	e853 3f00 	ldrex	r3, [r3]
 8004ac4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004ac8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004acc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ad0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	3314      	adds	r3, #20
 8004ada:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004ade:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004ae2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ae6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004aea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004aee:	e841 2300 	strex	r3, r2, [r1]
 8004af2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004af6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1d9      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d013      	beq.n	8004b2e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b0a:	4a7e      	ldr	r2, [pc, #504]	; (8004d04 <HAL_UART_IRQHandler+0x3e0>)
 8004b0c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7fd fbc8 	bl	80022a8 <HAL_DMA_Abort_IT>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d016      	beq.n	8004b4c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b28:	4610      	mov	r0, r2
 8004b2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b2c:	e00e      	b.n	8004b4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f99c 	bl	8004e6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b34:	e00a      	b.n	8004b4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f998 	bl	8004e6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b3c:	e006      	b.n	8004b4c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 f994 	bl	8004e6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004b4a:	e175      	b.n	8004e38 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b4c:	bf00      	nop
    return;
 8004b4e:	e173      	b.n	8004e38 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	f040 814f 	bne.w	8004df8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b5e:	f003 0310 	and.w	r3, r3, #16
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f000 8148 	beq.w	8004df8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 8141 	beq.w	8004df8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b76:	2300      	movs	r3, #0
 8004b78:	60bb      	str	r3, [r7, #8]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	60bb      	str	r3, [r7, #8]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	60bb      	str	r3, [r7, #8]
 8004b8a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 80b6 	beq.w	8004d08 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ba8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 8145 	beq.w	8004e3c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004bb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	f080 813e 	bcs.w	8004e3c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004bc6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b20      	cmp	r3, #32
 8004bd0:	f000 8088 	beq.w	8004ce4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	330c      	adds	r3, #12
 8004bda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bde:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004be2:	e853 3f00 	ldrex	r3, [r3]
 8004be6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004bea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bf2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	330c      	adds	r3, #12
 8004bfc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004c00:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c08:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004c0c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004c10:	e841 2300 	strex	r3, r2, [r1]
 8004c14:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004c18:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1d9      	bne.n	8004bd4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	3314      	adds	r3, #20
 8004c26:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c2a:	e853 3f00 	ldrex	r3, [r3]
 8004c2e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004c30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c32:	f023 0301 	bic.w	r3, r3, #1
 8004c36:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	3314      	adds	r3, #20
 8004c40:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004c44:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004c48:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004c4c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c50:	e841 2300 	strex	r3, r2, [r1]
 8004c54:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004c56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1e1      	bne.n	8004c20 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	3314      	adds	r3, #20
 8004c62:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c66:	e853 3f00 	ldrex	r3, [r3]
 8004c6a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004c6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	3314      	adds	r3, #20
 8004c7c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004c80:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004c82:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c84:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004c86:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004c88:	e841 2300 	strex	r3, r2, [r1]
 8004c8c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004c8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d1e3      	bne.n	8004c5c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	330c      	adds	r3, #12
 8004ca8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004caa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cac:	e853 3f00 	ldrex	r3, [r3]
 8004cb0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004cb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cb4:	f023 0310 	bic.w	r3, r3, #16
 8004cb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	330c      	adds	r3, #12
 8004cc2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004cc6:	65ba      	str	r2, [r7, #88]	; 0x58
 8004cc8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004ccc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cce:	e841 2300 	strex	r3, r2, [r1]
 8004cd2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004cd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1e3      	bne.n	8004ca2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7fd faa7 	bl	8002232 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 f8bf 	bl	8004e7e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d00:	e09c      	b.n	8004e3c <HAL_UART_IRQHandler+0x518>
 8004d02:	bf00      	nop
 8004d04:	0800500b 	.word	0x0800500b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f000 808e 	beq.w	8004e40 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004d24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 8089 	beq.w	8004e40 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	330c      	adds	r3, #12
 8004d34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d38:	e853 3f00 	ldrex	r3, [r3]
 8004d3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d44:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	330c      	adds	r3, #12
 8004d4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004d52:	647a      	str	r2, [r7, #68]	; 0x44
 8004d54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004d58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d5a:	e841 2300 	strex	r3, r2, [r1]
 8004d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d1e3      	bne.n	8004d2e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	3314      	adds	r3, #20
 8004d6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d70:	e853 3f00 	ldrex	r3, [r3]
 8004d74:	623b      	str	r3, [r7, #32]
   return(result);
 8004d76:	6a3b      	ldr	r3, [r7, #32]
 8004d78:	f023 0301 	bic.w	r3, r3, #1
 8004d7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	3314      	adds	r3, #20
 8004d86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004d8a:	633a      	str	r2, [r7, #48]	; 0x30
 8004d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d92:	e841 2300 	strex	r3, r2, [r1]
 8004d96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1e3      	bne.n	8004d66 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2220      	movs	r2, #32
 8004da2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	330c      	adds	r3, #12
 8004db2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	e853 3f00 	ldrex	r3, [r3]
 8004dba:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f023 0310 	bic.w	r3, r3, #16
 8004dc2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	330c      	adds	r3, #12
 8004dcc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004dd0:	61fa      	str	r2, [r7, #28]
 8004dd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd4:	69b9      	ldr	r1, [r7, #24]
 8004dd6:	69fa      	ldr	r2, [r7, #28]
 8004dd8:	e841 2300 	strex	r3, r2, [r1]
 8004ddc:	617b      	str	r3, [r7, #20]
   return(result);
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d1e3      	bne.n	8004dac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2202      	movs	r2, #2
 8004de8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004dea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004dee:	4619      	mov	r1, r3
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f844 	bl	8004e7e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004df6:	e023      	b.n	8004e40 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d009      	beq.n	8004e18 <HAL_UART_IRQHandler+0x4f4>
 8004e04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d003      	beq.n	8004e18 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 f90e 	bl	8005032 <UART_Transmit_IT>
    return;
 8004e16:	e014      	b.n	8004e42 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d00e      	beq.n	8004e42 <HAL_UART_IRQHandler+0x51e>
 8004e24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d008      	beq.n	8004e42 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f94d 	bl	80050d0 <UART_EndTransmit_IT>
    return;
 8004e36:	e004      	b.n	8004e42 <HAL_UART_IRQHandler+0x51e>
    return;
 8004e38:	bf00      	nop
 8004e3a:	e002      	b.n	8004e42 <HAL_UART_IRQHandler+0x51e>
      return;
 8004e3c:	bf00      	nop
 8004e3e:	e000      	b.n	8004e42 <HAL_UART_IRQHandler+0x51e>
      return;
 8004e40:	bf00      	nop
  }
}
 8004e42:	37e8      	adds	r7, #232	; 0xe8
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bc80      	pop	{r7}
 8004e58:	4770      	bx	lr

08004e5a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004e62:	bf00      	nop
 8004e64:	370c      	adds	r7, #12
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bc80      	pop	{r7}
 8004e6a:	4770      	bx	lr

08004e6c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bc80      	pop	{r7}
 8004e7c:	4770      	bx	lr

08004e7e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
 8004e86:	460b      	mov	r3, r1
 8004e88:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e8a:	bf00      	nop
 8004e8c:	370c      	adds	r7, #12
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bc80      	pop	{r7}
 8004e92:	4770      	bx	lr

08004e94 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	603b      	str	r3, [r7, #0]
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ea4:	e03b      	b.n	8004f1e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ea6:	6a3b      	ldr	r3, [r7, #32]
 8004ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eac:	d037      	beq.n	8004f1e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eae:	f7fd f885 	bl	8001fbc <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	6a3a      	ldr	r2, [r7, #32]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d302      	bcc.n	8004ec4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ebe:	6a3b      	ldr	r3, [r7, #32]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e03a      	b.n	8004f3e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	f003 0304 	and.w	r3, r3, #4
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d023      	beq.n	8004f1e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	2b80      	cmp	r3, #128	; 0x80
 8004eda:	d020      	beq.n	8004f1e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	2b40      	cmp	r3, #64	; 0x40
 8004ee0:	d01d      	beq.n	8004f1e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0308 	and.w	r3, r3, #8
 8004eec:	2b08      	cmp	r3, #8
 8004eee:	d116      	bne.n	8004f1e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	617b      	str	r3, [r7, #20]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	617b      	str	r3, [r7, #20]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	617b      	str	r3, [r7, #20]
 8004f04:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 f81d 	bl	8004f46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2208      	movs	r2, #8
 8004f10:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e00f      	b.n	8004f3e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	4013      	ands	r3, r2
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	bf0c      	ite	eq
 8004f2e:	2301      	moveq	r3, #1
 8004f30:	2300      	movne	r3, #0
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	461a      	mov	r2, r3
 8004f36:	79fb      	ldrb	r3, [r7, #7]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d0b4      	beq.n	8004ea6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3718      	adds	r7, #24
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}

08004f46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b095      	sub	sp, #84	; 0x54
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	330c      	adds	r3, #12
 8004f54:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f58:	e853 3f00 	ldrex	r3, [r3]
 8004f5c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004f64:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	330c      	adds	r3, #12
 8004f6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f6e:	643a      	str	r2, [r7, #64]	; 0x40
 8004f70:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f72:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004f74:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004f76:	e841 2300 	strex	r3, r2, [r1]
 8004f7a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d1e5      	bne.n	8004f4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	3314      	adds	r3, #20
 8004f88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	e853 3f00 	ldrex	r3, [r3]
 8004f90:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	f023 0301 	bic.w	r3, r3, #1
 8004f98:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	3314      	adds	r3, #20
 8004fa0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004fa2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004fa4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004faa:	e841 2300 	strex	r3, r2, [r1]
 8004fae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1e5      	bne.n	8004f82 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d119      	bne.n	8004ff2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	e853 3f00 	ldrex	r3, [r3]
 8004fcc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	f023 0310 	bic.w	r3, r3, #16
 8004fd4:	647b      	str	r3, [r7, #68]	; 0x44
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	330c      	adds	r3, #12
 8004fdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004fde:	61ba      	str	r2, [r7, #24]
 8004fe0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe2:	6979      	ldr	r1, [r7, #20]
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	e841 2300 	strex	r3, r2, [r1]
 8004fea:	613b      	str	r3, [r7, #16]
   return(result);
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1e5      	bne.n	8004fbe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005000:	bf00      	nop
 8005002:	3754      	adds	r7, #84	; 0x54
 8005004:	46bd      	mov	sp, r7
 8005006:	bc80      	pop	{r7}
 8005008:	4770      	bx	lr

0800500a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b084      	sub	sp, #16
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005016:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f7ff ff21 	bl	8004e6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800502a:	bf00      	nop
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005032:	b480      	push	{r7}
 8005034:	b085      	sub	sp, #20
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b21      	cmp	r3, #33	; 0x21
 8005044:	d13e      	bne.n	80050c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800504e:	d114      	bne.n	800507a <UART_Transmit_IT+0x48>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d110      	bne.n	800507a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a1b      	ldr	r3, [r3, #32]
 800505c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	881b      	ldrh	r3, [r3, #0]
 8005062:	461a      	mov	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800506c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	1c9a      	adds	r2, r3, #2
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	621a      	str	r2, [r3, #32]
 8005078:	e008      	b.n	800508c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	1c59      	adds	r1, r3, #1
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6211      	str	r1, [r2, #32]
 8005084:	781a      	ldrb	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b01      	subs	r3, #1
 8005094:	b29b      	uxth	r3, r3
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	4619      	mov	r1, r3
 800509a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10f      	bne.n	80050c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68da      	ldr	r2, [r3, #12]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68da      	ldr	r2, [r3, #12]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80050c0:	2300      	movs	r3, #0
 80050c2:	e000      	b.n	80050c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80050c4:	2302      	movs	r3, #2
  }
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3714      	adds	r7, #20
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bc80      	pop	{r7}
 80050ce:	4770      	bx	lr

080050d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2220      	movs	r2, #32
 80050ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f7ff fea9 	bl	8004e48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3708      	adds	r7, #8
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b08c      	sub	sp, #48	; 0x30
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800510e:	b2db      	uxtb	r3, r3
 8005110:	2b22      	cmp	r3, #34	; 0x22
 8005112:	f040 80ae 	bne.w	8005272 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800511e:	d117      	bne.n	8005150 <UART_Receive_IT+0x50>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d113      	bne.n	8005150 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005128:	2300      	movs	r3, #0
 800512a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005130:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	b29b      	uxth	r3, r3
 800513a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800513e:	b29a      	uxth	r2, r3
 8005140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005142:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005148:	1c9a      	adds	r2, r3, #2
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	629a      	str	r2, [r3, #40]	; 0x28
 800514e:	e026      	b.n	800519e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005154:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005156:	2300      	movs	r3, #0
 8005158:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005162:	d007      	beq.n	8005174 <UART_Receive_IT+0x74>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10a      	bne.n	8005182 <UART_Receive_IT+0x82>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d106      	bne.n	8005182 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	b2da      	uxtb	r2, r3
 800517c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800517e:	701a      	strb	r2, [r3, #0]
 8005180:	e008      	b.n	8005194 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	b2db      	uxtb	r3, r3
 800518a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800518e:	b2da      	uxtb	r2, r3
 8005190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005192:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	4619      	mov	r1, r3
 80051ac:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d15d      	bne.n	800526e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68da      	ldr	r2, [r3, #12]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f022 0220 	bic.w	r2, r2, #32
 80051c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68da      	ldr	r2, [r3, #12]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80051d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	695a      	ldr	r2, [r3, #20]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 0201 	bic.w	r2, r2, #1
 80051e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2220      	movs	r2, #32
 80051e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d135      	bne.n	8005264 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2200      	movs	r2, #0
 80051fc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	330c      	adds	r3, #12
 8005204:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	e853 3f00 	ldrex	r3, [r3]
 800520c:	613b      	str	r3, [r7, #16]
   return(result);
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	f023 0310 	bic.w	r3, r3, #16
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	330c      	adds	r3, #12
 800521c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800521e:	623a      	str	r2, [r7, #32]
 8005220:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005222:	69f9      	ldr	r1, [r7, #28]
 8005224:	6a3a      	ldr	r2, [r7, #32]
 8005226:	e841 2300 	strex	r3, r2, [r1]
 800522a:	61bb      	str	r3, [r7, #24]
   return(result);
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1e5      	bne.n	80051fe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0310 	and.w	r3, r3, #16
 800523c:	2b10      	cmp	r3, #16
 800523e:	d10a      	bne.n	8005256 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005240:	2300      	movs	r3, #0
 8005242:	60fb      	str	r3, [r7, #12]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	60fb      	str	r3, [r7, #12]
 8005254:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800525a:	4619      	mov	r1, r3
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7ff fe0e 	bl	8004e7e <HAL_UARTEx_RxEventCallback>
 8005262:	e002      	b.n	800526a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f7ff fdf8 	bl	8004e5a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800526a:	2300      	movs	r3, #0
 800526c:	e002      	b.n	8005274 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800526e:	2300      	movs	r3, #0
 8005270:	e000      	b.n	8005274 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005272:	2302      	movs	r3, #2
  }
}
 8005274:	4618      	mov	r0, r3
 8005276:	3730      	adds	r7, #48	; 0x30
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	68da      	ldr	r2, [r3, #12]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	430a      	orrs	r2, r1
 8005298:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	689a      	ldr	r2, [r3, #8]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	431a      	orrs	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	695b      	ldr	r3, [r3, #20]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80052b6:	f023 030c 	bic.w	r3, r3, #12
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	6812      	ldr	r2, [r2, #0]
 80052be:	68b9      	ldr	r1, [r7, #8]
 80052c0:	430b      	orrs	r3, r1
 80052c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	699a      	ldr	r2, [r3, #24]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	430a      	orrs	r2, r1
 80052d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a2c      	ldr	r2, [pc, #176]	; (8005390 <UART_SetConfig+0x114>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d103      	bne.n	80052ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80052e4:	f7fe fe1e 	bl	8003f24 <HAL_RCC_GetPCLK2Freq>
 80052e8:	60f8      	str	r0, [r7, #12]
 80052ea:	e002      	b.n	80052f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80052ec:	f7fe fe06 	bl	8003efc <HAL_RCC_GetPCLK1Freq>
 80052f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	4613      	mov	r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	4413      	add	r3, r2
 80052fa:	009a      	lsls	r2, r3, #2
 80052fc:	441a      	add	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	fbb2 f3f3 	udiv	r3, r2, r3
 8005308:	4a22      	ldr	r2, [pc, #136]	; (8005394 <UART_SetConfig+0x118>)
 800530a:	fba2 2303 	umull	r2, r3, r2, r3
 800530e:	095b      	lsrs	r3, r3, #5
 8005310:	0119      	lsls	r1, r3, #4
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4613      	mov	r3, r2
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	4413      	add	r3, r2
 800531a:	009a      	lsls	r2, r3, #2
 800531c:	441a      	add	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	fbb2 f2f3 	udiv	r2, r2, r3
 8005328:	4b1a      	ldr	r3, [pc, #104]	; (8005394 <UART_SetConfig+0x118>)
 800532a:	fba3 0302 	umull	r0, r3, r3, r2
 800532e:	095b      	lsrs	r3, r3, #5
 8005330:	2064      	movs	r0, #100	; 0x64
 8005332:	fb00 f303 	mul.w	r3, r0, r3
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	011b      	lsls	r3, r3, #4
 800533a:	3332      	adds	r3, #50	; 0x32
 800533c:	4a15      	ldr	r2, [pc, #84]	; (8005394 <UART_SetConfig+0x118>)
 800533e:	fba2 2303 	umull	r2, r3, r2, r3
 8005342:	095b      	lsrs	r3, r3, #5
 8005344:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005348:	4419      	add	r1, r3
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	4613      	mov	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	009a      	lsls	r2, r3, #2
 8005354:	441a      	add	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005360:	4b0c      	ldr	r3, [pc, #48]	; (8005394 <UART_SetConfig+0x118>)
 8005362:	fba3 0302 	umull	r0, r3, r3, r2
 8005366:	095b      	lsrs	r3, r3, #5
 8005368:	2064      	movs	r0, #100	; 0x64
 800536a:	fb00 f303 	mul.w	r3, r0, r3
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	3332      	adds	r3, #50	; 0x32
 8005374:	4a07      	ldr	r2, [pc, #28]	; (8005394 <UART_SetConfig+0x118>)
 8005376:	fba2 2303 	umull	r2, r3, r2, r3
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	f003 020f 	and.w	r2, r3, #15
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	440a      	add	r2, r1
 8005386:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005388:	bf00      	nop
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	40013800 	.word	0x40013800
 8005394:	51eb851f 	.word	0x51eb851f

08005398 <__errno>:
 8005398:	4b01      	ldr	r3, [pc, #4]	; (80053a0 <__errno+0x8>)
 800539a:	6818      	ldr	r0, [r3, #0]
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	20000014 	.word	0x20000014

080053a4 <__libc_init_array>:
 80053a4:	b570      	push	{r4, r5, r6, lr}
 80053a6:	2600      	movs	r6, #0
 80053a8:	4d0c      	ldr	r5, [pc, #48]	; (80053dc <__libc_init_array+0x38>)
 80053aa:	4c0d      	ldr	r4, [pc, #52]	; (80053e0 <__libc_init_array+0x3c>)
 80053ac:	1b64      	subs	r4, r4, r5
 80053ae:	10a4      	asrs	r4, r4, #2
 80053b0:	42a6      	cmp	r6, r4
 80053b2:	d109      	bne.n	80053c8 <__libc_init_array+0x24>
 80053b4:	f002 fec4 	bl	8008140 <_init>
 80053b8:	2600      	movs	r6, #0
 80053ba:	4d0a      	ldr	r5, [pc, #40]	; (80053e4 <__libc_init_array+0x40>)
 80053bc:	4c0a      	ldr	r4, [pc, #40]	; (80053e8 <__libc_init_array+0x44>)
 80053be:	1b64      	subs	r4, r4, r5
 80053c0:	10a4      	asrs	r4, r4, #2
 80053c2:	42a6      	cmp	r6, r4
 80053c4:	d105      	bne.n	80053d2 <__libc_init_array+0x2e>
 80053c6:	bd70      	pop	{r4, r5, r6, pc}
 80053c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80053cc:	4798      	blx	r3
 80053ce:	3601      	adds	r6, #1
 80053d0:	e7ee      	b.n	80053b0 <__libc_init_array+0xc>
 80053d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80053d6:	4798      	blx	r3
 80053d8:	3601      	adds	r6, #1
 80053da:	e7f2      	b.n	80053c2 <__libc_init_array+0x1e>
 80053dc:	080085b4 	.word	0x080085b4
 80053e0:	080085b4 	.word	0x080085b4
 80053e4:	080085b4 	.word	0x080085b4
 80053e8:	080085b8 	.word	0x080085b8

080053ec <malloc>:
 80053ec:	4b02      	ldr	r3, [pc, #8]	; (80053f8 <malloc+0xc>)
 80053ee:	4601      	mov	r1, r0
 80053f0:	6818      	ldr	r0, [r3, #0]
 80053f2:	f000 b85f 	b.w	80054b4 <_malloc_r>
 80053f6:	bf00      	nop
 80053f8:	20000014 	.word	0x20000014

080053fc <free>:
 80053fc:	4b02      	ldr	r3, [pc, #8]	; (8005408 <free+0xc>)
 80053fe:	4601      	mov	r1, r0
 8005400:	6818      	ldr	r0, [r3, #0]
 8005402:	f000 b80b 	b.w	800541c <_free_r>
 8005406:	bf00      	nop
 8005408:	20000014 	.word	0x20000014

0800540c <memset>:
 800540c:	4603      	mov	r3, r0
 800540e:	4402      	add	r2, r0
 8005410:	4293      	cmp	r3, r2
 8005412:	d100      	bne.n	8005416 <memset+0xa>
 8005414:	4770      	bx	lr
 8005416:	f803 1b01 	strb.w	r1, [r3], #1
 800541a:	e7f9      	b.n	8005410 <memset+0x4>

0800541c <_free_r>:
 800541c:	b538      	push	{r3, r4, r5, lr}
 800541e:	4605      	mov	r5, r0
 8005420:	2900      	cmp	r1, #0
 8005422:	d043      	beq.n	80054ac <_free_r+0x90>
 8005424:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005428:	1f0c      	subs	r4, r1, #4
 800542a:	2b00      	cmp	r3, #0
 800542c:	bfb8      	it	lt
 800542e:	18e4      	addlt	r4, r4, r3
 8005430:	f001 fbc8 	bl	8006bc4 <__malloc_lock>
 8005434:	4a1e      	ldr	r2, [pc, #120]	; (80054b0 <_free_r+0x94>)
 8005436:	6813      	ldr	r3, [r2, #0]
 8005438:	4610      	mov	r0, r2
 800543a:	b933      	cbnz	r3, 800544a <_free_r+0x2e>
 800543c:	6063      	str	r3, [r4, #4]
 800543e:	6014      	str	r4, [r2, #0]
 8005440:	4628      	mov	r0, r5
 8005442:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005446:	f001 bbc3 	b.w	8006bd0 <__malloc_unlock>
 800544a:	42a3      	cmp	r3, r4
 800544c:	d90a      	bls.n	8005464 <_free_r+0x48>
 800544e:	6821      	ldr	r1, [r4, #0]
 8005450:	1862      	adds	r2, r4, r1
 8005452:	4293      	cmp	r3, r2
 8005454:	bf01      	itttt	eq
 8005456:	681a      	ldreq	r2, [r3, #0]
 8005458:	685b      	ldreq	r3, [r3, #4]
 800545a:	1852      	addeq	r2, r2, r1
 800545c:	6022      	streq	r2, [r4, #0]
 800545e:	6063      	str	r3, [r4, #4]
 8005460:	6004      	str	r4, [r0, #0]
 8005462:	e7ed      	b.n	8005440 <_free_r+0x24>
 8005464:	461a      	mov	r2, r3
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	b10b      	cbz	r3, 800546e <_free_r+0x52>
 800546a:	42a3      	cmp	r3, r4
 800546c:	d9fa      	bls.n	8005464 <_free_r+0x48>
 800546e:	6811      	ldr	r1, [r2, #0]
 8005470:	1850      	adds	r0, r2, r1
 8005472:	42a0      	cmp	r0, r4
 8005474:	d10b      	bne.n	800548e <_free_r+0x72>
 8005476:	6820      	ldr	r0, [r4, #0]
 8005478:	4401      	add	r1, r0
 800547a:	1850      	adds	r0, r2, r1
 800547c:	4283      	cmp	r3, r0
 800547e:	6011      	str	r1, [r2, #0]
 8005480:	d1de      	bne.n	8005440 <_free_r+0x24>
 8005482:	6818      	ldr	r0, [r3, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	4401      	add	r1, r0
 8005488:	6011      	str	r1, [r2, #0]
 800548a:	6053      	str	r3, [r2, #4]
 800548c:	e7d8      	b.n	8005440 <_free_r+0x24>
 800548e:	d902      	bls.n	8005496 <_free_r+0x7a>
 8005490:	230c      	movs	r3, #12
 8005492:	602b      	str	r3, [r5, #0]
 8005494:	e7d4      	b.n	8005440 <_free_r+0x24>
 8005496:	6820      	ldr	r0, [r4, #0]
 8005498:	1821      	adds	r1, r4, r0
 800549a:	428b      	cmp	r3, r1
 800549c:	bf01      	itttt	eq
 800549e:	6819      	ldreq	r1, [r3, #0]
 80054a0:	685b      	ldreq	r3, [r3, #4]
 80054a2:	1809      	addeq	r1, r1, r0
 80054a4:	6021      	streq	r1, [r4, #0]
 80054a6:	6063      	str	r3, [r4, #4]
 80054a8:	6054      	str	r4, [r2, #4]
 80054aa:	e7c9      	b.n	8005440 <_free_r+0x24>
 80054ac:	bd38      	pop	{r3, r4, r5, pc}
 80054ae:	bf00      	nop
 80054b0:	20000208 	.word	0x20000208

080054b4 <_malloc_r>:
 80054b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b6:	1ccd      	adds	r5, r1, #3
 80054b8:	f025 0503 	bic.w	r5, r5, #3
 80054bc:	3508      	adds	r5, #8
 80054be:	2d0c      	cmp	r5, #12
 80054c0:	bf38      	it	cc
 80054c2:	250c      	movcc	r5, #12
 80054c4:	2d00      	cmp	r5, #0
 80054c6:	4606      	mov	r6, r0
 80054c8:	db01      	blt.n	80054ce <_malloc_r+0x1a>
 80054ca:	42a9      	cmp	r1, r5
 80054cc:	d903      	bls.n	80054d6 <_malloc_r+0x22>
 80054ce:	230c      	movs	r3, #12
 80054d0:	6033      	str	r3, [r6, #0]
 80054d2:	2000      	movs	r0, #0
 80054d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054d6:	f001 fb75 	bl	8006bc4 <__malloc_lock>
 80054da:	4921      	ldr	r1, [pc, #132]	; (8005560 <_malloc_r+0xac>)
 80054dc:	680a      	ldr	r2, [r1, #0]
 80054de:	4614      	mov	r4, r2
 80054e0:	b99c      	cbnz	r4, 800550a <_malloc_r+0x56>
 80054e2:	4f20      	ldr	r7, [pc, #128]	; (8005564 <_malloc_r+0xb0>)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	b923      	cbnz	r3, 80054f2 <_malloc_r+0x3e>
 80054e8:	4621      	mov	r1, r4
 80054ea:	4630      	mov	r0, r6
 80054ec:	f000 fc9c 	bl	8005e28 <_sbrk_r>
 80054f0:	6038      	str	r0, [r7, #0]
 80054f2:	4629      	mov	r1, r5
 80054f4:	4630      	mov	r0, r6
 80054f6:	f000 fc97 	bl	8005e28 <_sbrk_r>
 80054fa:	1c43      	adds	r3, r0, #1
 80054fc:	d123      	bne.n	8005546 <_malloc_r+0x92>
 80054fe:	230c      	movs	r3, #12
 8005500:	4630      	mov	r0, r6
 8005502:	6033      	str	r3, [r6, #0]
 8005504:	f001 fb64 	bl	8006bd0 <__malloc_unlock>
 8005508:	e7e3      	b.n	80054d2 <_malloc_r+0x1e>
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	1b5b      	subs	r3, r3, r5
 800550e:	d417      	bmi.n	8005540 <_malloc_r+0x8c>
 8005510:	2b0b      	cmp	r3, #11
 8005512:	d903      	bls.n	800551c <_malloc_r+0x68>
 8005514:	6023      	str	r3, [r4, #0]
 8005516:	441c      	add	r4, r3
 8005518:	6025      	str	r5, [r4, #0]
 800551a:	e004      	b.n	8005526 <_malloc_r+0x72>
 800551c:	6863      	ldr	r3, [r4, #4]
 800551e:	42a2      	cmp	r2, r4
 8005520:	bf0c      	ite	eq
 8005522:	600b      	streq	r3, [r1, #0]
 8005524:	6053      	strne	r3, [r2, #4]
 8005526:	4630      	mov	r0, r6
 8005528:	f001 fb52 	bl	8006bd0 <__malloc_unlock>
 800552c:	f104 000b 	add.w	r0, r4, #11
 8005530:	1d23      	adds	r3, r4, #4
 8005532:	f020 0007 	bic.w	r0, r0, #7
 8005536:	1ac2      	subs	r2, r0, r3
 8005538:	d0cc      	beq.n	80054d4 <_malloc_r+0x20>
 800553a:	1a1b      	subs	r3, r3, r0
 800553c:	50a3      	str	r3, [r4, r2]
 800553e:	e7c9      	b.n	80054d4 <_malloc_r+0x20>
 8005540:	4622      	mov	r2, r4
 8005542:	6864      	ldr	r4, [r4, #4]
 8005544:	e7cc      	b.n	80054e0 <_malloc_r+0x2c>
 8005546:	1cc4      	adds	r4, r0, #3
 8005548:	f024 0403 	bic.w	r4, r4, #3
 800554c:	42a0      	cmp	r0, r4
 800554e:	d0e3      	beq.n	8005518 <_malloc_r+0x64>
 8005550:	1a21      	subs	r1, r4, r0
 8005552:	4630      	mov	r0, r6
 8005554:	f000 fc68 	bl	8005e28 <_sbrk_r>
 8005558:	3001      	adds	r0, #1
 800555a:	d1dd      	bne.n	8005518 <_malloc_r+0x64>
 800555c:	e7cf      	b.n	80054fe <_malloc_r+0x4a>
 800555e:	bf00      	nop
 8005560:	20000208 	.word	0x20000208
 8005564:	2000020c 	.word	0x2000020c

08005568 <__cvt>:
 8005568:	2b00      	cmp	r3, #0
 800556a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800556e:	461f      	mov	r7, r3
 8005570:	bfbb      	ittet	lt
 8005572:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005576:	461f      	movlt	r7, r3
 8005578:	2300      	movge	r3, #0
 800557a:	232d      	movlt	r3, #45	; 0x2d
 800557c:	b088      	sub	sp, #32
 800557e:	4614      	mov	r4, r2
 8005580:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005582:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005584:	7013      	strb	r3, [r2, #0]
 8005586:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005588:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800558c:	f023 0820 	bic.w	r8, r3, #32
 8005590:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005594:	d005      	beq.n	80055a2 <__cvt+0x3a>
 8005596:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800559a:	d100      	bne.n	800559e <__cvt+0x36>
 800559c:	3501      	adds	r5, #1
 800559e:	2302      	movs	r3, #2
 80055a0:	e000      	b.n	80055a4 <__cvt+0x3c>
 80055a2:	2303      	movs	r3, #3
 80055a4:	aa07      	add	r2, sp, #28
 80055a6:	9204      	str	r2, [sp, #16]
 80055a8:	aa06      	add	r2, sp, #24
 80055aa:	e9cd a202 	strd	sl, r2, [sp, #8]
 80055ae:	e9cd 3500 	strd	r3, r5, [sp]
 80055b2:	4622      	mov	r2, r4
 80055b4:	463b      	mov	r3, r7
 80055b6:	f000 fcf7 	bl	8005fa8 <_dtoa_r>
 80055ba:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80055be:	4606      	mov	r6, r0
 80055c0:	d102      	bne.n	80055c8 <__cvt+0x60>
 80055c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80055c4:	07db      	lsls	r3, r3, #31
 80055c6:	d522      	bpl.n	800560e <__cvt+0xa6>
 80055c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055cc:	eb06 0905 	add.w	r9, r6, r5
 80055d0:	d110      	bne.n	80055f4 <__cvt+0x8c>
 80055d2:	7833      	ldrb	r3, [r6, #0]
 80055d4:	2b30      	cmp	r3, #48	; 0x30
 80055d6:	d10a      	bne.n	80055ee <__cvt+0x86>
 80055d8:	2200      	movs	r2, #0
 80055da:	2300      	movs	r3, #0
 80055dc:	4620      	mov	r0, r4
 80055de:	4639      	mov	r1, r7
 80055e0:	f7fb f9e2 	bl	80009a8 <__aeabi_dcmpeq>
 80055e4:	b918      	cbnz	r0, 80055ee <__cvt+0x86>
 80055e6:	f1c5 0501 	rsb	r5, r5, #1
 80055ea:	f8ca 5000 	str.w	r5, [sl]
 80055ee:	f8da 3000 	ldr.w	r3, [sl]
 80055f2:	4499      	add	r9, r3
 80055f4:	2200      	movs	r2, #0
 80055f6:	2300      	movs	r3, #0
 80055f8:	4620      	mov	r0, r4
 80055fa:	4639      	mov	r1, r7
 80055fc:	f7fb f9d4 	bl	80009a8 <__aeabi_dcmpeq>
 8005600:	b108      	cbz	r0, 8005606 <__cvt+0x9e>
 8005602:	f8cd 901c 	str.w	r9, [sp, #28]
 8005606:	2230      	movs	r2, #48	; 0x30
 8005608:	9b07      	ldr	r3, [sp, #28]
 800560a:	454b      	cmp	r3, r9
 800560c:	d307      	bcc.n	800561e <__cvt+0xb6>
 800560e:	4630      	mov	r0, r6
 8005610:	9b07      	ldr	r3, [sp, #28]
 8005612:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005614:	1b9b      	subs	r3, r3, r6
 8005616:	6013      	str	r3, [r2, #0]
 8005618:	b008      	add	sp, #32
 800561a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800561e:	1c59      	adds	r1, r3, #1
 8005620:	9107      	str	r1, [sp, #28]
 8005622:	701a      	strb	r2, [r3, #0]
 8005624:	e7f0      	b.n	8005608 <__cvt+0xa0>

08005626 <__exponent>:
 8005626:	4603      	mov	r3, r0
 8005628:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800562a:	2900      	cmp	r1, #0
 800562c:	f803 2b02 	strb.w	r2, [r3], #2
 8005630:	bfb6      	itet	lt
 8005632:	222d      	movlt	r2, #45	; 0x2d
 8005634:	222b      	movge	r2, #43	; 0x2b
 8005636:	4249      	neglt	r1, r1
 8005638:	2909      	cmp	r1, #9
 800563a:	7042      	strb	r2, [r0, #1]
 800563c:	dd2b      	ble.n	8005696 <__exponent+0x70>
 800563e:	f10d 0407 	add.w	r4, sp, #7
 8005642:	46a4      	mov	ip, r4
 8005644:	270a      	movs	r7, #10
 8005646:	fb91 f6f7 	sdiv	r6, r1, r7
 800564a:	460a      	mov	r2, r1
 800564c:	46a6      	mov	lr, r4
 800564e:	fb07 1516 	mls	r5, r7, r6, r1
 8005652:	2a63      	cmp	r2, #99	; 0x63
 8005654:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005658:	4631      	mov	r1, r6
 800565a:	f104 34ff 	add.w	r4, r4, #4294967295
 800565e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005662:	dcf0      	bgt.n	8005646 <__exponent+0x20>
 8005664:	3130      	adds	r1, #48	; 0x30
 8005666:	f1ae 0502 	sub.w	r5, lr, #2
 800566a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800566e:	4629      	mov	r1, r5
 8005670:	1c44      	adds	r4, r0, #1
 8005672:	4561      	cmp	r1, ip
 8005674:	d30a      	bcc.n	800568c <__exponent+0x66>
 8005676:	f10d 0209 	add.w	r2, sp, #9
 800567a:	eba2 020e 	sub.w	r2, r2, lr
 800567e:	4565      	cmp	r5, ip
 8005680:	bf88      	it	hi
 8005682:	2200      	movhi	r2, #0
 8005684:	4413      	add	r3, r2
 8005686:	1a18      	subs	r0, r3, r0
 8005688:	b003      	add	sp, #12
 800568a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800568c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005690:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005694:	e7ed      	b.n	8005672 <__exponent+0x4c>
 8005696:	2330      	movs	r3, #48	; 0x30
 8005698:	3130      	adds	r1, #48	; 0x30
 800569a:	7083      	strb	r3, [r0, #2]
 800569c:	70c1      	strb	r1, [r0, #3]
 800569e:	1d03      	adds	r3, r0, #4
 80056a0:	e7f1      	b.n	8005686 <__exponent+0x60>
	...

080056a4 <_printf_float>:
 80056a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a8:	b091      	sub	sp, #68	; 0x44
 80056aa:	460c      	mov	r4, r1
 80056ac:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80056b0:	4616      	mov	r6, r2
 80056b2:	461f      	mov	r7, r3
 80056b4:	4605      	mov	r5, r0
 80056b6:	f001 fa65 	bl	8006b84 <_localeconv_r>
 80056ba:	6803      	ldr	r3, [r0, #0]
 80056bc:	4618      	mov	r0, r3
 80056be:	9309      	str	r3, [sp, #36]	; 0x24
 80056c0:	f7fa fd46 	bl	8000150 <strlen>
 80056c4:	2300      	movs	r3, #0
 80056c6:	930e      	str	r3, [sp, #56]	; 0x38
 80056c8:	f8d8 3000 	ldr.w	r3, [r8]
 80056cc:	900a      	str	r0, [sp, #40]	; 0x28
 80056ce:	3307      	adds	r3, #7
 80056d0:	f023 0307 	bic.w	r3, r3, #7
 80056d4:	f103 0208 	add.w	r2, r3, #8
 80056d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80056dc:	f8d4 b000 	ldr.w	fp, [r4]
 80056e0:	f8c8 2000 	str.w	r2, [r8]
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80056ec:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80056f0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80056f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80056f6:	f04f 32ff 	mov.w	r2, #4294967295
 80056fa:	4640      	mov	r0, r8
 80056fc:	4b9c      	ldr	r3, [pc, #624]	; (8005970 <_printf_float+0x2cc>)
 80056fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005700:	f7fb f984 	bl	8000a0c <__aeabi_dcmpun>
 8005704:	bb70      	cbnz	r0, 8005764 <_printf_float+0xc0>
 8005706:	f04f 32ff 	mov.w	r2, #4294967295
 800570a:	4640      	mov	r0, r8
 800570c:	4b98      	ldr	r3, [pc, #608]	; (8005970 <_printf_float+0x2cc>)
 800570e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005710:	f7fb f95e 	bl	80009d0 <__aeabi_dcmple>
 8005714:	bb30      	cbnz	r0, 8005764 <_printf_float+0xc0>
 8005716:	2200      	movs	r2, #0
 8005718:	2300      	movs	r3, #0
 800571a:	4640      	mov	r0, r8
 800571c:	4651      	mov	r1, sl
 800571e:	f7fb f94d 	bl	80009bc <__aeabi_dcmplt>
 8005722:	b110      	cbz	r0, 800572a <_printf_float+0x86>
 8005724:	232d      	movs	r3, #45	; 0x2d
 8005726:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800572a:	4b92      	ldr	r3, [pc, #584]	; (8005974 <_printf_float+0x2d0>)
 800572c:	4892      	ldr	r0, [pc, #584]	; (8005978 <_printf_float+0x2d4>)
 800572e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005732:	bf94      	ite	ls
 8005734:	4698      	movls	r8, r3
 8005736:	4680      	movhi	r8, r0
 8005738:	2303      	movs	r3, #3
 800573a:	f04f 0a00 	mov.w	sl, #0
 800573e:	6123      	str	r3, [r4, #16]
 8005740:	f02b 0304 	bic.w	r3, fp, #4
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	4633      	mov	r3, r6
 8005748:	4621      	mov	r1, r4
 800574a:	4628      	mov	r0, r5
 800574c:	9700      	str	r7, [sp, #0]
 800574e:	aa0f      	add	r2, sp, #60	; 0x3c
 8005750:	f000 f9d4 	bl	8005afc <_printf_common>
 8005754:	3001      	adds	r0, #1
 8005756:	f040 8090 	bne.w	800587a <_printf_float+0x1d6>
 800575a:	f04f 30ff 	mov.w	r0, #4294967295
 800575e:	b011      	add	sp, #68	; 0x44
 8005760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005764:	4642      	mov	r2, r8
 8005766:	4653      	mov	r3, sl
 8005768:	4640      	mov	r0, r8
 800576a:	4651      	mov	r1, sl
 800576c:	f7fb f94e 	bl	8000a0c <__aeabi_dcmpun>
 8005770:	b148      	cbz	r0, 8005786 <_printf_float+0xe2>
 8005772:	f1ba 0f00 	cmp.w	sl, #0
 8005776:	bfb8      	it	lt
 8005778:	232d      	movlt	r3, #45	; 0x2d
 800577a:	4880      	ldr	r0, [pc, #512]	; (800597c <_printf_float+0x2d8>)
 800577c:	bfb8      	it	lt
 800577e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005782:	4b7f      	ldr	r3, [pc, #508]	; (8005980 <_printf_float+0x2dc>)
 8005784:	e7d3      	b.n	800572e <_printf_float+0x8a>
 8005786:	6863      	ldr	r3, [r4, #4]
 8005788:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	d142      	bne.n	8005816 <_printf_float+0x172>
 8005790:	2306      	movs	r3, #6
 8005792:	6063      	str	r3, [r4, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	9206      	str	r2, [sp, #24]
 8005798:	aa0e      	add	r2, sp, #56	; 0x38
 800579a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800579e:	aa0d      	add	r2, sp, #52	; 0x34
 80057a0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80057a4:	9203      	str	r2, [sp, #12]
 80057a6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80057aa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80057ae:	6023      	str	r3, [r4, #0]
 80057b0:	6863      	ldr	r3, [r4, #4]
 80057b2:	4642      	mov	r2, r8
 80057b4:	9300      	str	r3, [sp, #0]
 80057b6:	4628      	mov	r0, r5
 80057b8:	4653      	mov	r3, sl
 80057ba:	910b      	str	r1, [sp, #44]	; 0x2c
 80057bc:	f7ff fed4 	bl	8005568 <__cvt>
 80057c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80057c2:	4680      	mov	r8, r0
 80057c4:	2947      	cmp	r1, #71	; 0x47
 80057c6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80057c8:	d108      	bne.n	80057dc <_printf_float+0x138>
 80057ca:	1cc8      	adds	r0, r1, #3
 80057cc:	db02      	blt.n	80057d4 <_printf_float+0x130>
 80057ce:	6863      	ldr	r3, [r4, #4]
 80057d0:	4299      	cmp	r1, r3
 80057d2:	dd40      	ble.n	8005856 <_printf_float+0x1b2>
 80057d4:	f1a9 0902 	sub.w	r9, r9, #2
 80057d8:	fa5f f989 	uxtb.w	r9, r9
 80057dc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80057e0:	d81f      	bhi.n	8005822 <_printf_float+0x17e>
 80057e2:	464a      	mov	r2, r9
 80057e4:	3901      	subs	r1, #1
 80057e6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80057ea:	910d      	str	r1, [sp, #52]	; 0x34
 80057ec:	f7ff ff1b 	bl	8005626 <__exponent>
 80057f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80057f2:	4682      	mov	sl, r0
 80057f4:	1813      	adds	r3, r2, r0
 80057f6:	2a01      	cmp	r2, #1
 80057f8:	6123      	str	r3, [r4, #16]
 80057fa:	dc02      	bgt.n	8005802 <_printf_float+0x15e>
 80057fc:	6822      	ldr	r2, [r4, #0]
 80057fe:	07d2      	lsls	r2, r2, #31
 8005800:	d501      	bpl.n	8005806 <_printf_float+0x162>
 8005802:	3301      	adds	r3, #1
 8005804:	6123      	str	r3, [r4, #16]
 8005806:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800580a:	2b00      	cmp	r3, #0
 800580c:	d09b      	beq.n	8005746 <_printf_float+0xa2>
 800580e:	232d      	movs	r3, #45	; 0x2d
 8005810:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005814:	e797      	b.n	8005746 <_printf_float+0xa2>
 8005816:	2947      	cmp	r1, #71	; 0x47
 8005818:	d1bc      	bne.n	8005794 <_printf_float+0xf0>
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1ba      	bne.n	8005794 <_printf_float+0xf0>
 800581e:	2301      	movs	r3, #1
 8005820:	e7b7      	b.n	8005792 <_printf_float+0xee>
 8005822:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005826:	d118      	bne.n	800585a <_printf_float+0x1b6>
 8005828:	2900      	cmp	r1, #0
 800582a:	6863      	ldr	r3, [r4, #4]
 800582c:	dd0b      	ble.n	8005846 <_printf_float+0x1a2>
 800582e:	6121      	str	r1, [r4, #16]
 8005830:	b913      	cbnz	r3, 8005838 <_printf_float+0x194>
 8005832:	6822      	ldr	r2, [r4, #0]
 8005834:	07d0      	lsls	r0, r2, #31
 8005836:	d502      	bpl.n	800583e <_printf_float+0x19a>
 8005838:	3301      	adds	r3, #1
 800583a:	440b      	add	r3, r1
 800583c:	6123      	str	r3, [r4, #16]
 800583e:	f04f 0a00 	mov.w	sl, #0
 8005842:	65a1      	str	r1, [r4, #88]	; 0x58
 8005844:	e7df      	b.n	8005806 <_printf_float+0x162>
 8005846:	b913      	cbnz	r3, 800584e <_printf_float+0x1aa>
 8005848:	6822      	ldr	r2, [r4, #0]
 800584a:	07d2      	lsls	r2, r2, #31
 800584c:	d501      	bpl.n	8005852 <_printf_float+0x1ae>
 800584e:	3302      	adds	r3, #2
 8005850:	e7f4      	b.n	800583c <_printf_float+0x198>
 8005852:	2301      	movs	r3, #1
 8005854:	e7f2      	b.n	800583c <_printf_float+0x198>
 8005856:	f04f 0967 	mov.w	r9, #103	; 0x67
 800585a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800585c:	4299      	cmp	r1, r3
 800585e:	db05      	blt.n	800586c <_printf_float+0x1c8>
 8005860:	6823      	ldr	r3, [r4, #0]
 8005862:	6121      	str	r1, [r4, #16]
 8005864:	07d8      	lsls	r0, r3, #31
 8005866:	d5ea      	bpl.n	800583e <_printf_float+0x19a>
 8005868:	1c4b      	adds	r3, r1, #1
 800586a:	e7e7      	b.n	800583c <_printf_float+0x198>
 800586c:	2900      	cmp	r1, #0
 800586e:	bfcc      	ite	gt
 8005870:	2201      	movgt	r2, #1
 8005872:	f1c1 0202 	rsble	r2, r1, #2
 8005876:	4413      	add	r3, r2
 8005878:	e7e0      	b.n	800583c <_printf_float+0x198>
 800587a:	6823      	ldr	r3, [r4, #0]
 800587c:	055a      	lsls	r2, r3, #21
 800587e:	d407      	bmi.n	8005890 <_printf_float+0x1ec>
 8005880:	6923      	ldr	r3, [r4, #16]
 8005882:	4642      	mov	r2, r8
 8005884:	4631      	mov	r1, r6
 8005886:	4628      	mov	r0, r5
 8005888:	47b8      	blx	r7
 800588a:	3001      	adds	r0, #1
 800588c:	d12b      	bne.n	80058e6 <_printf_float+0x242>
 800588e:	e764      	b.n	800575a <_printf_float+0xb6>
 8005890:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005894:	f240 80dd 	bls.w	8005a52 <_printf_float+0x3ae>
 8005898:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800589c:	2200      	movs	r2, #0
 800589e:	2300      	movs	r3, #0
 80058a0:	f7fb f882 	bl	80009a8 <__aeabi_dcmpeq>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	d033      	beq.n	8005910 <_printf_float+0x26c>
 80058a8:	2301      	movs	r3, #1
 80058aa:	4631      	mov	r1, r6
 80058ac:	4628      	mov	r0, r5
 80058ae:	4a35      	ldr	r2, [pc, #212]	; (8005984 <_printf_float+0x2e0>)
 80058b0:	47b8      	blx	r7
 80058b2:	3001      	adds	r0, #1
 80058b4:	f43f af51 	beq.w	800575a <_printf_float+0xb6>
 80058b8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80058bc:	429a      	cmp	r2, r3
 80058be:	db02      	blt.n	80058c6 <_printf_float+0x222>
 80058c0:	6823      	ldr	r3, [r4, #0]
 80058c2:	07d8      	lsls	r0, r3, #31
 80058c4:	d50f      	bpl.n	80058e6 <_printf_float+0x242>
 80058c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058ca:	4631      	mov	r1, r6
 80058cc:	4628      	mov	r0, r5
 80058ce:	47b8      	blx	r7
 80058d0:	3001      	adds	r0, #1
 80058d2:	f43f af42 	beq.w	800575a <_printf_float+0xb6>
 80058d6:	f04f 0800 	mov.w	r8, #0
 80058da:	f104 091a 	add.w	r9, r4, #26
 80058de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058e0:	3b01      	subs	r3, #1
 80058e2:	4543      	cmp	r3, r8
 80058e4:	dc09      	bgt.n	80058fa <_printf_float+0x256>
 80058e6:	6823      	ldr	r3, [r4, #0]
 80058e8:	079b      	lsls	r3, r3, #30
 80058ea:	f100 8102 	bmi.w	8005af2 <_printf_float+0x44e>
 80058ee:	68e0      	ldr	r0, [r4, #12]
 80058f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058f2:	4298      	cmp	r0, r3
 80058f4:	bfb8      	it	lt
 80058f6:	4618      	movlt	r0, r3
 80058f8:	e731      	b.n	800575e <_printf_float+0xba>
 80058fa:	2301      	movs	r3, #1
 80058fc:	464a      	mov	r2, r9
 80058fe:	4631      	mov	r1, r6
 8005900:	4628      	mov	r0, r5
 8005902:	47b8      	blx	r7
 8005904:	3001      	adds	r0, #1
 8005906:	f43f af28 	beq.w	800575a <_printf_float+0xb6>
 800590a:	f108 0801 	add.w	r8, r8, #1
 800590e:	e7e6      	b.n	80058de <_printf_float+0x23a>
 8005910:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005912:	2b00      	cmp	r3, #0
 8005914:	dc38      	bgt.n	8005988 <_printf_float+0x2e4>
 8005916:	2301      	movs	r3, #1
 8005918:	4631      	mov	r1, r6
 800591a:	4628      	mov	r0, r5
 800591c:	4a19      	ldr	r2, [pc, #100]	; (8005984 <_printf_float+0x2e0>)
 800591e:	47b8      	blx	r7
 8005920:	3001      	adds	r0, #1
 8005922:	f43f af1a 	beq.w	800575a <_printf_float+0xb6>
 8005926:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800592a:	4313      	orrs	r3, r2
 800592c:	d102      	bne.n	8005934 <_printf_float+0x290>
 800592e:	6823      	ldr	r3, [r4, #0]
 8005930:	07d9      	lsls	r1, r3, #31
 8005932:	d5d8      	bpl.n	80058e6 <_printf_float+0x242>
 8005934:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005938:	4631      	mov	r1, r6
 800593a:	4628      	mov	r0, r5
 800593c:	47b8      	blx	r7
 800593e:	3001      	adds	r0, #1
 8005940:	f43f af0b 	beq.w	800575a <_printf_float+0xb6>
 8005944:	f04f 0900 	mov.w	r9, #0
 8005948:	f104 0a1a 	add.w	sl, r4, #26
 800594c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800594e:	425b      	negs	r3, r3
 8005950:	454b      	cmp	r3, r9
 8005952:	dc01      	bgt.n	8005958 <_printf_float+0x2b4>
 8005954:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005956:	e794      	b.n	8005882 <_printf_float+0x1de>
 8005958:	2301      	movs	r3, #1
 800595a:	4652      	mov	r2, sl
 800595c:	4631      	mov	r1, r6
 800595e:	4628      	mov	r0, r5
 8005960:	47b8      	blx	r7
 8005962:	3001      	adds	r0, #1
 8005964:	f43f aef9 	beq.w	800575a <_printf_float+0xb6>
 8005968:	f109 0901 	add.w	r9, r9, #1
 800596c:	e7ee      	b.n	800594c <_printf_float+0x2a8>
 800596e:	bf00      	nop
 8005970:	7fefffff 	.word	0x7fefffff
 8005974:	080081d4 	.word	0x080081d4
 8005978:	080081d8 	.word	0x080081d8
 800597c:	080081e0 	.word	0x080081e0
 8005980:	080081dc 	.word	0x080081dc
 8005984:	080081e4 	.word	0x080081e4
 8005988:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800598a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800598c:	429a      	cmp	r2, r3
 800598e:	bfa8      	it	ge
 8005990:	461a      	movge	r2, r3
 8005992:	2a00      	cmp	r2, #0
 8005994:	4691      	mov	r9, r2
 8005996:	dc37      	bgt.n	8005a08 <_printf_float+0x364>
 8005998:	f04f 0b00 	mov.w	fp, #0
 800599c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059a0:	f104 021a 	add.w	r2, r4, #26
 80059a4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80059a8:	ebaa 0309 	sub.w	r3, sl, r9
 80059ac:	455b      	cmp	r3, fp
 80059ae:	dc33      	bgt.n	8005a18 <_printf_float+0x374>
 80059b0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80059b4:	429a      	cmp	r2, r3
 80059b6:	db3b      	blt.n	8005a30 <_printf_float+0x38c>
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	07da      	lsls	r2, r3, #31
 80059bc:	d438      	bmi.n	8005a30 <_printf_float+0x38c>
 80059be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059c0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80059c2:	eba2 030a 	sub.w	r3, r2, sl
 80059c6:	eba2 0901 	sub.w	r9, r2, r1
 80059ca:	4599      	cmp	r9, r3
 80059cc:	bfa8      	it	ge
 80059ce:	4699      	movge	r9, r3
 80059d0:	f1b9 0f00 	cmp.w	r9, #0
 80059d4:	dc34      	bgt.n	8005a40 <_printf_float+0x39c>
 80059d6:	f04f 0800 	mov.w	r8, #0
 80059da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059de:	f104 0a1a 	add.w	sl, r4, #26
 80059e2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80059e6:	1a9b      	subs	r3, r3, r2
 80059e8:	eba3 0309 	sub.w	r3, r3, r9
 80059ec:	4543      	cmp	r3, r8
 80059ee:	f77f af7a 	ble.w	80058e6 <_printf_float+0x242>
 80059f2:	2301      	movs	r3, #1
 80059f4:	4652      	mov	r2, sl
 80059f6:	4631      	mov	r1, r6
 80059f8:	4628      	mov	r0, r5
 80059fa:	47b8      	blx	r7
 80059fc:	3001      	adds	r0, #1
 80059fe:	f43f aeac 	beq.w	800575a <_printf_float+0xb6>
 8005a02:	f108 0801 	add.w	r8, r8, #1
 8005a06:	e7ec      	b.n	80059e2 <_printf_float+0x33e>
 8005a08:	4613      	mov	r3, r2
 8005a0a:	4631      	mov	r1, r6
 8005a0c:	4642      	mov	r2, r8
 8005a0e:	4628      	mov	r0, r5
 8005a10:	47b8      	blx	r7
 8005a12:	3001      	adds	r0, #1
 8005a14:	d1c0      	bne.n	8005998 <_printf_float+0x2f4>
 8005a16:	e6a0      	b.n	800575a <_printf_float+0xb6>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	4631      	mov	r1, r6
 8005a1c:	4628      	mov	r0, r5
 8005a1e:	920b      	str	r2, [sp, #44]	; 0x2c
 8005a20:	47b8      	blx	r7
 8005a22:	3001      	adds	r0, #1
 8005a24:	f43f ae99 	beq.w	800575a <_printf_float+0xb6>
 8005a28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a2a:	f10b 0b01 	add.w	fp, fp, #1
 8005a2e:	e7b9      	b.n	80059a4 <_printf_float+0x300>
 8005a30:	4631      	mov	r1, r6
 8005a32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a36:	4628      	mov	r0, r5
 8005a38:	47b8      	blx	r7
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	d1bf      	bne.n	80059be <_printf_float+0x31a>
 8005a3e:	e68c      	b.n	800575a <_printf_float+0xb6>
 8005a40:	464b      	mov	r3, r9
 8005a42:	4631      	mov	r1, r6
 8005a44:	4628      	mov	r0, r5
 8005a46:	eb08 020a 	add.w	r2, r8, sl
 8005a4a:	47b8      	blx	r7
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	d1c2      	bne.n	80059d6 <_printf_float+0x332>
 8005a50:	e683      	b.n	800575a <_printf_float+0xb6>
 8005a52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a54:	2a01      	cmp	r2, #1
 8005a56:	dc01      	bgt.n	8005a5c <_printf_float+0x3b8>
 8005a58:	07db      	lsls	r3, r3, #31
 8005a5a:	d537      	bpl.n	8005acc <_printf_float+0x428>
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	4642      	mov	r2, r8
 8005a60:	4631      	mov	r1, r6
 8005a62:	4628      	mov	r0, r5
 8005a64:	47b8      	blx	r7
 8005a66:	3001      	adds	r0, #1
 8005a68:	f43f ae77 	beq.w	800575a <_printf_float+0xb6>
 8005a6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a70:	4631      	mov	r1, r6
 8005a72:	4628      	mov	r0, r5
 8005a74:	47b8      	blx	r7
 8005a76:	3001      	adds	r0, #1
 8005a78:	f43f ae6f 	beq.w	800575a <_printf_float+0xb6>
 8005a7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a80:	2200      	movs	r2, #0
 8005a82:	2300      	movs	r3, #0
 8005a84:	f7fa ff90 	bl	80009a8 <__aeabi_dcmpeq>
 8005a88:	b9d8      	cbnz	r0, 8005ac2 <_printf_float+0x41e>
 8005a8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a8c:	f108 0201 	add.w	r2, r8, #1
 8005a90:	3b01      	subs	r3, #1
 8005a92:	4631      	mov	r1, r6
 8005a94:	4628      	mov	r0, r5
 8005a96:	47b8      	blx	r7
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d10e      	bne.n	8005aba <_printf_float+0x416>
 8005a9c:	e65d      	b.n	800575a <_printf_float+0xb6>
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	464a      	mov	r2, r9
 8005aa2:	4631      	mov	r1, r6
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	47b8      	blx	r7
 8005aa8:	3001      	adds	r0, #1
 8005aaa:	f43f ae56 	beq.w	800575a <_printf_float+0xb6>
 8005aae:	f108 0801 	add.w	r8, r8, #1
 8005ab2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	4543      	cmp	r3, r8
 8005ab8:	dcf1      	bgt.n	8005a9e <_printf_float+0x3fa>
 8005aba:	4653      	mov	r3, sl
 8005abc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005ac0:	e6e0      	b.n	8005884 <_printf_float+0x1e0>
 8005ac2:	f04f 0800 	mov.w	r8, #0
 8005ac6:	f104 091a 	add.w	r9, r4, #26
 8005aca:	e7f2      	b.n	8005ab2 <_printf_float+0x40e>
 8005acc:	2301      	movs	r3, #1
 8005ace:	4642      	mov	r2, r8
 8005ad0:	e7df      	b.n	8005a92 <_printf_float+0x3ee>
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	464a      	mov	r2, r9
 8005ad6:	4631      	mov	r1, r6
 8005ad8:	4628      	mov	r0, r5
 8005ada:	47b8      	blx	r7
 8005adc:	3001      	adds	r0, #1
 8005ade:	f43f ae3c 	beq.w	800575a <_printf_float+0xb6>
 8005ae2:	f108 0801 	add.w	r8, r8, #1
 8005ae6:	68e3      	ldr	r3, [r4, #12]
 8005ae8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005aea:	1a5b      	subs	r3, r3, r1
 8005aec:	4543      	cmp	r3, r8
 8005aee:	dcf0      	bgt.n	8005ad2 <_printf_float+0x42e>
 8005af0:	e6fd      	b.n	80058ee <_printf_float+0x24a>
 8005af2:	f04f 0800 	mov.w	r8, #0
 8005af6:	f104 0919 	add.w	r9, r4, #25
 8005afa:	e7f4      	b.n	8005ae6 <_printf_float+0x442>

08005afc <_printf_common>:
 8005afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b00:	4616      	mov	r6, r2
 8005b02:	4699      	mov	r9, r3
 8005b04:	688a      	ldr	r2, [r1, #8]
 8005b06:	690b      	ldr	r3, [r1, #16]
 8005b08:	4607      	mov	r7, r0
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	bfb8      	it	lt
 8005b0e:	4613      	movlt	r3, r2
 8005b10:	6033      	str	r3, [r6, #0]
 8005b12:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b16:	460c      	mov	r4, r1
 8005b18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b1c:	b10a      	cbz	r2, 8005b22 <_printf_common+0x26>
 8005b1e:	3301      	adds	r3, #1
 8005b20:	6033      	str	r3, [r6, #0]
 8005b22:	6823      	ldr	r3, [r4, #0]
 8005b24:	0699      	lsls	r1, r3, #26
 8005b26:	bf42      	ittt	mi
 8005b28:	6833      	ldrmi	r3, [r6, #0]
 8005b2a:	3302      	addmi	r3, #2
 8005b2c:	6033      	strmi	r3, [r6, #0]
 8005b2e:	6825      	ldr	r5, [r4, #0]
 8005b30:	f015 0506 	ands.w	r5, r5, #6
 8005b34:	d106      	bne.n	8005b44 <_printf_common+0x48>
 8005b36:	f104 0a19 	add.w	sl, r4, #25
 8005b3a:	68e3      	ldr	r3, [r4, #12]
 8005b3c:	6832      	ldr	r2, [r6, #0]
 8005b3e:	1a9b      	subs	r3, r3, r2
 8005b40:	42ab      	cmp	r3, r5
 8005b42:	dc28      	bgt.n	8005b96 <_printf_common+0x9a>
 8005b44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b48:	1e13      	subs	r3, r2, #0
 8005b4a:	6822      	ldr	r2, [r4, #0]
 8005b4c:	bf18      	it	ne
 8005b4e:	2301      	movne	r3, #1
 8005b50:	0692      	lsls	r2, r2, #26
 8005b52:	d42d      	bmi.n	8005bb0 <_printf_common+0xb4>
 8005b54:	4649      	mov	r1, r9
 8005b56:	4638      	mov	r0, r7
 8005b58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b5c:	47c0      	blx	r8
 8005b5e:	3001      	adds	r0, #1
 8005b60:	d020      	beq.n	8005ba4 <_printf_common+0xa8>
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	68e5      	ldr	r5, [r4, #12]
 8005b66:	f003 0306 	and.w	r3, r3, #6
 8005b6a:	2b04      	cmp	r3, #4
 8005b6c:	bf18      	it	ne
 8005b6e:	2500      	movne	r5, #0
 8005b70:	6832      	ldr	r2, [r6, #0]
 8005b72:	f04f 0600 	mov.w	r6, #0
 8005b76:	68a3      	ldr	r3, [r4, #8]
 8005b78:	bf08      	it	eq
 8005b7a:	1aad      	subeq	r5, r5, r2
 8005b7c:	6922      	ldr	r2, [r4, #16]
 8005b7e:	bf08      	it	eq
 8005b80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b84:	4293      	cmp	r3, r2
 8005b86:	bfc4      	itt	gt
 8005b88:	1a9b      	subgt	r3, r3, r2
 8005b8a:	18ed      	addgt	r5, r5, r3
 8005b8c:	341a      	adds	r4, #26
 8005b8e:	42b5      	cmp	r5, r6
 8005b90:	d11a      	bne.n	8005bc8 <_printf_common+0xcc>
 8005b92:	2000      	movs	r0, #0
 8005b94:	e008      	b.n	8005ba8 <_printf_common+0xac>
 8005b96:	2301      	movs	r3, #1
 8005b98:	4652      	mov	r2, sl
 8005b9a:	4649      	mov	r1, r9
 8005b9c:	4638      	mov	r0, r7
 8005b9e:	47c0      	blx	r8
 8005ba0:	3001      	adds	r0, #1
 8005ba2:	d103      	bne.n	8005bac <_printf_common+0xb0>
 8005ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bac:	3501      	adds	r5, #1
 8005bae:	e7c4      	b.n	8005b3a <_printf_common+0x3e>
 8005bb0:	2030      	movs	r0, #48	; 0x30
 8005bb2:	18e1      	adds	r1, r4, r3
 8005bb4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005bbe:	4422      	add	r2, r4
 8005bc0:	3302      	adds	r3, #2
 8005bc2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bc6:	e7c5      	b.n	8005b54 <_printf_common+0x58>
 8005bc8:	2301      	movs	r3, #1
 8005bca:	4622      	mov	r2, r4
 8005bcc:	4649      	mov	r1, r9
 8005bce:	4638      	mov	r0, r7
 8005bd0:	47c0      	blx	r8
 8005bd2:	3001      	adds	r0, #1
 8005bd4:	d0e6      	beq.n	8005ba4 <_printf_common+0xa8>
 8005bd6:	3601      	adds	r6, #1
 8005bd8:	e7d9      	b.n	8005b8e <_printf_common+0x92>
	...

08005bdc <_printf_i>:
 8005bdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005be0:	460c      	mov	r4, r1
 8005be2:	7e27      	ldrb	r7, [r4, #24]
 8005be4:	4691      	mov	r9, r2
 8005be6:	2f78      	cmp	r7, #120	; 0x78
 8005be8:	4680      	mov	r8, r0
 8005bea:	469a      	mov	sl, r3
 8005bec:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005bee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bf2:	d807      	bhi.n	8005c04 <_printf_i+0x28>
 8005bf4:	2f62      	cmp	r7, #98	; 0x62
 8005bf6:	d80a      	bhi.n	8005c0e <_printf_i+0x32>
 8005bf8:	2f00      	cmp	r7, #0
 8005bfa:	f000 80d9 	beq.w	8005db0 <_printf_i+0x1d4>
 8005bfe:	2f58      	cmp	r7, #88	; 0x58
 8005c00:	f000 80a4 	beq.w	8005d4c <_printf_i+0x170>
 8005c04:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005c08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c0c:	e03a      	b.n	8005c84 <_printf_i+0xa8>
 8005c0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c12:	2b15      	cmp	r3, #21
 8005c14:	d8f6      	bhi.n	8005c04 <_printf_i+0x28>
 8005c16:	a001      	add	r0, pc, #4	; (adr r0, 8005c1c <_printf_i+0x40>)
 8005c18:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005c1c:	08005c75 	.word	0x08005c75
 8005c20:	08005c89 	.word	0x08005c89
 8005c24:	08005c05 	.word	0x08005c05
 8005c28:	08005c05 	.word	0x08005c05
 8005c2c:	08005c05 	.word	0x08005c05
 8005c30:	08005c05 	.word	0x08005c05
 8005c34:	08005c89 	.word	0x08005c89
 8005c38:	08005c05 	.word	0x08005c05
 8005c3c:	08005c05 	.word	0x08005c05
 8005c40:	08005c05 	.word	0x08005c05
 8005c44:	08005c05 	.word	0x08005c05
 8005c48:	08005d97 	.word	0x08005d97
 8005c4c:	08005cb9 	.word	0x08005cb9
 8005c50:	08005d79 	.word	0x08005d79
 8005c54:	08005c05 	.word	0x08005c05
 8005c58:	08005c05 	.word	0x08005c05
 8005c5c:	08005db9 	.word	0x08005db9
 8005c60:	08005c05 	.word	0x08005c05
 8005c64:	08005cb9 	.word	0x08005cb9
 8005c68:	08005c05 	.word	0x08005c05
 8005c6c:	08005c05 	.word	0x08005c05
 8005c70:	08005d81 	.word	0x08005d81
 8005c74:	680b      	ldr	r3, [r1, #0]
 8005c76:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005c7a:	1d1a      	adds	r2, r3, #4
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	600a      	str	r2, [r1, #0]
 8005c80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c84:	2301      	movs	r3, #1
 8005c86:	e0a4      	b.n	8005dd2 <_printf_i+0x1f6>
 8005c88:	6825      	ldr	r5, [r4, #0]
 8005c8a:	6808      	ldr	r0, [r1, #0]
 8005c8c:	062e      	lsls	r6, r5, #24
 8005c8e:	f100 0304 	add.w	r3, r0, #4
 8005c92:	d50a      	bpl.n	8005caa <_printf_i+0xce>
 8005c94:	6805      	ldr	r5, [r0, #0]
 8005c96:	600b      	str	r3, [r1, #0]
 8005c98:	2d00      	cmp	r5, #0
 8005c9a:	da03      	bge.n	8005ca4 <_printf_i+0xc8>
 8005c9c:	232d      	movs	r3, #45	; 0x2d
 8005c9e:	426d      	negs	r5, r5
 8005ca0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ca4:	230a      	movs	r3, #10
 8005ca6:	485e      	ldr	r0, [pc, #376]	; (8005e20 <_printf_i+0x244>)
 8005ca8:	e019      	b.n	8005cde <_printf_i+0x102>
 8005caa:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005cae:	6805      	ldr	r5, [r0, #0]
 8005cb0:	600b      	str	r3, [r1, #0]
 8005cb2:	bf18      	it	ne
 8005cb4:	b22d      	sxthne	r5, r5
 8005cb6:	e7ef      	b.n	8005c98 <_printf_i+0xbc>
 8005cb8:	680b      	ldr	r3, [r1, #0]
 8005cba:	6825      	ldr	r5, [r4, #0]
 8005cbc:	1d18      	adds	r0, r3, #4
 8005cbe:	6008      	str	r0, [r1, #0]
 8005cc0:	0628      	lsls	r0, r5, #24
 8005cc2:	d501      	bpl.n	8005cc8 <_printf_i+0xec>
 8005cc4:	681d      	ldr	r5, [r3, #0]
 8005cc6:	e002      	b.n	8005cce <_printf_i+0xf2>
 8005cc8:	0669      	lsls	r1, r5, #25
 8005cca:	d5fb      	bpl.n	8005cc4 <_printf_i+0xe8>
 8005ccc:	881d      	ldrh	r5, [r3, #0]
 8005cce:	2f6f      	cmp	r7, #111	; 0x6f
 8005cd0:	bf0c      	ite	eq
 8005cd2:	2308      	moveq	r3, #8
 8005cd4:	230a      	movne	r3, #10
 8005cd6:	4852      	ldr	r0, [pc, #328]	; (8005e20 <_printf_i+0x244>)
 8005cd8:	2100      	movs	r1, #0
 8005cda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005cde:	6866      	ldr	r6, [r4, #4]
 8005ce0:	2e00      	cmp	r6, #0
 8005ce2:	bfa8      	it	ge
 8005ce4:	6821      	ldrge	r1, [r4, #0]
 8005ce6:	60a6      	str	r6, [r4, #8]
 8005ce8:	bfa4      	itt	ge
 8005cea:	f021 0104 	bicge.w	r1, r1, #4
 8005cee:	6021      	strge	r1, [r4, #0]
 8005cf0:	b90d      	cbnz	r5, 8005cf6 <_printf_i+0x11a>
 8005cf2:	2e00      	cmp	r6, #0
 8005cf4:	d04d      	beq.n	8005d92 <_printf_i+0x1b6>
 8005cf6:	4616      	mov	r6, r2
 8005cf8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005cfc:	fb03 5711 	mls	r7, r3, r1, r5
 8005d00:	5dc7      	ldrb	r7, [r0, r7]
 8005d02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d06:	462f      	mov	r7, r5
 8005d08:	42bb      	cmp	r3, r7
 8005d0a:	460d      	mov	r5, r1
 8005d0c:	d9f4      	bls.n	8005cf8 <_printf_i+0x11c>
 8005d0e:	2b08      	cmp	r3, #8
 8005d10:	d10b      	bne.n	8005d2a <_printf_i+0x14e>
 8005d12:	6823      	ldr	r3, [r4, #0]
 8005d14:	07df      	lsls	r7, r3, #31
 8005d16:	d508      	bpl.n	8005d2a <_printf_i+0x14e>
 8005d18:	6923      	ldr	r3, [r4, #16]
 8005d1a:	6861      	ldr	r1, [r4, #4]
 8005d1c:	4299      	cmp	r1, r3
 8005d1e:	bfde      	ittt	le
 8005d20:	2330      	movle	r3, #48	; 0x30
 8005d22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d2a:	1b92      	subs	r2, r2, r6
 8005d2c:	6122      	str	r2, [r4, #16]
 8005d2e:	464b      	mov	r3, r9
 8005d30:	4621      	mov	r1, r4
 8005d32:	4640      	mov	r0, r8
 8005d34:	f8cd a000 	str.w	sl, [sp]
 8005d38:	aa03      	add	r2, sp, #12
 8005d3a:	f7ff fedf 	bl	8005afc <_printf_common>
 8005d3e:	3001      	adds	r0, #1
 8005d40:	d14c      	bne.n	8005ddc <_printf_i+0x200>
 8005d42:	f04f 30ff 	mov.w	r0, #4294967295
 8005d46:	b004      	add	sp, #16
 8005d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d4c:	4834      	ldr	r0, [pc, #208]	; (8005e20 <_printf_i+0x244>)
 8005d4e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005d52:	680e      	ldr	r6, [r1, #0]
 8005d54:	6823      	ldr	r3, [r4, #0]
 8005d56:	f856 5b04 	ldr.w	r5, [r6], #4
 8005d5a:	061f      	lsls	r7, r3, #24
 8005d5c:	600e      	str	r6, [r1, #0]
 8005d5e:	d514      	bpl.n	8005d8a <_printf_i+0x1ae>
 8005d60:	07d9      	lsls	r1, r3, #31
 8005d62:	bf44      	itt	mi
 8005d64:	f043 0320 	orrmi.w	r3, r3, #32
 8005d68:	6023      	strmi	r3, [r4, #0]
 8005d6a:	b91d      	cbnz	r5, 8005d74 <_printf_i+0x198>
 8005d6c:	6823      	ldr	r3, [r4, #0]
 8005d6e:	f023 0320 	bic.w	r3, r3, #32
 8005d72:	6023      	str	r3, [r4, #0]
 8005d74:	2310      	movs	r3, #16
 8005d76:	e7af      	b.n	8005cd8 <_printf_i+0xfc>
 8005d78:	6823      	ldr	r3, [r4, #0]
 8005d7a:	f043 0320 	orr.w	r3, r3, #32
 8005d7e:	6023      	str	r3, [r4, #0]
 8005d80:	2378      	movs	r3, #120	; 0x78
 8005d82:	4828      	ldr	r0, [pc, #160]	; (8005e24 <_printf_i+0x248>)
 8005d84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d88:	e7e3      	b.n	8005d52 <_printf_i+0x176>
 8005d8a:	065e      	lsls	r6, r3, #25
 8005d8c:	bf48      	it	mi
 8005d8e:	b2ad      	uxthmi	r5, r5
 8005d90:	e7e6      	b.n	8005d60 <_printf_i+0x184>
 8005d92:	4616      	mov	r6, r2
 8005d94:	e7bb      	b.n	8005d0e <_printf_i+0x132>
 8005d96:	680b      	ldr	r3, [r1, #0]
 8005d98:	6826      	ldr	r6, [r4, #0]
 8005d9a:	1d1d      	adds	r5, r3, #4
 8005d9c:	6960      	ldr	r0, [r4, #20]
 8005d9e:	600d      	str	r5, [r1, #0]
 8005da0:	0635      	lsls	r5, r6, #24
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	d501      	bpl.n	8005daa <_printf_i+0x1ce>
 8005da6:	6018      	str	r0, [r3, #0]
 8005da8:	e002      	b.n	8005db0 <_printf_i+0x1d4>
 8005daa:	0671      	lsls	r1, r6, #25
 8005dac:	d5fb      	bpl.n	8005da6 <_printf_i+0x1ca>
 8005dae:	8018      	strh	r0, [r3, #0]
 8005db0:	2300      	movs	r3, #0
 8005db2:	4616      	mov	r6, r2
 8005db4:	6123      	str	r3, [r4, #16]
 8005db6:	e7ba      	b.n	8005d2e <_printf_i+0x152>
 8005db8:	680b      	ldr	r3, [r1, #0]
 8005dba:	1d1a      	adds	r2, r3, #4
 8005dbc:	600a      	str	r2, [r1, #0]
 8005dbe:	681e      	ldr	r6, [r3, #0]
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	4630      	mov	r0, r6
 8005dc4:	6862      	ldr	r2, [r4, #4]
 8005dc6:	f000 fee1 	bl	8006b8c <memchr>
 8005dca:	b108      	cbz	r0, 8005dd0 <_printf_i+0x1f4>
 8005dcc:	1b80      	subs	r0, r0, r6
 8005dce:	6060      	str	r0, [r4, #4]
 8005dd0:	6863      	ldr	r3, [r4, #4]
 8005dd2:	6123      	str	r3, [r4, #16]
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dda:	e7a8      	b.n	8005d2e <_printf_i+0x152>
 8005ddc:	4632      	mov	r2, r6
 8005dde:	4649      	mov	r1, r9
 8005de0:	4640      	mov	r0, r8
 8005de2:	6923      	ldr	r3, [r4, #16]
 8005de4:	47d0      	blx	sl
 8005de6:	3001      	adds	r0, #1
 8005de8:	d0ab      	beq.n	8005d42 <_printf_i+0x166>
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	079b      	lsls	r3, r3, #30
 8005dee:	d413      	bmi.n	8005e18 <_printf_i+0x23c>
 8005df0:	68e0      	ldr	r0, [r4, #12]
 8005df2:	9b03      	ldr	r3, [sp, #12]
 8005df4:	4298      	cmp	r0, r3
 8005df6:	bfb8      	it	lt
 8005df8:	4618      	movlt	r0, r3
 8005dfa:	e7a4      	b.n	8005d46 <_printf_i+0x16a>
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	4632      	mov	r2, r6
 8005e00:	4649      	mov	r1, r9
 8005e02:	4640      	mov	r0, r8
 8005e04:	47d0      	blx	sl
 8005e06:	3001      	adds	r0, #1
 8005e08:	d09b      	beq.n	8005d42 <_printf_i+0x166>
 8005e0a:	3501      	adds	r5, #1
 8005e0c:	68e3      	ldr	r3, [r4, #12]
 8005e0e:	9903      	ldr	r1, [sp, #12]
 8005e10:	1a5b      	subs	r3, r3, r1
 8005e12:	42ab      	cmp	r3, r5
 8005e14:	dcf2      	bgt.n	8005dfc <_printf_i+0x220>
 8005e16:	e7eb      	b.n	8005df0 <_printf_i+0x214>
 8005e18:	2500      	movs	r5, #0
 8005e1a:	f104 0619 	add.w	r6, r4, #25
 8005e1e:	e7f5      	b.n	8005e0c <_printf_i+0x230>
 8005e20:	080081e6 	.word	0x080081e6
 8005e24:	080081f7 	.word	0x080081f7

08005e28 <_sbrk_r>:
 8005e28:	b538      	push	{r3, r4, r5, lr}
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	4d05      	ldr	r5, [pc, #20]	; (8005e44 <_sbrk_r+0x1c>)
 8005e2e:	4604      	mov	r4, r0
 8005e30:	4608      	mov	r0, r1
 8005e32:	602b      	str	r3, [r5, #0]
 8005e34:	f7fb fff2 	bl	8001e1c <_sbrk>
 8005e38:	1c43      	adds	r3, r0, #1
 8005e3a:	d102      	bne.n	8005e42 <_sbrk_r+0x1a>
 8005e3c:	682b      	ldr	r3, [r5, #0]
 8005e3e:	b103      	cbz	r3, 8005e42 <_sbrk_r+0x1a>
 8005e40:	6023      	str	r3, [r4, #0]
 8005e42:	bd38      	pop	{r3, r4, r5, pc}
 8005e44:	20000374 	.word	0x20000374

08005e48 <siprintf>:
 8005e48:	b40e      	push	{r1, r2, r3}
 8005e4a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e4e:	b500      	push	{lr}
 8005e50:	b09c      	sub	sp, #112	; 0x70
 8005e52:	ab1d      	add	r3, sp, #116	; 0x74
 8005e54:	9002      	str	r0, [sp, #8]
 8005e56:	9006      	str	r0, [sp, #24]
 8005e58:	9107      	str	r1, [sp, #28]
 8005e5a:	9104      	str	r1, [sp, #16]
 8005e5c:	4808      	ldr	r0, [pc, #32]	; (8005e80 <siprintf+0x38>)
 8005e5e:	4909      	ldr	r1, [pc, #36]	; (8005e84 <siprintf+0x3c>)
 8005e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e64:	9105      	str	r1, [sp, #20]
 8005e66:	6800      	ldr	r0, [r0, #0]
 8005e68:	a902      	add	r1, sp, #8
 8005e6a:	9301      	str	r3, [sp, #4]
 8005e6c:	f001 faa2 	bl	80073b4 <_svfiprintf_r>
 8005e70:	2200      	movs	r2, #0
 8005e72:	9b02      	ldr	r3, [sp, #8]
 8005e74:	701a      	strb	r2, [r3, #0]
 8005e76:	b01c      	add	sp, #112	; 0x70
 8005e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e7c:	b003      	add	sp, #12
 8005e7e:	4770      	bx	lr
 8005e80:	20000014 	.word	0x20000014
 8005e84:	ffff0208 	.word	0xffff0208

08005e88 <quorem>:
 8005e88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e8c:	6903      	ldr	r3, [r0, #16]
 8005e8e:	690c      	ldr	r4, [r1, #16]
 8005e90:	4607      	mov	r7, r0
 8005e92:	42a3      	cmp	r3, r4
 8005e94:	f2c0 8083 	blt.w	8005f9e <quorem+0x116>
 8005e98:	3c01      	subs	r4, #1
 8005e9a:	f100 0514 	add.w	r5, r0, #20
 8005e9e:	f101 0814 	add.w	r8, r1, #20
 8005ea2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ea6:	9301      	str	r3, [sp, #4]
 8005ea8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005eac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005eb8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005ebc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005ec0:	d332      	bcc.n	8005f28 <quorem+0xa0>
 8005ec2:	f04f 0e00 	mov.w	lr, #0
 8005ec6:	4640      	mov	r0, r8
 8005ec8:	46ac      	mov	ip, r5
 8005eca:	46f2      	mov	sl, lr
 8005ecc:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ed0:	b293      	uxth	r3, r2
 8005ed2:	fb06 e303 	mla	r3, r6, r3, lr
 8005ed6:	0c12      	lsrs	r2, r2, #16
 8005ed8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005edc:	fb06 e202 	mla	r2, r6, r2, lr
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	ebaa 0303 	sub.w	r3, sl, r3
 8005ee6:	f8dc a000 	ldr.w	sl, [ip]
 8005eea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005eee:	fa1f fa8a 	uxth.w	sl, sl
 8005ef2:	4453      	add	r3, sl
 8005ef4:	fa1f fa82 	uxth.w	sl, r2
 8005ef8:	f8dc 2000 	ldr.w	r2, [ip]
 8005efc:	4581      	cmp	r9, r0
 8005efe:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005f02:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f0c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f10:	f84c 3b04 	str.w	r3, [ip], #4
 8005f14:	d2da      	bcs.n	8005ecc <quorem+0x44>
 8005f16:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f1a:	b92b      	cbnz	r3, 8005f28 <quorem+0xa0>
 8005f1c:	9b01      	ldr	r3, [sp, #4]
 8005f1e:	3b04      	subs	r3, #4
 8005f20:	429d      	cmp	r5, r3
 8005f22:	461a      	mov	r2, r3
 8005f24:	d32f      	bcc.n	8005f86 <quorem+0xfe>
 8005f26:	613c      	str	r4, [r7, #16]
 8005f28:	4638      	mov	r0, r7
 8005f2a:	f001 f8d1 	bl	80070d0 <__mcmp>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	db25      	blt.n	8005f7e <quorem+0xf6>
 8005f32:	4628      	mov	r0, r5
 8005f34:	f04f 0c00 	mov.w	ip, #0
 8005f38:	3601      	adds	r6, #1
 8005f3a:	f858 1b04 	ldr.w	r1, [r8], #4
 8005f3e:	f8d0 e000 	ldr.w	lr, [r0]
 8005f42:	b28b      	uxth	r3, r1
 8005f44:	ebac 0303 	sub.w	r3, ip, r3
 8005f48:	fa1f f28e 	uxth.w	r2, lr
 8005f4c:	4413      	add	r3, r2
 8005f4e:	0c0a      	lsrs	r2, r1, #16
 8005f50:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005f54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f5e:	45c1      	cmp	r9, r8
 8005f60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005f64:	f840 3b04 	str.w	r3, [r0], #4
 8005f68:	d2e7      	bcs.n	8005f3a <quorem+0xb2>
 8005f6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f72:	b922      	cbnz	r2, 8005f7e <quorem+0xf6>
 8005f74:	3b04      	subs	r3, #4
 8005f76:	429d      	cmp	r5, r3
 8005f78:	461a      	mov	r2, r3
 8005f7a:	d30a      	bcc.n	8005f92 <quorem+0x10a>
 8005f7c:	613c      	str	r4, [r7, #16]
 8005f7e:	4630      	mov	r0, r6
 8005f80:	b003      	add	sp, #12
 8005f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f86:	6812      	ldr	r2, [r2, #0]
 8005f88:	3b04      	subs	r3, #4
 8005f8a:	2a00      	cmp	r2, #0
 8005f8c:	d1cb      	bne.n	8005f26 <quorem+0x9e>
 8005f8e:	3c01      	subs	r4, #1
 8005f90:	e7c6      	b.n	8005f20 <quorem+0x98>
 8005f92:	6812      	ldr	r2, [r2, #0]
 8005f94:	3b04      	subs	r3, #4
 8005f96:	2a00      	cmp	r2, #0
 8005f98:	d1f0      	bne.n	8005f7c <quorem+0xf4>
 8005f9a:	3c01      	subs	r4, #1
 8005f9c:	e7eb      	b.n	8005f76 <quorem+0xee>
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	e7ee      	b.n	8005f80 <quorem+0xf8>
 8005fa2:	0000      	movs	r0, r0
 8005fa4:	0000      	movs	r0, r0
	...

08005fa8 <_dtoa_r>:
 8005fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fac:	4616      	mov	r6, r2
 8005fae:	461f      	mov	r7, r3
 8005fb0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005fb2:	b099      	sub	sp, #100	; 0x64
 8005fb4:	4605      	mov	r5, r0
 8005fb6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005fba:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005fbe:	b974      	cbnz	r4, 8005fde <_dtoa_r+0x36>
 8005fc0:	2010      	movs	r0, #16
 8005fc2:	f7ff fa13 	bl	80053ec <malloc>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	6268      	str	r0, [r5, #36]	; 0x24
 8005fca:	b920      	cbnz	r0, 8005fd6 <_dtoa_r+0x2e>
 8005fcc:	21ea      	movs	r1, #234	; 0xea
 8005fce:	4bae      	ldr	r3, [pc, #696]	; (8006288 <_dtoa_r+0x2e0>)
 8005fd0:	48ae      	ldr	r0, [pc, #696]	; (800628c <_dtoa_r+0x2e4>)
 8005fd2:	f001 faef 	bl	80075b4 <__assert_func>
 8005fd6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005fda:	6004      	str	r4, [r0, #0]
 8005fdc:	60c4      	str	r4, [r0, #12]
 8005fde:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005fe0:	6819      	ldr	r1, [r3, #0]
 8005fe2:	b151      	cbz	r1, 8005ffa <_dtoa_r+0x52>
 8005fe4:	685a      	ldr	r2, [r3, #4]
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	4093      	lsls	r3, r2
 8005fea:	604a      	str	r2, [r1, #4]
 8005fec:	608b      	str	r3, [r1, #8]
 8005fee:	4628      	mov	r0, r5
 8005ff0:	f000 fe34 	bl	8006c5c <_Bfree>
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005ff8:	601a      	str	r2, [r3, #0]
 8005ffa:	1e3b      	subs	r3, r7, #0
 8005ffc:	bfaf      	iteee	ge
 8005ffe:	2300      	movge	r3, #0
 8006000:	2201      	movlt	r2, #1
 8006002:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006006:	9305      	strlt	r3, [sp, #20]
 8006008:	bfa8      	it	ge
 800600a:	f8c8 3000 	strge.w	r3, [r8]
 800600e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006012:	4b9f      	ldr	r3, [pc, #636]	; (8006290 <_dtoa_r+0x2e8>)
 8006014:	bfb8      	it	lt
 8006016:	f8c8 2000 	strlt.w	r2, [r8]
 800601a:	ea33 0309 	bics.w	r3, r3, r9
 800601e:	d119      	bne.n	8006054 <_dtoa_r+0xac>
 8006020:	f242 730f 	movw	r3, #9999	; 0x270f
 8006024:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006026:	6013      	str	r3, [r2, #0]
 8006028:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800602c:	4333      	orrs	r3, r6
 800602e:	f000 8580 	beq.w	8006b32 <_dtoa_r+0xb8a>
 8006032:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006034:	b953      	cbnz	r3, 800604c <_dtoa_r+0xa4>
 8006036:	4b97      	ldr	r3, [pc, #604]	; (8006294 <_dtoa_r+0x2ec>)
 8006038:	e022      	b.n	8006080 <_dtoa_r+0xd8>
 800603a:	4b97      	ldr	r3, [pc, #604]	; (8006298 <_dtoa_r+0x2f0>)
 800603c:	9308      	str	r3, [sp, #32]
 800603e:	3308      	adds	r3, #8
 8006040:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006042:	6013      	str	r3, [r2, #0]
 8006044:	9808      	ldr	r0, [sp, #32]
 8006046:	b019      	add	sp, #100	; 0x64
 8006048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800604c:	4b91      	ldr	r3, [pc, #580]	; (8006294 <_dtoa_r+0x2ec>)
 800604e:	9308      	str	r3, [sp, #32]
 8006050:	3303      	adds	r3, #3
 8006052:	e7f5      	b.n	8006040 <_dtoa_r+0x98>
 8006054:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006058:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800605c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006060:	2200      	movs	r2, #0
 8006062:	2300      	movs	r3, #0
 8006064:	f7fa fca0 	bl	80009a8 <__aeabi_dcmpeq>
 8006068:	4680      	mov	r8, r0
 800606a:	b158      	cbz	r0, 8006084 <_dtoa_r+0xdc>
 800606c:	2301      	movs	r3, #1
 800606e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006070:	6013      	str	r3, [r2, #0]
 8006072:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006074:	2b00      	cmp	r3, #0
 8006076:	f000 8559 	beq.w	8006b2c <_dtoa_r+0xb84>
 800607a:	4888      	ldr	r0, [pc, #544]	; (800629c <_dtoa_r+0x2f4>)
 800607c:	6018      	str	r0, [r3, #0]
 800607e:	1e43      	subs	r3, r0, #1
 8006080:	9308      	str	r3, [sp, #32]
 8006082:	e7df      	b.n	8006044 <_dtoa_r+0x9c>
 8006084:	ab16      	add	r3, sp, #88	; 0x58
 8006086:	9301      	str	r3, [sp, #4]
 8006088:	ab17      	add	r3, sp, #92	; 0x5c
 800608a:	9300      	str	r3, [sp, #0]
 800608c:	4628      	mov	r0, r5
 800608e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006092:	f001 f8c9 	bl	8007228 <__d2b>
 8006096:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800609a:	4682      	mov	sl, r0
 800609c:	2c00      	cmp	r4, #0
 800609e:	d07e      	beq.n	800619e <_dtoa_r+0x1f6>
 80060a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80060a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060a6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80060aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060ae:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80060b2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80060b6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80060ba:	2200      	movs	r2, #0
 80060bc:	4b78      	ldr	r3, [pc, #480]	; (80062a0 <_dtoa_r+0x2f8>)
 80060be:	f7fa f853 	bl	8000168 <__aeabi_dsub>
 80060c2:	a36b      	add	r3, pc, #428	; (adr r3, 8006270 <_dtoa_r+0x2c8>)
 80060c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c8:	f7fa fa06 	bl	80004d8 <__aeabi_dmul>
 80060cc:	a36a      	add	r3, pc, #424	; (adr r3, 8006278 <_dtoa_r+0x2d0>)
 80060ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d2:	f7fa f84b 	bl	800016c <__adddf3>
 80060d6:	4606      	mov	r6, r0
 80060d8:	4620      	mov	r0, r4
 80060da:	460f      	mov	r7, r1
 80060dc:	f7fa f992 	bl	8000404 <__aeabi_i2d>
 80060e0:	a367      	add	r3, pc, #412	; (adr r3, 8006280 <_dtoa_r+0x2d8>)
 80060e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e6:	f7fa f9f7 	bl	80004d8 <__aeabi_dmul>
 80060ea:	4602      	mov	r2, r0
 80060ec:	460b      	mov	r3, r1
 80060ee:	4630      	mov	r0, r6
 80060f0:	4639      	mov	r1, r7
 80060f2:	f7fa f83b 	bl	800016c <__adddf3>
 80060f6:	4606      	mov	r6, r0
 80060f8:	460f      	mov	r7, r1
 80060fa:	f7fa fc9d 	bl	8000a38 <__aeabi_d2iz>
 80060fe:	2200      	movs	r2, #0
 8006100:	4681      	mov	r9, r0
 8006102:	2300      	movs	r3, #0
 8006104:	4630      	mov	r0, r6
 8006106:	4639      	mov	r1, r7
 8006108:	f7fa fc58 	bl	80009bc <__aeabi_dcmplt>
 800610c:	b148      	cbz	r0, 8006122 <_dtoa_r+0x17a>
 800610e:	4648      	mov	r0, r9
 8006110:	f7fa f978 	bl	8000404 <__aeabi_i2d>
 8006114:	4632      	mov	r2, r6
 8006116:	463b      	mov	r3, r7
 8006118:	f7fa fc46 	bl	80009a8 <__aeabi_dcmpeq>
 800611c:	b908      	cbnz	r0, 8006122 <_dtoa_r+0x17a>
 800611e:	f109 39ff 	add.w	r9, r9, #4294967295
 8006122:	f1b9 0f16 	cmp.w	r9, #22
 8006126:	d857      	bhi.n	80061d8 <_dtoa_r+0x230>
 8006128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800612c:	4b5d      	ldr	r3, [pc, #372]	; (80062a4 <_dtoa_r+0x2fc>)
 800612e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	f7fa fc41 	bl	80009bc <__aeabi_dcmplt>
 800613a:	2800      	cmp	r0, #0
 800613c:	d04e      	beq.n	80061dc <_dtoa_r+0x234>
 800613e:	2300      	movs	r3, #0
 8006140:	f109 39ff 	add.w	r9, r9, #4294967295
 8006144:	930f      	str	r3, [sp, #60]	; 0x3c
 8006146:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006148:	1b1c      	subs	r4, r3, r4
 800614a:	1e63      	subs	r3, r4, #1
 800614c:	9309      	str	r3, [sp, #36]	; 0x24
 800614e:	bf49      	itett	mi
 8006150:	f1c4 0301 	rsbmi	r3, r4, #1
 8006154:	2300      	movpl	r3, #0
 8006156:	9306      	strmi	r3, [sp, #24]
 8006158:	2300      	movmi	r3, #0
 800615a:	bf54      	ite	pl
 800615c:	9306      	strpl	r3, [sp, #24]
 800615e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006160:	f1b9 0f00 	cmp.w	r9, #0
 8006164:	db3c      	blt.n	80061e0 <_dtoa_r+0x238>
 8006166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006168:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800616c:	444b      	add	r3, r9
 800616e:	9309      	str	r3, [sp, #36]	; 0x24
 8006170:	2300      	movs	r3, #0
 8006172:	930a      	str	r3, [sp, #40]	; 0x28
 8006174:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006176:	2b09      	cmp	r3, #9
 8006178:	d86c      	bhi.n	8006254 <_dtoa_r+0x2ac>
 800617a:	2b05      	cmp	r3, #5
 800617c:	bfc4      	itt	gt
 800617e:	3b04      	subgt	r3, #4
 8006180:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006182:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006184:	bfc8      	it	gt
 8006186:	2400      	movgt	r4, #0
 8006188:	f1a3 0302 	sub.w	r3, r3, #2
 800618c:	bfd8      	it	le
 800618e:	2401      	movle	r4, #1
 8006190:	2b03      	cmp	r3, #3
 8006192:	f200 808b 	bhi.w	80062ac <_dtoa_r+0x304>
 8006196:	e8df f003 	tbb	[pc, r3]
 800619a:	4f2d      	.short	0x4f2d
 800619c:	5b4d      	.short	0x5b4d
 800619e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80061a2:	441c      	add	r4, r3
 80061a4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80061a8:	2b20      	cmp	r3, #32
 80061aa:	bfc3      	ittte	gt
 80061ac:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80061b0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80061b4:	fa09 f303 	lslgt.w	r3, r9, r3
 80061b8:	f1c3 0320 	rsble	r3, r3, #32
 80061bc:	bfc6      	itte	gt
 80061be:	fa26 f000 	lsrgt.w	r0, r6, r0
 80061c2:	4318      	orrgt	r0, r3
 80061c4:	fa06 f003 	lslle.w	r0, r6, r3
 80061c8:	f7fa f90c 	bl	80003e4 <__aeabi_ui2d>
 80061cc:	2301      	movs	r3, #1
 80061ce:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80061d2:	3c01      	subs	r4, #1
 80061d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80061d6:	e770      	b.n	80060ba <_dtoa_r+0x112>
 80061d8:	2301      	movs	r3, #1
 80061da:	e7b3      	b.n	8006144 <_dtoa_r+0x19c>
 80061dc:	900f      	str	r0, [sp, #60]	; 0x3c
 80061de:	e7b2      	b.n	8006146 <_dtoa_r+0x19e>
 80061e0:	9b06      	ldr	r3, [sp, #24]
 80061e2:	eba3 0309 	sub.w	r3, r3, r9
 80061e6:	9306      	str	r3, [sp, #24]
 80061e8:	f1c9 0300 	rsb	r3, r9, #0
 80061ec:	930a      	str	r3, [sp, #40]	; 0x28
 80061ee:	2300      	movs	r3, #0
 80061f0:	930e      	str	r3, [sp, #56]	; 0x38
 80061f2:	e7bf      	b.n	8006174 <_dtoa_r+0x1cc>
 80061f4:	2300      	movs	r3, #0
 80061f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80061f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	dc59      	bgt.n	80062b2 <_dtoa_r+0x30a>
 80061fe:	f04f 0b01 	mov.w	fp, #1
 8006202:	465b      	mov	r3, fp
 8006204:	f8cd b008 	str.w	fp, [sp, #8]
 8006208:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800620c:	2200      	movs	r2, #0
 800620e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006210:	6042      	str	r2, [r0, #4]
 8006212:	2204      	movs	r2, #4
 8006214:	f102 0614 	add.w	r6, r2, #20
 8006218:	429e      	cmp	r6, r3
 800621a:	6841      	ldr	r1, [r0, #4]
 800621c:	d94f      	bls.n	80062be <_dtoa_r+0x316>
 800621e:	4628      	mov	r0, r5
 8006220:	f000 fcdc 	bl	8006bdc <_Balloc>
 8006224:	9008      	str	r0, [sp, #32]
 8006226:	2800      	cmp	r0, #0
 8006228:	d14d      	bne.n	80062c6 <_dtoa_r+0x31e>
 800622a:	4602      	mov	r2, r0
 800622c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006230:	4b1d      	ldr	r3, [pc, #116]	; (80062a8 <_dtoa_r+0x300>)
 8006232:	e6cd      	b.n	8005fd0 <_dtoa_r+0x28>
 8006234:	2301      	movs	r3, #1
 8006236:	e7de      	b.n	80061f6 <_dtoa_r+0x24e>
 8006238:	2300      	movs	r3, #0
 800623a:	930b      	str	r3, [sp, #44]	; 0x2c
 800623c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800623e:	eb09 0b03 	add.w	fp, r9, r3
 8006242:	f10b 0301 	add.w	r3, fp, #1
 8006246:	2b01      	cmp	r3, #1
 8006248:	9302      	str	r3, [sp, #8]
 800624a:	bfb8      	it	lt
 800624c:	2301      	movlt	r3, #1
 800624e:	e7dd      	b.n	800620c <_dtoa_r+0x264>
 8006250:	2301      	movs	r3, #1
 8006252:	e7f2      	b.n	800623a <_dtoa_r+0x292>
 8006254:	2401      	movs	r4, #1
 8006256:	2300      	movs	r3, #0
 8006258:	940b      	str	r4, [sp, #44]	; 0x2c
 800625a:	9322      	str	r3, [sp, #136]	; 0x88
 800625c:	f04f 3bff 	mov.w	fp, #4294967295
 8006260:	2200      	movs	r2, #0
 8006262:	2312      	movs	r3, #18
 8006264:	f8cd b008 	str.w	fp, [sp, #8]
 8006268:	9223      	str	r2, [sp, #140]	; 0x8c
 800626a:	e7cf      	b.n	800620c <_dtoa_r+0x264>
 800626c:	f3af 8000 	nop.w
 8006270:	636f4361 	.word	0x636f4361
 8006274:	3fd287a7 	.word	0x3fd287a7
 8006278:	8b60c8b3 	.word	0x8b60c8b3
 800627c:	3fc68a28 	.word	0x3fc68a28
 8006280:	509f79fb 	.word	0x509f79fb
 8006284:	3fd34413 	.word	0x3fd34413
 8006288:	08008215 	.word	0x08008215
 800628c:	0800822c 	.word	0x0800822c
 8006290:	7ff00000 	.word	0x7ff00000
 8006294:	08008211 	.word	0x08008211
 8006298:	08008208 	.word	0x08008208
 800629c:	080081e5 	.word	0x080081e5
 80062a0:	3ff80000 	.word	0x3ff80000
 80062a4:	08008328 	.word	0x08008328
 80062a8:	0800828b 	.word	0x0800828b
 80062ac:	2301      	movs	r3, #1
 80062ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80062b0:	e7d4      	b.n	800625c <_dtoa_r+0x2b4>
 80062b2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80062b6:	465b      	mov	r3, fp
 80062b8:	f8cd b008 	str.w	fp, [sp, #8]
 80062bc:	e7a6      	b.n	800620c <_dtoa_r+0x264>
 80062be:	3101      	adds	r1, #1
 80062c0:	6041      	str	r1, [r0, #4]
 80062c2:	0052      	lsls	r2, r2, #1
 80062c4:	e7a6      	b.n	8006214 <_dtoa_r+0x26c>
 80062c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80062c8:	9a08      	ldr	r2, [sp, #32]
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	9b02      	ldr	r3, [sp, #8]
 80062ce:	2b0e      	cmp	r3, #14
 80062d0:	f200 80a8 	bhi.w	8006424 <_dtoa_r+0x47c>
 80062d4:	2c00      	cmp	r4, #0
 80062d6:	f000 80a5 	beq.w	8006424 <_dtoa_r+0x47c>
 80062da:	f1b9 0f00 	cmp.w	r9, #0
 80062de:	dd34      	ble.n	800634a <_dtoa_r+0x3a2>
 80062e0:	4a9a      	ldr	r2, [pc, #616]	; (800654c <_dtoa_r+0x5a4>)
 80062e2:	f009 030f 	and.w	r3, r9, #15
 80062e6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80062ea:	f419 7f80 	tst.w	r9, #256	; 0x100
 80062ee:	e9d3 3400 	ldrd	r3, r4, [r3]
 80062f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80062f6:	ea4f 1429 	mov.w	r4, r9, asr #4
 80062fa:	d016      	beq.n	800632a <_dtoa_r+0x382>
 80062fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006300:	4b93      	ldr	r3, [pc, #588]	; (8006550 <_dtoa_r+0x5a8>)
 8006302:	2703      	movs	r7, #3
 8006304:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006308:	f7fa fa10 	bl	800072c <__aeabi_ddiv>
 800630c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006310:	f004 040f 	and.w	r4, r4, #15
 8006314:	4e8e      	ldr	r6, [pc, #568]	; (8006550 <_dtoa_r+0x5a8>)
 8006316:	b954      	cbnz	r4, 800632e <_dtoa_r+0x386>
 8006318:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800631c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006320:	f7fa fa04 	bl	800072c <__aeabi_ddiv>
 8006324:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006328:	e029      	b.n	800637e <_dtoa_r+0x3d6>
 800632a:	2702      	movs	r7, #2
 800632c:	e7f2      	b.n	8006314 <_dtoa_r+0x36c>
 800632e:	07e1      	lsls	r1, r4, #31
 8006330:	d508      	bpl.n	8006344 <_dtoa_r+0x39c>
 8006332:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006336:	e9d6 2300 	ldrd	r2, r3, [r6]
 800633a:	f7fa f8cd 	bl	80004d8 <__aeabi_dmul>
 800633e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006342:	3701      	adds	r7, #1
 8006344:	1064      	asrs	r4, r4, #1
 8006346:	3608      	adds	r6, #8
 8006348:	e7e5      	b.n	8006316 <_dtoa_r+0x36e>
 800634a:	f000 80a5 	beq.w	8006498 <_dtoa_r+0x4f0>
 800634e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006352:	f1c9 0400 	rsb	r4, r9, #0
 8006356:	4b7d      	ldr	r3, [pc, #500]	; (800654c <_dtoa_r+0x5a4>)
 8006358:	f004 020f 	and.w	r2, r4, #15
 800635c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006364:	f7fa f8b8 	bl	80004d8 <__aeabi_dmul>
 8006368:	2702      	movs	r7, #2
 800636a:	2300      	movs	r3, #0
 800636c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006370:	4e77      	ldr	r6, [pc, #476]	; (8006550 <_dtoa_r+0x5a8>)
 8006372:	1124      	asrs	r4, r4, #4
 8006374:	2c00      	cmp	r4, #0
 8006376:	f040 8084 	bne.w	8006482 <_dtoa_r+0x4da>
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1d2      	bne.n	8006324 <_dtoa_r+0x37c>
 800637e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006380:	2b00      	cmp	r3, #0
 8006382:	f000 808b 	beq.w	800649c <_dtoa_r+0x4f4>
 8006386:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800638a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800638e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006392:	2200      	movs	r2, #0
 8006394:	4b6f      	ldr	r3, [pc, #444]	; (8006554 <_dtoa_r+0x5ac>)
 8006396:	f7fa fb11 	bl	80009bc <__aeabi_dcmplt>
 800639a:	2800      	cmp	r0, #0
 800639c:	d07e      	beq.n	800649c <_dtoa_r+0x4f4>
 800639e:	9b02      	ldr	r3, [sp, #8]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d07b      	beq.n	800649c <_dtoa_r+0x4f4>
 80063a4:	f1bb 0f00 	cmp.w	fp, #0
 80063a8:	dd38      	ble.n	800641c <_dtoa_r+0x474>
 80063aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063ae:	2200      	movs	r2, #0
 80063b0:	4b69      	ldr	r3, [pc, #420]	; (8006558 <_dtoa_r+0x5b0>)
 80063b2:	f7fa f891 	bl	80004d8 <__aeabi_dmul>
 80063b6:	465c      	mov	r4, fp
 80063b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063bc:	f109 38ff 	add.w	r8, r9, #4294967295
 80063c0:	3701      	adds	r7, #1
 80063c2:	4638      	mov	r0, r7
 80063c4:	f7fa f81e 	bl	8000404 <__aeabi_i2d>
 80063c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063cc:	f7fa f884 	bl	80004d8 <__aeabi_dmul>
 80063d0:	2200      	movs	r2, #0
 80063d2:	4b62      	ldr	r3, [pc, #392]	; (800655c <_dtoa_r+0x5b4>)
 80063d4:	f7f9 feca 	bl	800016c <__adddf3>
 80063d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80063dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80063e0:	9611      	str	r6, [sp, #68]	; 0x44
 80063e2:	2c00      	cmp	r4, #0
 80063e4:	d15d      	bne.n	80064a2 <_dtoa_r+0x4fa>
 80063e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063ea:	2200      	movs	r2, #0
 80063ec:	4b5c      	ldr	r3, [pc, #368]	; (8006560 <_dtoa_r+0x5b8>)
 80063ee:	f7f9 febb 	bl	8000168 <__aeabi_dsub>
 80063f2:	4602      	mov	r2, r0
 80063f4:	460b      	mov	r3, r1
 80063f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80063fa:	4633      	mov	r3, r6
 80063fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80063fe:	f7fa fafb 	bl	80009f8 <__aeabi_dcmpgt>
 8006402:	2800      	cmp	r0, #0
 8006404:	f040 829e 	bne.w	8006944 <_dtoa_r+0x99c>
 8006408:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800640c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800640e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006412:	f7fa fad3 	bl	80009bc <__aeabi_dcmplt>
 8006416:	2800      	cmp	r0, #0
 8006418:	f040 8292 	bne.w	8006940 <_dtoa_r+0x998>
 800641c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006420:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006424:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006426:	2b00      	cmp	r3, #0
 8006428:	f2c0 8153 	blt.w	80066d2 <_dtoa_r+0x72a>
 800642c:	f1b9 0f0e 	cmp.w	r9, #14
 8006430:	f300 814f 	bgt.w	80066d2 <_dtoa_r+0x72a>
 8006434:	4b45      	ldr	r3, [pc, #276]	; (800654c <_dtoa_r+0x5a4>)
 8006436:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800643a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800643e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006442:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006444:	2b00      	cmp	r3, #0
 8006446:	f280 80db 	bge.w	8006600 <_dtoa_r+0x658>
 800644a:	9b02      	ldr	r3, [sp, #8]
 800644c:	2b00      	cmp	r3, #0
 800644e:	f300 80d7 	bgt.w	8006600 <_dtoa_r+0x658>
 8006452:	f040 8274 	bne.w	800693e <_dtoa_r+0x996>
 8006456:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800645a:	2200      	movs	r2, #0
 800645c:	4b40      	ldr	r3, [pc, #256]	; (8006560 <_dtoa_r+0x5b8>)
 800645e:	f7fa f83b 	bl	80004d8 <__aeabi_dmul>
 8006462:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006466:	f7fa fabd 	bl	80009e4 <__aeabi_dcmpge>
 800646a:	9c02      	ldr	r4, [sp, #8]
 800646c:	4626      	mov	r6, r4
 800646e:	2800      	cmp	r0, #0
 8006470:	f040 824a 	bne.w	8006908 <_dtoa_r+0x960>
 8006474:	2331      	movs	r3, #49	; 0x31
 8006476:	9f08      	ldr	r7, [sp, #32]
 8006478:	f109 0901 	add.w	r9, r9, #1
 800647c:	f807 3b01 	strb.w	r3, [r7], #1
 8006480:	e246      	b.n	8006910 <_dtoa_r+0x968>
 8006482:	07e2      	lsls	r2, r4, #31
 8006484:	d505      	bpl.n	8006492 <_dtoa_r+0x4ea>
 8006486:	e9d6 2300 	ldrd	r2, r3, [r6]
 800648a:	f7fa f825 	bl	80004d8 <__aeabi_dmul>
 800648e:	2301      	movs	r3, #1
 8006490:	3701      	adds	r7, #1
 8006492:	1064      	asrs	r4, r4, #1
 8006494:	3608      	adds	r6, #8
 8006496:	e76d      	b.n	8006374 <_dtoa_r+0x3cc>
 8006498:	2702      	movs	r7, #2
 800649a:	e770      	b.n	800637e <_dtoa_r+0x3d6>
 800649c:	46c8      	mov	r8, r9
 800649e:	9c02      	ldr	r4, [sp, #8]
 80064a0:	e78f      	b.n	80063c2 <_dtoa_r+0x41a>
 80064a2:	9908      	ldr	r1, [sp, #32]
 80064a4:	4b29      	ldr	r3, [pc, #164]	; (800654c <_dtoa_r+0x5a4>)
 80064a6:	4421      	add	r1, r4
 80064a8:	9112      	str	r1, [sp, #72]	; 0x48
 80064aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80064b0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80064b4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80064b8:	2900      	cmp	r1, #0
 80064ba:	d055      	beq.n	8006568 <_dtoa_r+0x5c0>
 80064bc:	2000      	movs	r0, #0
 80064be:	4929      	ldr	r1, [pc, #164]	; (8006564 <_dtoa_r+0x5bc>)
 80064c0:	f7fa f934 	bl	800072c <__aeabi_ddiv>
 80064c4:	463b      	mov	r3, r7
 80064c6:	4632      	mov	r2, r6
 80064c8:	f7f9 fe4e 	bl	8000168 <__aeabi_dsub>
 80064cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80064d0:	9f08      	ldr	r7, [sp, #32]
 80064d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064d6:	f7fa faaf 	bl	8000a38 <__aeabi_d2iz>
 80064da:	4604      	mov	r4, r0
 80064dc:	f7f9 ff92 	bl	8000404 <__aeabi_i2d>
 80064e0:	4602      	mov	r2, r0
 80064e2:	460b      	mov	r3, r1
 80064e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064e8:	f7f9 fe3e 	bl	8000168 <__aeabi_dsub>
 80064ec:	4602      	mov	r2, r0
 80064ee:	460b      	mov	r3, r1
 80064f0:	3430      	adds	r4, #48	; 0x30
 80064f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80064f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064fa:	f807 4b01 	strb.w	r4, [r7], #1
 80064fe:	f7fa fa5d 	bl	80009bc <__aeabi_dcmplt>
 8006502:	2800      	cmp	r0, #0
 8006504:	d174      	bne.n	80065f0 <_dtoa_r+0x648>
 8006506:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800650a:	2000      	movs	r0, #0
 800650c:	4911      	ldr	r1, [pc, #68]	; (8006554 <_dtoa_r+0x5ac>)
 800650e:	f7f9 fe2b 	bl	8000168 <__aeabi_dsub>
 8006512:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006516:	f7fa fa51 	bl	80009bc <__aeabi_dcmplt>
 800651a:	2800      	cmp	r0, #0
 800651c:	f040 80b6 	bne.w	800668c <_dtoa_r+0x6e4>
 8006520:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006522:	429f      	cmp	r7, r3
 8006524:	f43f af7a 	beq.w	800641c <_dtoa_r+0x474>
 8006528:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800652c:	2200      	movs	r2, #0
 800652e:	4b0a      	ldr	r3, [pc, #40]	; (8006558 <_dtoa_r+0x5b0>)
 8006530:	f7f9 ffd2 	bl	80004d8 <__aeabi_dmul>
 8006534:	2200      	movs	r2, #0
 8006536:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800653a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800653e:	4b06      	ldr	r3, [pc, #24]	; (8006558 <_dtoa_r+0x5b0>)
 8006540:	f7f9 ffca 	bl	80004d8 <__aeabi_dmul>
 8006544:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006548:	e7c3      	b.n	80064d2 <_dtoa_r+0x52a>
 800654a:	bf00      	nop
 800654c:	08008328 	.word	0x08008328
 8006550:	08008300 	.word	0x08008300
 8006554:	3ff00000 	.word	0x3ff00000
 8006558:	40240000 	.word	0x40240000
 800655c:	401c0000 	.word	0x401c0000
 8006560:	40140000 	.word	0x40140000
 8006564:	3fe00000 	.word	0x3fe00000
 8006568:	4630      	mov	r0, r6
 800656a:	4639      	mov	r1, r7
 800656c:	f7f9 ffb4 	bl	80004d8 <__aeabi_dmul>
 8006570:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006572:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006576:	9c08      	ldr	r4, [sp, #32]
 8006578:	9314      	str	r3, [sp, #80]	; 0x50
 800657a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800657e:	f7fa fa5b 	bl	8000a38 <__aeabi_d2iz>
 8006582:	9015      	str	r0, [sp, #84]	; 0x54
 8006584:	f7f9 ff3e 	bl	8000404 <__aeabi_i2d>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006590:	f7f9 fdea 	bl	8000168 <__aeabi_dsub>
 8006594:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006596:	4606      	mov	r6, r0
 8006598:	3330      	adds	r3, #48	; 0x30
 800659a:	f804 3b01 	strb.w	r3, [r4], #1
 800659e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065a0:	460f      	mov	r7, r1
 80065a2:	429c      	cmp	r4, r3
 80065a4:	f04f 0200 	mov.w	r2, #0
 80065a8:	d124      	bne.n	80065f4 <_dtoa_r+0x64c>
 80065aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80065ae:	4bb3      	ldr	r3, [pc, #716]	; (800687c <_dtoa_r+0x8d4>)
 80065b0:	f7f9 fddc 	bl	800016c <__adddf3>
 80065b4:	4602      	mov	r2, r0
 80065b6:	460b      	mov	r3, r1
 80065b8:	4630      	mov	r0, r6
 80065ba:	4639      	mov	r1, r7
 80065bc:	f7fa fa1c 	bl	80009f8 <__aeabi_dcmpgt>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d162      	bne.n	800668a <_dtoa_r+0x6e2>
 80065c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80065c8:	2000      	movs	r0, #0
 80065ca:	49ac      	ldr	r1, [pc, #688]	; (800687c <_dtoa_r+0x8d4>)
 80065cc:	f7f9 fdcc 	bl	8000168 <__aeabi_dsub>
 80065d0:	4602      	mov	r2, r0
 80065d2:	460b      	mov	r3, r1
 80065d4:	4630      	mov	r0, r6
 80065d6:	4639      	mov	r1, r7
 80065d8:	f7fa f9f0 	bl	80009bc <__aeabi_dcmplt>
 80065dc:	2800      	cmp	r0, #0
 80065de:	f43f af1d 	beq.w	800641c <_dtoa_r+0x474>
 80065e2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80065e4:	1e7b      	subs	r3, r7, #1
 80065e6:	9314      	str	r3, [sp, #80]	; 0x50
 80065e8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80065ec:	2b30      	cmp	r3, #48	; 0x30
 80065ee:	d0f8      	beq.n	80065e2 <_dtoa_r+0x63a>
 80065f0:	46c1      	mov	r9, r8
 80065f2:	e03a      	b.n	800666a <_dtoa_r+0x6c2>
 80065f4:	4ba2      	ldr	r3, [pc, #648]	; (8006880 <_dtoa_r+0x8d8>)
 80065f6:	f7f9 ff6f 	bl	80004d8 <__aeabi_dmul>
 80065fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80065fe:	e7bc      	b.n	800657a <_dtoa_r+0x5d2>
 8006600:	9f08      	ldr	r7, [sp, #32]
 8006602:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006606:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800660a:	f7fa f88f 	bl	800072c <__aeabi_ddiv>
 800660e:	f7fa fa13 	bl	8000a38 <__aeabi_d2iz>
 8006612:	4604      	mov	r4, r0
 8006614:	f7f9 fef6 	bl	8000404 <__aeabi_i2d>
 8006618:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800661c:	f7f9 ff5c 	bl	80004d8 <__aeabi_dmul>
 8006620:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006624:	460b      	mov	r3, r1
 8006626:	4602      	mov	r2, r0
 8006628:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800662c:	f7f9 fd9c 	bl	8000168 <__aeabi_dsub>
 8006630:	f807 6b01 	strb.w	r6, [r7], #1
 8006634:	9e08      	ldr	r6, [sp, #32]
 8006636:	9b02      	ldr	r3, [sp, #8]
 8006638:	1bbe      	subs	r6, r7, r6
 800663a:	42b3      	cmp	r3, r6
 800663c:	d13a      	bne.n	80066b4 <_dtoa_r+0x70c>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	f7f9 fd93 	bl	800016c <__adddf3>
 8006646:	4602      	mov	r2, r0
 8006648:	460b      	mov	r3, r1
 800664a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800664e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006652:	f7fa f9d1 	bl	80009f8 <__aeabi_dcmpgt>
 8006656:	bb58      	cbnz	r0, 80066b0 <_dtoa_r+0x708>
 8006658:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800665c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006660:	f7fa f9a2 	bl	80009a8 <__aeabi_dcmpeq>
 8006664:	b108      	cbz	r0, 800666a <_dtoa_r+0x6c2>
 8006666:	07e1      	lsls	r1, r4, #31
 8006668:	d422      	bmi.n	80066b0 <_dtoa_r+0x708>
 800666a:	4628      	mov	r0, r5
 800666c:	4651      	mov	r1, sl
 800666e:	f000 faf5 	bl	8006c5c <_Bfree>
 8006672:	2300      	movs	r3, #0
 8006674:	703b      	strb	r3, [r7, #0]
 8006676:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006678:	f109 0001 	add.w	r0, r9, #1
 800667c:	6018      	str	r0, [r3, #0]
 800667e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006680:	2b00      	cmp	r3, #0
 8006682:	f43f acdf 	beq.w	8006044 <_dtoa_r+0x9c>
 8006686:	601f      	str	r7, [r3, #0]
 8006688:	e4dc      	b.n	8006044 <_dtoa_r+0x9c>
 800668a:	4627      	mov	r7, r4
 800668c:	463b      	mov	r3, r7
 800668e:	461f      	mov	r7, r3
 8006690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006694:	2a39      	cmp	r2, #57	; 0x39
 8006696:	d107      	bne.n	80066a8 <_dtoa_r+0x700>
 8006698:	9a08      	ldr	r2, [sp, #32]
 800669a:	429a      	cmp	r2, r3
 800669c:	d1f7      	bne.n	800668e <_dtoa_r+0x6e6>
 800669e:	2230      	movs	r2, #48	; 0x30
 80066a0:	9908      	ldr	r1, [sp, #32]
 80066a2:	f108 0801 	add.w	r8, r8, #1
 80066a6:	700a      	strb	r2, [r1, #0]
 80066a8:	781a      	ldrb	r2, [r3, #0]
 80066aa:	3201      	adds	r2, #1
 80066ac:	701a      	strb	r2, [r3, #0]
 80066ae:	e79f      	b.n	80065f0 <_dtoa_r+0x648>
 80066b0:	46c8      	mov	r8, r9
 80066b2:	e7eb      	b.n	800668c <_dtoa_r+0x6e4>
 80066b4:	2200      	movs	r2, #0
 80066b6:	4b72      	ldr	r3, [pc, #456]	; (8006880 <_dtoa_r+0x8d8>)
 80066b8:	f7f9 ff0e 	bl	80004d8 <__aeabi_dmul>
 80066bc:	4602      	mov	r2, r0
 80066be:	460b      	mov	r3, r1
 80066c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066c4:	2200      	movs	r2, #0
 80066c6:	2300      	movs	r3, #0
 80066c8:	f7fa f96e 	bl	80009a8 <__aeabi_dcmpeq>
 80066cc:	2800      	cmp	r0, #0
 80066ce:	d098      	beq.n	8006602 <_dtoa_r+0x65a>
 80066d0:	e7cb      	b.n	800666a <_dtoa_r+0x6c2>
 80066d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80066d4:	2a00      	cmp	r2, #0
 80066d6:	f000 80cd 	beq.w	8006874 <_dtoa_r+0x8cc>
 80066da:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80066dc:	2a01      	cmp	r2, #1
 80066de:	f300 80af 	bgt.w	8006840 <_dtoa_r+0x898>
 80066e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80066e4:	2a00      	cmp	r2, #0
 80066e6:	f000 80a7 	beq.w	8006838 <_dtoa_r+0x890>
 80066ea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80066f0:	9f06      	ldr	r7, [sp, #24]
 80066f2:	9a06      	ldr	r2, [sp, #24]
 80066f4:	2101      	movs	r1, #1
 80066f6:	441a      	add	r2, r3
 80066f8:	9206      	str	r2, [sp, #24]
 80066fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066fc:	4628      	mov	r0, r5
 80066fe:	441a      	add	r2, r3
 8006700:	9209      	str	r2, [sp, #36]	; 0x24
 8006702:	f000 fb65 	bl	8006dd0 <__i2b>
 8006706:	4606      	mov	r6, r0
 8006708:	2f00      	cmp	r7, #0
 800670a:	dd0c      	ble.n	8006726 <_dtoa_r+0x77e>
 800670c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670e:	2b00      	cmp	r3, #0
 8006710:	dd09      	ble.n	8006726 <_dtoa_r+0x77e>
 8006712:	42bb      	cmp	r3, r7
 8006714:	bfa8      	it	ge
 8006716:	463b      	movge	r3, r7
 8006718:	9a06      	ldr	r2, [sp, #24]
 800671a:	1aff      	subs	r7, r7, r3
 800671c:	1ad2      	subs	r2, r2, r3
 800671e:	9206      	str	r2, [sp, #24]
 8006720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	9309      	str	r3, [sp, #36]	; 0x24
 8006726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006728:	b1f3      	cbz	r3, 8006768 <_dtoa_r+0x7c0>
 800672a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 80a9 	beq.w	8006884 <_dtoa_r+0x8dc>
 8006732:	2c00      	cmp	r4, #0
 8006734:	dd10      	ble.n	8006758 <_dtoa_r+0x7b0>
 8006736:	4631      	mov	r1, r6
 8006738:	4622      	mov	r2, r4
 800673a:	4628      	mov	r0, r5
 800673c:	f000 fc02 	bl	8006f44 <__pow5mult>
 8006740:	4652      	mov	r2, sl
 8006742:	4601      	mov	r1, r0
 8006744:	4606      	mov	r6, r0
 8006746:	4628      	mov	r0, r5
 8006748:	f000 fb58 	bl	8006dfc <__multiply>
 800674c:	4680      	mov	r8, r0
 800674e:	4651      	mov	r1, sl
 8006750:	4628      	mov	r0, r5
 8006752:	f000 fa83 	bl	8006c5c <_Bfree>
 8006756:	46c2      	mov	sl, r8
 8006758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800675a:	1b1a      	subs	r2, r3, r4
 800675c:	d004      	beq.n	8006768 <_dtoa_r+0x7c0>
 800675e:	4651      	mov	r1, sl
 8006760:	4628      	mov	r0, r5
 8006762:	f000 fbef 	bl	8006f44 <__pow5mult>
 8006766:	4682      	mov	sl, r0
 8006768:	2101      	movs	r1, #1
 800676a:	4628      	mov	r0, r5
 800676c:	f000 fb30 	bl	8006dd0 <__i2b>
 8006770:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006772:	4604      	mov	r4, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	f340 8087 	ble.w	8006888 <_dtoa_r+0x8e0>
 800677a:	461a      	mov	r2, r3
 800677c:	4601      	mov	r1, r0
 800677e:	4628      	mov	r0, r5
 8006780:	f000 fbe0 	bl	8006f44 <__pow5mult>
 8006784:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006786:	4604      	mov	r4, r0
 8006788:	2b01      	cmp	r3, #1
 800678a:	f340 8080 	ble.w	800688e <_dtoa_r+0x8e6>
 800678e:	f04f 0800 	mov.w	r8, #0
 8006792:	6923      	ldr	r3, [r4, #16]
 8006794:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006798:	6918      	ldr	r0, [r3, #16]
 800679a:	f000 facb 	bl	8006d34 <__hi0bits>
 800679e:	f1c0 0020 	rsb	r0, r0, #32
 80067a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067a4:	4418      	add	r0, r3
 80067a6:	f010 001f 	ands.w	r0, r0, #31
 80067aa:	f000 8092 	beq.w	80068d2 <_dtoa_r+0x92a>
 80067ae:	f1c0 0320 	rsb	r3, r0, #32
 80067b2:	2b04      	cmp	r3, #4
 80067b4:	f340 808a 	ble.w	80068cc <_dtoa_r+0x924>
 80067b8:	f1c0 001c 	rsb	r0, r0, #28
 80067bc:	9b06      	ldr	r3, [sp, #24]
 80067be:	4407      	add	r7, r0
 80067c0:	4403      	add	r3, r0
 80067c2:	9306      	str	r3, [sp, #24]
 80067c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067c6:	4403      	add	r3, r0
 80067c8:	9309      	str	r3, [sp, #36]	; 0x24
 80067ca:	9b06      	ldr	r3, [sp, #24]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	dd05      	ble.n	80067dc <_dtoa_r+0x834>
 80067d0:	4651      	mov	r1, sl
 80067d2:	461a      	mov	r2, r3
 80067d4:	4628      	mov	r0, r5
 80067d6:	f000 fc0f 	bl	8006ff8 <__lshift>
 80067da:	4682      	mov	sl, r0
 80067dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067de:	2b00      	cmp	r3, #0
 80067e0:	dd05      	ble.n	80067ee <_dtoa_r+0x846>
 80067e2:	4621      	mov	r1, r4
 80067e4:	461a      	mov	r2, r3
 80067e6:	4628      	mov	r0, r5
 80067e8:	f000 fc06 	bl	8006ff8 <__lshift>
 80067ec:	4604      	mov	r4, r0
 80067ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d070      	beq.n	80068d6 <_dtoa_r+0x92e>
 80067f4:	4621      	mov	r1, r4
 80067f6:	4650      	mov	r0, sl
 80067f8:	f000 fc6a 	bl	80070d0 <__mcmp>
 80067fc:	2800      	cmp	r0, #0
 80067fe:	da6a      	bge.n	80068d6 <_dtoa_r+0x92e>
 8006800:	2300      	movs	r3, #0
 8006802:	4651      	mov	r1, sl
 8006804:	220a      	movs	r2, #10
 8006806:	4628      	mov	r0, r5
 8006808:	f000 fa4a 	bl	8006ca0 <__multadd>
 800680c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800680e:	4682      	mov	sl, r0
 8006810:	f109 39ff 	add.w	r9, r9, #4294967295
 8006814:	2b00      	cmp	r3, #0
 8006816:	f000 8193 	beq.w	8006b40 <_dtoa_r+0xb98>
 800681a:	4631      	mov	r1, r6
 800681c:	2300      	movs	r3, #0
 800681e:	220a      	movs	r2, #10
 8006820:	4628      	mov	r0, r5
 8006822:	f000 fa3d 	bl	8006ca0 <__multadd>
 8006826:	f1bb 0f00 	cmp.w	fp, #0
 800682a:	4606      	mov	r6, r0
 800682c:	f300 8093 	bgt.w	8006956 <_dtoa_r+0x9ae>
 8006830:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006832:	2b02      	cmp	r3, #2
 8006834:	dc57      	bgt.n	80068e6 <_dtoa_r+0x93e>
 8006836:	e08e      	b.n	8006956 <_dtoa_r+0x9ae>
 8006838:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800683a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800683e:	e756      	b.n	80066ee <_dtoa_r+0x746>
 8006840:	9b02      	ldr	r3, [sp, #8]
 8006842:	1e5c      	subs	r4, r3, #1
 8006844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006846:	42a3      	cmp	r3, r4
 8006848:	bfb7      	itett	lt
 800684a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800684c:	1b1c      	subge	r4, r3, r4
 800684e:	1ae2      	sublt	r2, r4, r3
 8006850:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006852:	bfbe      	ittt	lt
 8006854:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006856:	189b      	addlt	r3, r3, r2
 8006858:	930e      	strlt	r3, [sp, #56]	; 0x38
 800685a:	9b02      	ldr	r3, [sp, #8]
 800685c:	bfb8      	it	lt
 800685e:	2400      	movlt	r4, #0
 8006860:	2b00      	cmp	r3, #0
 8006862:	bfbb      	ittet	lt
 8006864:	9b06      	ldrlt	r3, [sp, #24]
 8006866:	9a02      	ldrlt	r2, [sp, #8]
 8006868:	9f06      	ldrge	r7, [sp, #24]
 800686a:	1a9f      	sublt	r7, r3, r2
 800686c:	bfac      	ite	ge
 800686e:	9b02      	ldrge	r3, [sp, #8]
 8006870:	2300      	movlt	r3, #0
 8006872:	e73e      	b.n	80066f2 <_dtoa_r+0x74a>
 8006874:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006876:	9f06      	ldr	r7, [sp, #24]
 8006878:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800687a:	e745      	b.n	8006708 <_dtoa_r+0x760>
 800687c:	3fe00000 	.word	0x3fe00000
 8006880:	40240000 	.word	0x40240000
 8006884:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006886:	e76a      	b.n	800675e <_dtoa_r+0x7b6>
 8006888:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800688a:	2b01      	cmp	r3, #1
 800688c:	dc19      	bgt.n	80068c2 <_dtoa_r+0x91a>
 800688e:	9b04      	ldr	r3, [sp, #16]
 8006890:	b9bb      	cbnz	r3, 80068c2 <_dtoa_r+0x91a>
 8006892:	9b05      	ldr	r3, [sp, #20]
 8006894:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006898:	b99b      	cbnz	r3, 80068c2 <_dtoa_r+0x91a>
 800689a:	9b05      	ldr	r3, [sp, #20]
 800689c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068a0:	0d1b      	lsrs	r3, r3, #20
 80068a2:	051b      	lsls	r3, r3, #20
 80068a4:	b183      	cbz	r3, 80068c8 <_dtoa_r+0x920>
 80068a6:	f04f 0801 	mov.w	r8, #1
 80068aa:	9b06      	ldr	r3, [sp, #24]
 80068ac:	3301      	adds	r3, #1
 80068ae:	9306      	str	r3, [sp, #24]
 80068b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b2:	3301      	adds	r3, #1
 80068b4:	9309      	str	r3, [sp, #36]	; 0x24
 80068b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f47f af6a 	bne.w	8006792 <_dtoa_r+0x7ea>
 80068be:	2001      	movs	r0, #1
 80068c0:	e76f      	b.n	80067a2 <_dtoa_r+0x7fa>
 80068c2:	f04f 0800 	mov.w	r8, #0
 80068c6:	e7f6      	b.n	80068b6 <_dtoa_r+0x90e>
 80068c8:	4698      	mov	r8, r3
 80068ca:	e7f4      	b.n	80068b6 <_dtoa_r+0x90e>
 80068cc:	f43f af7d 	beq.w	80067ca <_dtoa_r+0x822>
 80068d0:	4618      	mov	r0, r3
 80068d2:	301c      	adds	r0, #28
 80068d4:	e772      	b.n	80067bc <_dtoa_r+0x814>
 80068d6:	9b02      	ldr	r3, [sp, #8]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	dc36      	bgt.n	800694a <_dtoa_r+0x9a2>
 80068dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068de:	2b02      	cmp	r3, #2
 80068e0:	dd33      	ble.n	800694a <_dtoa_r+0x9a2>
 80068e2:	f8dd b008 	ldr.w	fp, [sp, #8]
 80068e6:	f1bb 0f00 	cmp.w	fp, #0
 80068ea:	d10d      	bne.n	8006908 <_dtoa_r+0x960>
 80068ec:	4621      	mov	r1, r4
 80068ee:	465b      	mov	r3, fp
 80068f0:	2205      	movs	r2, #5
 80068f2:	4628      	mov	r0, r5
 80068f4:	f000 f9d4 	bl	8006ca0 <__multadd>
 80068f8:	4601      	mov	r1, r0
 80068fa:	4604      	mov	r4, r0
 80068fc:	4650      	mov	r0, sl
 80068fe:	f000 fbe7 	bl	80070d0 <__mcmp>
 8006902:	2800      	cmp	r0, #0
 8006904:	f73f adb6 	bgt.w	8006474 <_dtoa_r+0x4cc>
 8006908:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800690a:	9f08      	ldr	r7, [sp, #32]
 800690c:	ea6f 0903 	mvn.w	r9, r3
 8006910:	f04f 0800 	mov.w	r8, #0
 8006914:	4621      	mov	r1, r4
 8006916:	4628      	mov	r0, r5
 8006918:	f000 f9a0 	bl	8006c5c <_Bfree>
 800691c:	2e00      	cmp	r6, #0
 800691e:	f43f aea4 	beq.w	800666a <_dtoa_r+0x6c2>
 8006922:	f1b8 0f00 	cmp.w	r8, #0
 8006926:	d005      	beq.n	8006934 <_dtoa_r+0x98c>
 8006928:	45b0      	cmp	r8, r6
 800692a:	d003      	beq.n	8006934 <_dtoa_r+0x98c>
 800692c:	4641      	mov	r1, r8
 800692e:	4628      	mov	r0, r5
 8006930:	f000 f994 	bl	8006c5c <_Bfree>
 8006934:	4631      	mov	r1, r6
 8006936:	4628      	mov	r0, r5
 8006938:	f000 f990 	bl	8006c5c <_Bfree>
 800693c:	e695      	b.n	800666a <_dtoa_r+0x6c2>
 800693e:	2400      	movs	r4, #0
 8006940:	4626      	mov	r6, r4
 8006942:	e7e1      	b.n	8006908 <_dtoa_r+0x960>
 8006944:	46c1      	mov	r9, r8
 8006946:	4626      	mov	r6, r4
 8006948:	e594      	b.n	8006474 <_dtoa_r+0x4cc>
 800694a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800694c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006950:	2b00      	cmp	r3, #0
 8006952:	f000 80fc 	beq.w	8006b4e <_dtoa_r+0xba6>
 8006956:	2f00      	cmp	r7, #0
 8006958:	dd05      	ble.n	8006966 <_dtoa_r+0x9be>
 800695a:	4631      	mov	r1, r6
 800695c:	463a      	mov	r2, r7
 800695e:	4628      	mov	r0, r5
 8006960:	f000 fb4a 	bl	8006ff8 <__lshift>
 8006964:	4606      	mov	r6, r0
 8006966:	f1b8 0f00 	cmp.w	r8, #0
 800696a:	d05c      	beq.n	8006a26 <_dtoa_r+0xa7e>
 800696c:	4628      	mov	r0, r5
 800696e:	6871      	ldr	r1, [r6, #4]
 8006970:	f000 f934 	bl	8006bdc <_Balloc>
 8006974:	4607      	mov	r7, r0
 8006976:	b928      	cbnz	r0, 8006984 <_dtoa_r+0x9dc>
 8006978:	4602      	mov	r2, r0
 800697a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800697e:	4b7e      	ldr	r3, [pc, #504]	; (8006b78 <_dtoa_r+0xbd0>)
 8006980:	f7ff bb26 	b.w	8005fd0 <_dtoa_r+0x28>
 8006984:	6932      	ldr	r2, [r6, #16]
 8006986:	f106 010c 	add.w	r1, r6, #12
 800698a:	3202      	adds	r2, #2
 800698c:	0092      	lsls	r2, r2, #2
 800698e:	300c      	adds	r0, #12
 8006990:	f000 f90a 	bl	8006ba8 <memcpy>
 8006994:	2201      	movs	r2, #1
 8006996:	4639      	mov	r1, r7
 8006998:	4628      	mov	r0, r5
 800699a:	f000 fb2d 	bl	8006ff8 <__lshift>
 800699e:	46b0      	mov	r8, r6
 80069a0:	4606      	mov	r6, r0
 80069a2:	9b08      	ldr	r3, [sp, #32]
 80069a4:	3301      	adds	r3, #1
 80069a6:	9302      	str	r3, [sp, #8]
 80069a8:	9b08      	ldr	r3, [sp, #32]
 80069aa:	445b      	add	r3, fp
 80069ac:	930a      	str	r3, [sp, #40]	; 0x28
 80069ae:	9b04      	ldr	r3, [sp, #16]
 80069b0:	f003 0301 	and.w	r3, r3, #1
 80069b4:	9309      	str	r3, [sp, #36]	; 0x24
 80069b6:	9b02      	ldr	r3, [sp, #8]
 80069b8:	4621      	mov	r1, r4
 80069ba:	4650      	mov	r0, sl
 80069bc:	f103 3bff 	add.w	fp, r3, #4294967295
 80069c0:	f7ff fa62 	bl	8005e88 <quorem>
 80069c4:	4603      	mov	r3, r0
 80069c6:	4641      	mov	r1, r8
 80069c8:	3330      	adds	r3, #48	; 0x30
 80069ca:	9004      	str	r0, [sp, #16]
 80069cc:	4650      	mov	r0, sl
 80069ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80069d0:	f000 fb7e 	bl	80070d0 <__mcmp>
 80069d4:	4632      	mov	r2, r6
 80069d6:	9006      	str	r0, [sp, #24]
 80069d8:	4621      	mov	r1, r4
 80069da:	4628      	mov	r0, r5
 80069dc:	f000 fb94 	bl	8007108 <__mdiff>
 80069e0:	68c2      	ldr	r2, [r0, #12]
 80069e2:	4607      	mov	r7, r0
 80069e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069e6:	bb02      	cbnz	r2, 8006a2a <_dtoa_r+0xa82>
 80069e8:	4601      	mov	r1, r0
 80069ea:	4650      	mov	r0, sl
 80069ec:	f000 fb70 	bl	80070d0 <__mcmp>
 80069f0:	4602      	mov	r2, r0
 80069f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069f4:	4639      	mov	r1, r7
 80069f6:	4628      	mov	r0, r5
 80069f8:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80069fc:	f000 f92e 	bl	8006c5c <_Bfree>
 8006a00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a04:	9f02      	ldr	r7, [sp, #8]
 8006a06:	ea43 0102 	orr.w	r1, r3, r2
 8006a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a0c:	430b      	orrs	r3, r1
 8006a0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a10:	d10d      	bne.n	8006a2e <_dtoa_r+0xa86>
 8006a12:	2b39      	cmp	r3, #57	; 0x39
 8006a14:	d027      	beq.n	8006a66 <_dtoa_r+0xabe>
 8006a16:	9a06      	ldr	r2, [sp, #24]
 8006a18:	2a00      	cmp	r2, #0
 8006a1a:	dd01      	ble.n	8006a20 <_dtoa_r+0xa78>
 8006a1c:	9b04      	ldr	r3, [sp, #16]
 8006a1e:	3331      	adds	r3, #49	; 0x31
 8006a20:	f88b 3000 	strb.w	r3, [fp]
 8006a24:	e776      	b.n	8006914 <_dtoa_r+0x96c>
 8006a26:	4630      	mov	r0, r6
 8006a28:	e7b9      	b.n	800699e <_dtoa_r+0x9f6>
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	e7e2      	b.n	80069f4 <_dtoa_r+0xa4c>
 8006a2e:	9906      	ldr	r1, [sp, #24]
 8006a30:	2900      	cmp	r1, #0
 8006a32:	db04      	blt.n	8006a3e <_dtoa_r+0xa96>
 8006a34:	9822      	ldr	r0, [sp, #136]	; 0x88
 8006a36:	4301      	orrs	r1, r0
 8006a38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a3a:	4301      	orrs	r1, r0
 8006a3c:	d120      	bne.n	8006a80 <_dtoa_r+0xad8>
 8006a3e:	2a00      	cmp	r2, #0
 8006a40:	ddee      	ble.n	8006a20 <_dtoa_r+0xa78>
 8006a42:	4651      	mov	r1, sl
 8006a44:	2201      	movs	r2, #1
 8006a46:	4628      	mov	r0, r5
 8006a48:	9302      	str	r3, [sp, #8]
 8006a4a:	f000 fad5 	bl	8006ff8 <__lshift>
 8006a4e:	4621      	mov	r1, r4
 8006a50:	4682      	mov	sl, r0
 8006a52:	f000 fb3d 	bl	80070d0 <__mcmp>
 8006a56:	2800      	cmp	r0, #0
 8006a58:	9b02      	ldr	r3, [sp, #8]
 8006a5a:	dc02      	bgt.n	8006a62 <_dtoa_r+0xaba>
 8006a5c:	d1e0      	bne.n	8006a20 <_dtoa_r+0xa78>
 8006a5e:	07da      	lsls	r2, r3, #31
 8006a60:	d5de      	bpl.n	8006a20 <_dtoa_r+0xa78>
 8006a62:	2b39      	cmp	r3, #57	; 0x39
 8006a64:	d1da      	bne.n	8006a1c <_dtoa_r+0xa74>
 8006a66:	2339      	movs	r3, #57	; 0x39
 8006a68:	f88b 3000 	strb.w	r3, [fp]
 8006a6c:	463b      	mov	r3, r7
 8006a6e:	461f      	mov	r7, r3
 8006a70:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006a74:	3b01      	subs	r3, #1
 8006a76:	2a39      	cmp	r2, #57	; 0x39
 8006a78:	d050      	beq.n	8006b1c <_dtoa_r+0xb74>
 8006a7a:	3201      	adds	r2, #1
 8006a7c:	701a      	strb	r2, [r3, #0]
 8006a7e:	e749      	b.n	8006914 <_dtoa_r+0x96c>
 8006a80:	2a00      	cmp	r2, #0
 8006a82:	dd03      	ble.n	8006a8c <_dtoa_r+0xae4>
 8006a84:	2b39      	cmp	r3, #57	; 0x39
 8006a86:	d0ee      	beq.n	8006a66 <_dtoa_r+0xabe>
 8006a88:	3301      	adds	r3, #1
 8006a8a:	e7c9      	b.n	8006a20 <_dtoa_r+0xa78>
 8006a8c:	9a02      	ldr	r2, [sp, #8]
 8006a8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006a90:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006a94:	428a      	cmp	r2, r1
 8006a96:	d02a      	beq.n	8006aee <_dtoa_r+0xb46>
 8006a98:	4651      	mov	r1, sl
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	220a      	movs	r2, #10
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	f000 f8fe 	bl	8006ca0 <__multadd>
 8006aa4:	45b0      	cmp	r8, r6
 8006aa6:	4682      	mov	sl, r0
 8006aa8:	f04f 0300 	mov.w	r3, #0
 8006aac:	f04f 020a 	mov.w	r2, #10
 8006ab0:	4641      	mov	r1, r8
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	d107      	bne.n	8006ac6 <_dtoa_r+0xb1e>
 8006ab6:	f000 f8f3 	bl	8006ca0 <__multadd>
 8006aba:	4680      	mov	r8, r0
 8006abc:	4606      	mov	r6, r0
 8006abe:	9b02      	ldr	r3, [sp, #8]
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	9302      	str	r3, [sp, #8]
 8006ac4:	e777      	b.n	80069b6 <_dtoa_r+0xa0e>
 8006ac6:	f000 f8eb 	bl	8006ca0 <__multadd>
 8006aca:	4631      	mov	r1, r6
 8006acc:	4680      	mov	r8, r0
 8006ace:	2300      	movs	r3, #0
 8006ad0:	220a      	movs	r2, #10
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	f000 f8e4 	bl	8006ca0 <__multadd>
 8006ad8:	4606      	mov	r6, r0
 8006ada:	e7f0      	b.n	8006abe <_dtoa_r+0xb16>
 8006adc:	f1bb 0f00 	cmp.w	fp, #0
 8006ae0:	bfcc      	ite	gt
 8006ae2:	465f      	movgt	r7, fp
 8006ae4:	2701      	movle	r7, #1
 8006ae6:	f04f 0800 	mov.w	r8, #0
 8006aea:	9a08      	ldr	r2, [sp, #32]
 8006aec:	4417      	add	r7, r2
 8006aee:	4651      	mov	r1, sl
 8006af0:	2201      	movs	r2, #1
 8006af2:	4628      	mov	r0, r5
 8006af4:	9302      	str	r3, [sp, #8]
 8006af6:	f000 fa7f 	bl	8006ff8 <__lshift>
 8006afa:	4621      	mov	r1, r4
 8006afc:	4682      	mov	sl, r0
 8006afe:	f000 fae7 	bl	80070d0 <__mcmp>
 8006b02:	2800      	cmp	r0, #0
 8006b04:	dcb2      	bgt.n	8006a6c <_dtoa_r+0xac4>
 8006b06:	d102      	bne.n	8006b0e <_dtoa_r+0xb66>
 8006b08:	9b02      	ldr	r3, [sp, #8]
 8006b0a:	07db      	lsls	r3, r3, #31
 8006b0c:	d4ae      	bmi.n	8006a6c <_dtoa_r+0xac4>
 8006b0e:	463b      	mov	r3, r7
 8006b10:	461f      	mov	r7, r3
 8006b12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b16:	2a30      	cmp	r2, #48	; 0x30
 8006b18:	d0fa      	beq.n	8006b10 <_dtoa_r+0xb68>
 8006b1a:	e6fb      	b.n	8006914 <_dtoa_r+0x96c>
 8006b1c:	9a08      	ldr	r2, [sp, #32]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d1a5      	bne.n	8006a6e <_dtoa_r+0xac6>
 8006b22:	2331      	movs	r3, #49	; 0x31
 8006b24:	f109 0901 	add.w	r9, r9, #1
 8006b28:	7013      	strb	r3, [r2, #0]
 8006b2a:	e6f3      	b.n	8006914 <_dtoa_r+0x96c>
 8006b2c:	4b13      	ldr	r3, [pc, #76]	; (8006b7c <_dtoa_r+0xbd4>)
 8006b2e:	f7ff baa7 	b.w	8006080 <_dtoa_r+0xd8>
 8006b32:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f47f aa80 	bne.w	800603a <_dtoa_r+0x92>
 8006b3a:	4b11      	ldr	r3, [pc, #68]	; (8006b80 <_dtoa_r+0xbd8>)
 8006b3c:	f7ff baa0 	b.w	8006080 <_dtoa_r+0xd8>
 8006b40:	f1bb 0f00 	cmp.w	fp, #0
 8006b44:	dc03      	bgt.n	8006b4e <_dtoa_r+0xba6>
 8006b46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	f73f aecc 	bgt.w	80068e6 <_dtoa_r+0x93e>
 8006b4e:	9f08      	ldr	r7, [sp, #32]
 8006b50:	4621      	mov	r1, r4
 8006b52:	4650      	mov	r0, sl
 8006b54:	f7ff f998 	bl	8005e88 <quorem>
 8006b58:	9a08      	ldr	r2, [sp, #32]
 8006b5a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006b5e:	f807 3b01 	strb.w	r3, [r7], #1
 8006b62:	1aba      	subs	r2, r7, r2
 8006b64:	4593      	cmp	fp, r2
 8006b66:	ddb9      	ble.n	8006adc <_dtoa_r+0xb34>
 8006b68:	4651      	mov	r1, sl
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	220a      	movs	r2, #10
 8006b6e:	4628      	mov	r0, r5
 8006b70:	f000 f896 	bl	8006ca0 <__multadd>
 8006b74:	4682      	mov	sl, r0
 8006b76:	e7eb      	b.n	8006b50 <_dtoa_r+0xba8>
 8006b78:	0800828b 	.word	0x0800828b
 8006b7c:	080081e4 	.word	0x080081e4
 8006b80:	08008208 	.word	0x08008208

08006b84 <_localeconv_r>:
 8006b84:	4800      	ldr	r0, [pc, #0]	; (8006b88 <_localeconv_r+0x4>)
 8006b86:	4770      	bx	lr
 8006b88:	20000168 	.word	0x20000168

08006b8c <memchr>:
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	b510      	push	{r4, lr}
 8006b90:	b2c9      	uxtb	r1, r1
 8006b92:	4402      	add	r2, r0
 8006b94:	4293      	cmp	r3, r2
 8006b96:	4618      	mov	r0, r3
 8006b98:	d101      	bne.n	8006b9e <memchr+0x12>
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	e003      	b.n	8006ba6 <memchr+0x1a>
 8006b9e:	7804      	ldrb	r4, [r0, #0]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	428c      	cmp	r4, r1
 8006ba4:	d1f6      	bne.n	8006b94 <memchr+0x8>
 8006ba6:	bd10      	pop	{r4, pc}

08006ba8 <memcpy>:
 8006ba8:	440a      	add	r2, r1
 8006baa:	4291      	cmp	r1, r2
 8006bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bb0:	d100      	bne.n	8006bb4 <memcpy+0xc>
 8006bb2:	4770      	bx	lr
 8006bb4:	b510      	push	{r4, lr}
 8006bb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bba:	4291      	cmp	r1, r2
 8006bbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bc0:	d1f9      	bne.n	8006bb6 <memcpy+0xe>
 8006bc2:	bd10      	pop	{r4, pc}

08006bc4 <__malloc_lock>:
 8006bc4:	4801      	ldr	r0, [pc, #4]	; (8006bcc <__malloc_lock+0x8>)
 8006bc6:	f000 bd26 	b.w	8007616 <__retarget_lock_acquire_recursive>
 8006bca:	bf00      	nop
 8006bcc:	2000037c 	.word	0x2000037c

08006bd0 <__malloc_unlock>:
 8006bd0:	4801      	ldr	r0, [pc, #4]	; (8006bd8 <__malloc_unlock+0x8>)
 8006bd2:	f000 bd21 	b.w	8007618 <__retarget_lock_release_recursive>
 8006bd6:	bf00      	nop
 8006bd8:	2000037c 	.word	0x2000037c

08006bdc <_Balloc>:
 8006bdc:	b570      	push	{r4, r5, r6, lr}
 8006bde:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006be0:	4604      	mov	r4, r0
 8006be2:	460d      	mov	r5, r1
 8006be4:	b976      	cbnz	r6, 8006c04 <_Balloc+0x28>
 8006be6:	2010      	movs	r0, #16
 8006be8:	f7fe fc00 	bl	80053ec <malloc>
 8006bec:	4602      	mov	r2, r0
 8006bee:	6260      	str	r0, [r4, #36]	; 0x24
 8006bf0:	b920      	cbnz	r0, 8006bfc <_Balloc+0x20>
 8006bf2:	2166      	movs	r1, #102	; 0x66
 8006bf4:	4b17      	ldr	r3, [pc, #92]	; (8006c54 <_Balloc+0x78>)
 8006bf6:	4818      	ldr	r0, [pc, #96]	; (8006c58 <_Balloc+0x7c>)
 8006bf8:	f000 fcdc 	bl	80075b4 <__assert_func>
 8006bfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c00:	6006      	str	r6, [r0, #0]
 8006c02:	60c6      	str	r6, [r0, #12]
 8006c04:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006c06:	68f3      	ldr	r3, [r6, #12]
 8006c08:	b183      	cbz	r3, 8006c2c <_Balloc+0x50>
 8006c0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c12:	b9b8      	cbnz	r0, 8006c44 <_Balloc+0x68>
 8006c14:	2101      	movs	r1, #1
 8006c16:	fa01 f605 	lsl.w	r6, r1, r5
 8006c1a:	1d72      	adds	r2, r6, #5
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	0092      	lsls	r2, r2, #2
 8006c20:	f000 fb5e 	bl	80072e0 <_calloc_r>
 8006c24:	b160      	cbz	r0, 8006c40 <_Balloc+0x64>
 8006c26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c2a:	e00e      	b.n	8006c4a <_Balloc+0x6e>
 8006c2c:	2221      	movs	r2, #33	; 0x21
 8006c2e:	2104      	movs	r1, #4
 8006c30:	4620      	mov	r0, r4
 8006c32:	f000 fb55 	bl	80072e0 <_calloc_r>
 8006c36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c38:	60f0      	str	r0, [r6, #12]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e4      	bne.n	8006c0a <_Balloc+0x2e>
 8006c40:	2000      	movs	r0, #0
 8006c42:	bd70      	pop	{r4, r5, r6, pc}
 8006c44:	6802      	ldr	r2, [r0, #0]
 8006c46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c50:	e7f7      	b.n	8006c42 <_Balloc+0x66>
 8006c52:	bf00      	nop
 8006c54:	08008215 	.word	0x08008215
 8006c58:	0800829c 	.word	0x0800829c

08006c5c <_Bfree>:
 8006c5c:	b570      	push	{r4, r5, r6, lr}
 8006c5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006c60:	4605      	mov	r5, r0
 8006c62:	460c      	mov	r4, r1
 8006c64:	b976      	cbnz	r6, 8006c84 <_Bfree+0x28>
 8006c66:	2010      	movs	r0, #16
 8006c68:	f7fe fbc0 	bl	80053ec <malloc>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	6268      	str	r0, [r5, #36]	; 0x24
 8006c70:	b920      	cbnz	r0, 8006c7c <_Bfree+0x20>
 8006c72:	218a      	movs	r1, #138	; 0x8a
 8006c74:	4b08      	ldr	r3, [pc, #32]	; (8006c98 <_Bfree+0x3c>)
 8006c76:	4809      	ldr	r0, [pc, #36]	; (8006c9c <_Bfree+0x40>)
 8006c78:	f000 fc9c 	bl	80075b4 <__assert_func>
 8006c7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c80:	6006      	str	r6, [r0, #0]
 8006c82:	60c6      	str	r6, [r0, #12]
 8006c84:	b13c      	cbz	r4, 8006c96 <_Bfree+0x3a>
 8006c86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006c88:	6862      	ldr	r2, [r4, #4]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c90:	6021      	str	r1, [r4, #0]
 8006c92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c96:	bd70      	pop	{r4, r5, r6, pc}
 8006c98:	08008215 	.word	0x08008215
 8006c9c:	0800829c 	.word	0x0800829c

08006ca0 <__multadd>:
 8006ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca4:	4698      	mov	r8, r3
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	2300      	movs	r3, #0
 8006caa:	690e      	ldr	r6, [r1, #16]
 8006cac:	4607      	mov	r7, r0
 8006cae:	f101 0014 	add.w	r0, r1, #20
 8006cb2:	6805      	ldr	r5, [r0, #0]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	b2a9      	uxth	r1, r5
 8006cb8:	fb02 8101 	mla	r1, r2, r1, r8
 8006cbc:	0c2d      	lsrs	r5, r5, #16
 8006cbe:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006cc2:	fb02 c505 	mla	r5, r2, r5, ip
 8006cc6:	b289      	uxth	r1, r1
 8006cc8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006ccc:	429e      	cmp	r6, r3
 8006cce:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006cd2:	f840 1b04 	str.w	r1, [r0], #4
 8006cd6:	dcec      	bgt.n	8006cb2 <__multadd+0x12>
 8006cd8:	f1b8 0f00 	cmp.w	r8, #0
 8006cdc:	d022      	beq.n	8006d24 <__multadd+0x84>
 8006cde:	68a3      	ldr	r3, [r4, #8]
 8006ce0:	42b3      	cmp	r3, r6
 8006ce2:	dc19      	bgt.n	8006d18 <__multadd+0x78>
 8006ce4:	6861      	ldr	r1, [r4, #4]
 8006ce6:	4638      	mov	r0, r7
 8006ce8:	3101      	adds	r1, #1
 8006cea:	f7ff ff77 	bl	8006bdc <_Balloc>
 8006cee:	4605      	mov	r5, r0
 8006cf0:	b928      	cbnz	r0, 8006cfe <__multadd+0x5e>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	21b5      	movs	r1, #181	; 0xb5
 8006cf6:	4b0d      	ldr	r3, [pc, #52]	; (8006d2c <__multadd+0x8c>)
 8006cf8:	480d      	ldr	r0, [pc, #52]	; (8006d30 <__multadd+0x90>)
 8006cfa:	f000 fc5b 	bl	80075b4 <__assert_func>
 8006cfe:	6922      	ldr	r2, [r4, #16]
 8006d00:	f104 010c 	add.w	r1, r4, #12
 8006d04:	3202      	adds	r2, #2
 8006d06:	0092      	lsls	r2, r2, #2
 8006d08:	300c      	adds	r0, #12
 8006d0a:	f7ff ff4d 	bl	8006ba8 <memcpy>
 8006d0e:	4621      	mov	r1, r4
 8006d10:	4638      	mov	r0, r7
 8006d12:	f7ff ffa3 	bl	8006c5c <_Bfree>
 8006d16:	462c      	mov	r4, r5
 8006d18:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006d1c:	3601      	adds	r6, #1
 8006d1e:	f8c3 8014 	str.w	r8, [r3, #20]
 8006d22:	6126      	str	r6, [r4, #16]
 8006d24:	4620      	mov	r0, r4
 8006d26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d2a:	bf00      	nop
 8006d2c:	0800828b 	.word	0x0800828b
 8006d30:	0800829c 	.word	0x0800829c

08006d34 <__hi0bits>:
 8006d34:	0c02      	lsrs	r2, r0, #16
 8006d36:	0412      	lsls	r2, r2, #16
 8006d38:	4603      	mov	r3, r0
 8006d3a:	b9ca      	cbnz	r2, 8006d70 <__hi0bits+0x3c>
 8006d3c:	0403      	lsls	r3, r0, #16
 8006d3e:	2010      	movs	r0, #16
 8006d40:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006d44:	bf04      	itt	eq
 8006d46:	021b      	lsleq	r3, r3, #8
 8006d48:	3008      	addeq	r0, #8
 8006d4a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006d4e:	bf04      	itt	eq
 8006d50:	011b      	lsleq	r3, r3, #4
 8006d52:	3004      	addeq	r0, #4
 8006d54:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006d58:	bf04      	itt	eq
 8006d5a:	009b      	lsleq	r3, r3, #2
 8006d5c:	3002      	addeq	r0, #2
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	db05      	blt.n	8006d6e <__hi0bits+0x3a>
 8006d62:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006d66:	f100 0001 	add.w	r0, r0, #1
 8006d6a:	bf08      	it	eq
 8006d6c:	2020      	moveq	r0, #32
 8006d6e:	4770      	bx	lr
 8006d70:	2000      	movs	r0, #0
 8006d72:	e7e5      	b.n	8006d40 <__hi0bits+0xc>

08006d74 <__lo0bits>:
 8006d74:	6803      	ldr	r3, [r0, #0]
 8006d76:	4602      	mov	r2, r0
 8006d78:	f013 0007 	ands.w	r0, r3, #7
 8006d7c:	d00b      	beq.n	8006d96 <__lo0bits+0x22>
 8006d7e:	07d9      	lsls	r1, r3, #31
 8006d80:	d422      	bmi.n	8006dc8 <__lo0bits+0x54>
 8006d82:	0798      	lsls	r0, r3, #30
 8006d84:	bf49      	itett	mi
 8006d86:	085b      	lsrmi	r3, r3, #1
 8006d88:	089b      	lsrpl	r3, r3, #2
 8006d8a:	2001      	movmi	r0, #1
 8006d8c:	6013      	strmi	r3, [r2, #0]
 8006d8e:	bf5c      	itt	pl
 8006d90:	2002      	movpl	r0, #2
 8006d92:	6013      	strpl	r3, [r2, #0]
 8006d94:	4770      	bx	lr
 8006d96:	b299      	uxth	r1, r3
 8006d98:	b909      	cbnz	r1, 8006d9e <__lo0bits+0x2a>
 8006d9a:	2010      	movs	r0, #16
 8006d9c:	0c1b      	lsrs	r3, r3, #16
 8006d9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006da2:	bf04      	itt	eq
 8006da4:	0a1b      	lsreq	r3, r3, #8
 8006da6:	3008      	addeq	r0, #8
 8006da8:	0719      	lsls	r1, r3, #28
 8006daa:	bf04      	itt	eq
 8006dac:	091b      	lsreq	r3, r3, #4
 8006dae:	3004      	addeq	r0, #4
 8006db0:	0799      	lsls	r1, r3, #30
 8006db2:	bf04      	itt	eq
 8006db4:	089b      	lsreq	r3, r3, #2
 8006db6:	3002      	addeq	r0, #2
 8006db8:	07d9      	lsls	r1, r3, #31
 8006dba:	d403      	bmi.n	8006dc4 <__lo0bits+0x50>
 8006dbc:	085b      	lsrs	r3, r3, #1
 8006dbe:	f100 0001 	add.w	r0, r0, #1
 8006dc2:	d003      	beq.n	8006dcc <__lo0bits+0x58>
 8006dc4:	6013      	str	r3, [r2, #0]
 8006dc6:	4770      	bx	lr
 8006dc8:	2000      	movs	r0, #0
 8006dca:	4770      	bx	lr
 8006dcc:	2020      	movs	r0, #32
 8006dce:	4770      	bx	lr

08006dd0 <__i2b>:
 8006dd0:	b510      	push	{r4, lr}
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	2101      	movs	r1, #1
 8006dd6:	f7ff ff01 	bl	8006bdc <_Balloc>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	b928      	cbnz	r0, 8006dea <__i2b+0x1a>
 8006dde:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006de2:	4b04      	ldr	r3, [pc, #16]	; (8006df4 <__i2b+0x24>)
 8006de4:	4804      	ldr	r0, [pc, #16]	; (8006df8 <__i2b+0x28>)
 8006de6:	f000 fbe5 	bl	80075b4 <__assert_func>
 8006dea:	2301      	movs	r3, #1
 8006dec:	6144      	str	r4, [r0, #20]
 8006dee:	6103      	str	r3, [r0, #16]
 8006df0:	bd10      	pop	{r4, pc}
 8006df2:	bf00      	nop
 8006df4:	0800828b 	.word	0x0800828b
 8006df8:	0800829c 	.word	0x0800829c

08006dfc <__multiply>:
 8006dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e00:	4614      	mov	r4, r2
 8006e02:	690a      	ldr	r2, [r1, #16]
 8006e04:	6923      	ldr	r3, [r4, #16]
 8006e06:	460d      	mov	r5, r1
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	bfbe      	ittt	lt
 8006e0c:	460b      	movlt	r3, r1
 8006e0e:	4625      	movlt	r5, r4
 8006e10:	461c      	movlt	r4, r3
 8006e12:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006e16:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006e1a:	68ab      	ldr	r3, [r5, #8]
 8006e1c:	6869      	ldr	r1, [r5, #4]
 8006e1e:	eb0a 0709 	add.w	r7, sl, r9
 8006e22:	42bb      	cmp	r3, r7
 8006e24:	b085      	sub	sp, #20
 8006e26:	bfb8      	it	lt
 8006e28:	3101      	addlt	r1, #1
 8006e2a:	f7ff fed7 	bl	8006bdc <_Balloc>
 8006e2e:	b930      	cbnz	r0, 8006e3e <__multiply+0x42>
 8006e30:	4602      	mov	r2, r0
 8006e32:	f240 115d 	movw	r1, #349	; 0x15d
 8006e36:	4b41      	ldr	r3, [pc, #260]	; (8006f3c <__multiply+0x140>)
 8006e38:	4841      	ldr	r0, [pc, #260]	; (8006f40 <__multiply+0x144>)
 8006e3a:	f000 fbbb 	bl	80075b4 <__assert_func>
 8006e3e:	f100 0614 	add.w	r6, r0, #20
 8006e42:	4633      	mov	r3, r6
 8006e44:	2200      	movs	r2, #0
 8006e46:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006e4a:	4543      	cmp	r3, r8
 8006e4c:	d31e      	bcc.n	8006e8c <__multiply+0x90>
 8006e4e:	f105 0c14 	add.w	ip, r5, #20
 8006e52:	f104 0314 	add.w	r3, r4, #20
 8006e56:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006e5a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006e5e:	9202      	str	r2, [sp, #8]
 8006e60:	ebac 0205 	sub.w	r2, ip, r5
 8006e64:	3a15      	subs	r2, #21
 8006e66:	f022 0203 	bic.w	r2, r2, #3
 8006e6a:	3204      	adds	r2, #4
 8006e6c:	f105 0115 	add.w	r1, r5, #21
 8006e70:	458c      	cmp	ip, r1
 8006e72:	bf38      	it	cc
 8006e74:	2204      	movcc	r2, #4
 8006e76:	9201      	str	r2, [sp, #4]
 8006e78:	9a02      	ldr	r2, [sp, #8]
 8006e7a:	9303      	str	r3, [sp, #12]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d808      	bhi.n	8006e92 <__multiply+0x96>
 8006e80:	2f00      	cmp	r7, #0
 8006e82:	dc55      	bgt.n	8006f30 <__multiply+0x134>
 8006e84:	6107      	str	r7, [r0, #16]
 8006e86:	b005      	add	sp, #20
 8006e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e8c:	f843 2b04 	str.w	r2, [r3], #4
 8006e90:	e7db      	b.n	8006e4a <__multiply+0x4e>
 8006e92:	f8b3 a000 	ldrh.w	sl, [r3]
 8006e96:	f1ba 0f00 	cmp.w	sl, #0
 8006e9a:	d020      	beq.n	8006ede <__multiply+0xe2>
 8006e9c:	46b1      	mov	r9, r6
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f105 0e14 	add.w	lr, r5, #20
 8006ea4:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006ea8:	f8d9 b000 	ldr.w	fp, [r9]
 8006eac:	b2a1      	uxth	r1, r4
 8006eae:	fa1f fb8b 	uxth.w	fp, fp
 8006eb2:	fb0a b101 	mla	r1, sl, r1, fp
 8006eb6:	4411      	add	r1, r2
 8006eb8:	f8d9 2000 	ldr.w	r2, [r9]
 8006ebc:	0c24      	lsrs	r4, r4, #16
 8006ebe:	0c12      	lsrs	r2, r2, #16
 8006ec0:	fb0a 2404 	mla	r4, sl, r4, r2
 8006ec4:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006ec8:	b289      	uxth	r1, r1
 8006eca:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006ece:	45f4      	cmp	ip, lr
 8006ed0:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006ed4:	f849 1b04 	str.w	r1, [r9], #4
 8006ed8:	d8e4      	bhi.n	8006ea4 <__multiply+0xa8>
 8006eda:	9901      	ldr	r1, [sp, #4]
 8006edc:	5072      	str	r2, [r6, r1]
 8006ede:	9a03      	ldr	r2, [sp, #12]
 8006ee0:	3304      	adds	r3, #4
 8006ee2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006ee6:	f1b9 0f00 	cmp.w	r9, #0
 8006eea:	d01f      	beq.n	8006f2c <__multiply+0x130>
 8006eec:	46b6      	mov	lr, r6
 8006eee:	f04f 0a00 	mov.w	sl, #0
 8006ef2:	6834      	ldr	r4, [r6, #0]
 8006ef4:	f105 0114 	add.w	r1, r5, #20
 8006ef8:	880a      	ldrh	r2, [r1, #0]
 8006efa:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006efe:	b2a4      	uxth	r4, r4
 8006f00:	fb09 b202 	mla	r2, r9, r2, fp
 8006f04:	4492      	add	sl, r2
 8006f06:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006f0a:	f84e 4b04 	str.w	r4, [lr], #4
 8006f0e:	f851 4b04 	ldr.w	r4, [r1], #4
 8006f12:	f8be 2000 	ldrh.w	r2, [lr]
 8006f16:	0c24      	lsrs	r4, r4, #16
 8006f18:	fb09 2404 	mla	r4, r9, r4, r2
 8006f1c:	458c      	cmp	ip, r1
 8006f1e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006f22:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006f26:	d8e7      	bhi.n	8006ef8 <__multiply+0xfc>
 8006f28:	9a01      	ldr	r2, [sp, #4]
 8006f2a:	50b4      	str	r4, [r6, r2]
 8006f2c:	3604      	adds	r6, #4
 8006f2e:	e7a3      	b.n	8006e78 <__multiply+0x7c>
 8006f30:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1a5      	bne.n	8006e84 <__multiply+0x88>
 8006f38:	3f01      	subs	r7, #1
 8006f3a:	e7a1      	b.n	8006e80 <__multiply+0x84>
 8006f3c:	0800828b 	.word	0x0800828b
 8006f40:	0800829c 	.word	0x0800829c

08006f44 <__pow5mult>:
 8006f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f48:	4615      	mov	r5, r2
 8006f4a:	f012 0203 	ands.w	r2, r2, #3
 8006f4e:	4606      	mov	r6, r0
 8006f50:	460f      	mov	r7, r1
 8006f52:	d007      	beq.n	8006f64 <__pow5mult+0x20>
 8006f54:	4c25      	ldr	r4, [pc, #148]	; (8006fec <__pow5mult+0xa8>)
 8006f56:	3a01      	subs	r2, #1
 8006f58:	2300      	movs	r3, #0
 8006f5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f5e:	f7ff fe9f 	bl	8006ca0 <__multadd>
 8006f62:	4607      	mov	r7, r0
 8006f64:	10ad      	asrs	r5, r5, #2
 8006f66:	d03d      	beq.n	8006fe4 <__pow5mult+0xa0>
 8006f68:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006f6a:	b97c      	cbnz	r4, 8006f8c <__pow5mult+0x48>
 8006f6c:	2010      	movs	r0, #16
 8006f6e:	f7fe fa3d 	bl	80053ec <malloc>
 8006f72:	4602      	mov	r2, r0
 8006f74:	6270      	str	r0, [r6, #36]	; 0x24
 8006f76:	b928      	cbnz	r0, 8006f84 <__pow5mult+0x40>
 8006f78:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006f7c:	4b1c      	ldr	r3, [pc, #112]	; (8006ff0 <__pow5mult+0xac>)
 8006f7e:	481d      	ldr	r0, [pc, #116]	; (8006ff4 <__pow5mult+0xb0>)
 8006f80:	f000 fb18 	bl	80075b4 <__assert_func>
 8006f84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f88:	6004      	str	r4, [r0, #0]
 8006f8a:	60c4      	str	r4, [r0, #12]
 8006f8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006f90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f94:	b94c      	cbnz	r4, 8006faa <__pow5mult+0x66>
 8006f96:	f240 2171 	movw	r1, #625	; 0x271
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	f7ff ff18 	bl	8006dd0 <__i2b>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	4604      	mov	r4, r0
 8006fa4:	f8c8 0008 	str.w	r0, [r8, #8]
 8006fa8:	6003      	str	r3, [r0, #0]
 8006faa:	f04f 0900 	mov.w	r9, #0
 8006fae:	07eb      	lsls	r3, r5, #31
 8006fb0:	d50a      	bpl.n	8006fc8 <__pow5mult+0x84>
 8006fb2:	4639      	mov	r1, r7
 8006fb4:	4622      	mov	r2, r4
 8006fb6:	4630      	mov	r0, r6
 8006fb8:	f7ff ff20 	bl	8006dfc <__multiply>
 8006fbc:	4680      	mov	r8, r0
 8006fbe:	4639      	mov	r1, r7
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f7ff fe4b 	bl	8006c5c <_Bfree>
 8006fc6:	4647      	mov	r7, r8
 8006fc8:	106d      	asrs	r5, r5, #1
 8006fca:	d00b      	beq.n	8006fe4 <__pow5mult+0xa0>
 8006fcc:	6820      	ldr	r0, [r4, #0]
 8006fce:	b938      	cbnz	r0, 8006fe0 <__pow5mult+0x9c>
 8006fd0:	4622      	mov	r2, r4
 8006fd2:	4621      	mov	r1, r4
 8006fd4:	4630      	mov	r0, r6
 8006fd6:	f7ff ff11 	bl	8006dfc <__multiply>
 8006fda:	6020      	str	r0, [r4, #0]
 8006fdc:	f8c0 9000 	str.w	r9, [r0]
 8006fe0:	4604      	mov	r4, r0
 8006fe2:	e7e4      	b.n	8006fae <__pow5mult+0x6a>
 8006fe4:	4638      	mov	r0, r7
 8006fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fea:	bf00      	nop
 8006fec:	080083f0 	.word	0x080083f0
 8006ff0:	08008215 	.word	0x08008215
 8006ff4:	0800829c 	.word	0x0800829c

08006ff8 <__lshift>:
 8006ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ffc:	460c      	mov	r4, r1
 8006ffe:	4607      	mov	r7, r0
 8007000:	4691      	mov	r9, r2
 8007002:	6923      	ldr	r3, [r4, #16]
 8007004:	6849      	ldr	r1, [r1, #4]
 8007006:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800700a:	68a3      	ldr	r3, [r4, #8]
 800700c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007010:	f108 0601 	add.w	r6, r8, #1
 8007014:	42b3      	cmp	r3, r6
 8007016:	db0b      	blt.n	8007030 <__lshift+0x38>
 8007018:	4638      	mov	r0, r7
 800701a:	f7ff fddf 	bl	8006bdc <_Balloc>
 800701e:	4605      	mov	r5, r0
 8007020:	b948      	cbnz	r0, 8007036 <__lshift+0x3e>
 8007022:	4602      	mov	r2, r0
 8007024:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007028:	4b27      	ldr	r3, [pc, #156]	; (80070c8 <__lshift+0xd0>)
 800702a:	4828      	ldr	r0, [pc, #160]	; (80070cc <__lshift+0xd4>)
 800702c:	f000 fac2 	bl	80075b4 <__assert_func>
 8007030:	3101      	adds	r1, #1
 8007032:	005b      	lsls	r3, r3, #1
 8007034:	e7ee      	b.n	8007014 <__lshift+0x1c>
 8007036:	2300      	movs	r3, #0
 8007038:	f100 0114 	add.w	r1, r0, #20
 800703c:	f100 0210 	add.w	r2, r0, #16
 8007040:	4618      	mov	r0, r3
 8007042:	4553      	cmp	r3, sl
 8007044:	db33      	blt.n	80070ae <__lshift+0xb6>
 8007046:	6920      	ldr	r0, [r4, #16]
 8007048:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800704c:	f104 0314 	add.w	r3, r4, #20
 8007050:	f019 091f 	ands.w	r9, r9, #31
 8007054:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007058:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800705c:	d02b      	beq.n	80070b6 <__lshift+0xbe>
 800705e:	468a      	mov	sl, r1
 8007060:	2200      	movs	r2, #0
 8007062:	f1c9 0e20 	rsb	lr, r9, #32
 8007066:	6818      	ldr	r0, [r3, #0]
 8007068:	fa00 f009 	lsl.w	r0, r0, r9
 800706c:	4302      	orrs	r2, r0
 800706e:	f84a 2b04 	str.w	r2, [sl], #4
 8007072:	f853 2b04 	ldr.w	r2, [r3], #4
 8007076:	459c      	cmp	ip, r3
 8007078:	fa22 f20e 	lsr.w	r2, r2, lr
 800707c:	d8f3      	bhi.n	8007066 <__lshift+0x6e>
 800707e:	ebac 0304 	sub.w	r3, ip, r4
 8007082:	3b15      	subs	r3, #21
 8007084:	f023 0303 	bic.w	r3, r3, #3
 8007088:	3304      	adds	r3, #4
 800708a:	f104 0015 	add.w	r0, r4, #21
 800708e:	4584      	cmp	ip, r0
 8007090:	bf38      	it	cc
 8007092:	2304      	movcc	r3, #4
 8007094:	50ca      	str	r2, [r1, r3]
 8007096:	b10a      	cbz	r2, 800709c <__lshift+0xa4>
 8007098:	f108 0602 	add.w	r6, r8, #2
 800709c:	3e01      	subs	r6, #1
 800709e:	4638      	mov	r0, r7
 80070a0:	4621      	mov	r1, r4
 80070a2:	612e      	str	r6, [r5, #16]
 80070a4:	f7ff fdda 	bl	8006c5c <_Bfree>
 80070a8:	4628      	mov	r0, r5
 80070aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80070b2:	3301      	adds	r3, #1
 80070b4:	e7c5      	b.n	8007042 <__lshift+0x4a>
 80070b6:	3904      	subs	r1, #4
 80070b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80070bc:	459c      	cmp	ip, r3
 80070be:	f841 2f04 	str.w	r2, [r1, #4]!
 80070c2:	d8f9      	bhi.n	80070b8 <__lshift+0xc0>
 80070c4:	e7ea      	b.n	800709c <__lshift+0xa4>
 80070c6:	bf00      	nop
 80070c8:	0800828b 	.word	0x0800828b
 80070cc:	0800829c 	.word	0x0800829c

080070d0 <__mcmp>:
 80070d0:	4603      	mov	r3, r0
 80070d2:	690a      	ldr	r2, [r1, #16]
 80070d4:	6900      	ldr	r0, [r0, #16]
 80070d6:	b530      	push	{r4, r5, lr}
 80070d8:	1a80      	subs	r0, r0, r2
 80070da:	d10d      	bne.n	80070f8 <__mcmp+0x28>
 80070dc:	3314      	adds	r3, #20
 80070de:	3114      	adds	r1, #20
 80070e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070f0:	4295      	cmp	r5, r2
 80070f2:	d002      	beq.n	80070fa <__mcmp+0x2a>
 80070f4:	d304      	bcc.n	8007100 <__mcmp+0x30>
 80070f6:	2001      	movs	r0, #1
 80070f8:	bd30      	pop	{r4, r5, pc}
 80070fa:	42a3      	cmp	r3, r4
 80070fc:	d3f4      	bcc.n	80070e8 <__mcmp+0x18>
 80070fe:	e7fb      	b.n	80070f8 <__mcmp+0x28>
 8007100:	f04f 30ff 	mov.w	r0, #4294967295
 8007104:	e7f8      	b.n	80070f8 <__mcmp+0x28>
	...

08007108 <__mdiff>:
 8007108:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800710c:	460c      	mov	r4, r1
 800710e:	4606      	mov	r6, r0
 8007110:	4611      	mov	r1, r2
 8007112:	4620      	mov	r0, r4
 8007114:	4692      	mov	sl, r2
 8007116:	f7ff ffdb 	bl	80070d0 <__mcmp>
 800711a:	1e05      	subs	r5, r0, #0
 800711c:	d111      	bne.n	8007142 <__mdiff+0x3a>
 800711e:	4629      	mov	r1, r5
 8007120:	4630      	mov	r0, r6
 8007122:	f7ff fd5b 	bl	8006bdc <_Balloc>
 8007126:	4602      	mov	r2, r0
 8007128:	b928      	cbnz	r0, 8007136 <__mdiff+0x2e>
 800712a:	f240 2132 	movw	r1, #562	; 0x232
 800712e:	4b3c      	ldr	r3, [pc, #240]	; (8007220 <__mdiff+0x118>)
 8007130:	483c      	ldr	r0, [pc, #240]	; (8007224 <__mdiff+0x11c>)
 8007132:	f000 fa3f 	bl	80075b4 <__assert_func>
 8007136:	2301      	movs	r3, #1
 8007138:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800713c:	4610      	mov	r0, r2
 800713e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007142:	bfa4      	itt	ge
 8007144:	4653      	movge	r3, sl
 8007146:	46a2      	movge	sl, r4
 8007148:	4630      	mov	r0, r6
 800714a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800714e:	bfa6      	itte	ge
 8007150:	461c      	movge	r4, r3
 8007152:	2500      	movge	r5, #0
 8007154:	2501      	movlt	r5, #1
 8007156:	f7ff fd41 	bl	8006bdc <_Balloc>
 800715a:	4602      	mov	r2, r0
 800715c:	b918      	cbnz	r0, 8007166 <__mdiff+0x5e>
 800715e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007162:	4b2f      	ldr	r3, [pc, #188]	; (8007220 <__mdiff+0x118>)
 8007164:	e7e4      	b.n	8007130 <__mdiff+0x28>
 8007166:	f100 0814 	add.w	r8, r0, #20
 800716a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800716e:	60c5      	str	r5, [r0, #12]
 8007170:	f04f 0c00 	mov.w	ip, #0
 8007174:	f10a 0514 	add.w	r5, sl, #20
 8007178:	f10a 0010 	add.w	r0, sl, #16
 800717c:	46c2      	mov	sl, r8
 800717e:	6926      	ldr	r6, [r4, #16]
 8007180:	f104 0914 	add.w	r9, r4, #20
 8007184:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007188:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800718c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8007190:	f859 3b04 	ldr.w	r3, [r9], #4
 8007194:	fa1f f18b 	uxth.w	r1, fp
 8007198:	4461      	add	r1, ip
 800719a:	fa1f fc83 	uxth.w	ip, r3
 800719e:	0c1b      	lsrs	r3, r3, #16
 80071a0:	eba1 010c 	sub.w	r1, r1, ip
 80071a4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80071a8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80071ac:	b289      	uxth	r1, r1
 80071ae:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80071b2:	454e      	cmp	r6, r9
 80071b4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80071b8:	f84a 3b04 	str.w	r3, [sl], #4
 80071bc:	d8e6      	bhi.n	800718c <__mdiff+0x84>
 80071be:	1b33      	subs	r3, r6, r4
 80071c0:	3b15      	subs	r3, #21
 80071c2:	f023 0303 	bic.w	r3, r3, #3
 80071c6:	3415      	adds	r4, #21
 80071c8:	3304      	adds	r3, #4
 80071ca:	42a6      	cmp	r6, r4
 80071cc:	bf38      	it	cc
 80071ce:	2304      	movcc	r3, #4
 80071d0:	441d      	add	r5, r3
 80071d2:	4443      	add	r3, r8
 80071d4:	461e      	mov	r6, r3
 80071d6:	462c      	mov	r4, r5
 80071d8:	4574      	cmp	r4, lr
 80071da:	d30e      	bcc.n	80071fa <__mdiff+0xf2>
 80071dc:	f10e 0103 	add.w	r1, lr, #3
 80071e0:	1b49      	subs	r1, r1, r5
 80071e2:	f021 0103 	bic.w	r1, r1, #3
 80071e6:	3d03      	subs	r5, #3
 80071e8:	45ae      	cmp	lr, r5
 80071ea:	bf38      	it	cc
 80071ec:	2100      	movcc	r1, #0
 80071ee:	4419      	add	r1, r3
 80071f0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80071f4:	b18b      	cbz	r3, 800721a <__mdiff+0x112>
 80071f6:	6117      	str	r7, [r2, #16]
 80071f8:	e7a0      	b.n	800713c <__mdiff+0x34>
 80071fa:	f854 8b04 	ldr.w	r8, [r4], #4
 80071fe:	fa1f f188 	uxth.w	r1, r8
 8007202:	4461      	add	r1, ip
 8007204:	1408      	asrs	r0, r1, #16
 8007206:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800720a:	b289      	uxth	r1, r1
 800720c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007210:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007214:	f846 1b04 	str.w	r1, [r6], #4
 8007218:	e7de      	b.n	80071d8 <__mdiff+0xd0>
 800721a:	3f01      	subs	r7, #1
 800721c:	e7e8      	b.n	80071f0 <__mdiff+0xe8>
 800721e:	bf00      	nop
 8007220:	0800828b 	.word	0x0800828b
 8007224:	0800829c 	.word	0x0800829c

08007228 <__d2b>:
 8007228:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800722c:	2101      	movs	r1, #1
 800722e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007232:	4690      	mov	r8, r2
 8007234:	461d      	mov	r5, r3
 8007236:	f7ff fcd1 	bl	8006bdc <_Balloc>
 800723a:	4604      	mov	r4, r0
 800723c:	b930      	cbnz	r0, 800724c <__d2b+0x24>
 800723e:	4602      	mov	r2, r0
 8007240:	f240 310a 	movw	r1, #778	; 0x30a
 8007244:	4b24      	ldr	r3, [pc, #144]	; (80072d8 <__d2b+0xb0>)
 8007246:	4825      	ldr	r0, [pc, #148]	; (80072dc <__d2b+0xb4>)
 8007248:	f000 f9b4 	bl	80075b4 <__assert_func>
 800724c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007250:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007254:	bb2d      	cbnz	r5, 80072a2 <__d2b+0x7a>
 8007256:	9301      	str	r3, [sp, #4]
 8007258:	f1b8 0300 	subs.w	r3, r8, #0
 800725c:	d026      	beq.n	80072ac <__d2b+0x84>
 800725e:	4668      	mov	r0, sp
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	f7ff fd87 	bl	8006d74 <__lo0bits>
 8007266:	9900      	ldr	r1, [sp, #0]
 8007268:	b1f0      	cbz	r0, 80072a8 <__d2b+0x80>
 800726a:	9a01      	ldr	r2, [sp, #4]
 800726c:	f1c0 0320 	rsb	r3, r0, #32
 8007270:	fa02 f303 	lsl.w	r3, r2, r3
 8007274:	430b      	orrs	r3, r1
 8007276:	40c2      	lsrs	r2, r0
 8007278:	6163      	str	r3, [r4, #20]
 800727a:	9201      	str	r2, [sp, #4]
 800727c:	9b01      	ldr	r3, [sp, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	bf14      	ite	ne
 8007282:	2102      	movne	r1, #2
 8007284:	2101      	moveq	r1, #1
 8007286:	61a3      	str	r3, [r4, #24]
 8007288:	6121      	str	r1, [r4, #16]
 800728a:	b1c5      	cbz	r5, 80072be <__d2b+0x96>
 800728c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007290:	4405      	add	r5, r0
 8007292:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007296:	603d      	str	r5, [r7, #0]
 8007298:	6030      	str	r0, [r6, #0]
 800729a:	4620      	mov	r0, r4
 800729c:	b002      	add	sp, #8
 800729e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072a6:	e7d6      	b.n	8007256 <__d2b+0x2e>
 80072a8:	6161      	str	r1, [r4, #20]
 80072aa:	e7e7      	b.n	800727c <__d2b+0x54>
 80072ac:	a801      	add	r0, sp, #4
 80072ae:	f7ff fd61 	bl	8006d74 <__lo0bits>
 80072b2:	2101      	movs	r1, #1
 80072b4:	9b01      	ldr	r3, [sp, #4]
 80072b6:	6121      	str	r1, [r4, #16]
 80072b8:	6163      	str	r3, [r4, #20]
 80072ba:	3020      	adds	r0, #32
 80072bc:	e7e5      	b.n	800728a <__d2b+0x62>
 80072be:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80072c2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80072c6:	6038      	str	r0, [r7, #0]
 80072c8:	6918      	ldr	r0, [r3, #16]
 80072ca:	f7ff fd33 	bl	8006d34 <__hi0bits>
 80072ce:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80072d2:	6031      	str	r1, [r6, #0]
 80072d4:	e7e1      	b.n	800729a <__d2b+0x72>
 80072d6:	bf00      	nop
 80072d8:	0800828b 	.word	0x0800828b
 80072dc:	0800829c 	.word	0x0800829c

080072e0 <_calloc_r>:
 80072e0:	b538      	push	{r3, r4, r5, lr}
 80072e2:	fb02 f501 	mul.w	r5, r2, r1
 80072e6:	4629      	mov	r1, r5
 80072e8:	f7fe f8e4 	bl	80054b4 <_malloc_r>
 80072ec:	4604      	mov	r4, r0
 80072ee:	b118      	cbz	r0, 80072f8 <_calloc_r+0x18>
 80072f0:	462a      	mov	r2, r5
 80072f2:	2100      	movs	r1, #0
 80072f4:	f7fe f88a 	bl	800540c <memset>
 80072f8:	4620      	mov	r0, r4
 80072fa:	bd38      	pop	{r3, r4, r5, pc}

080072fc <__ssputs_r>:
 80072fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007300:	688e      	ldr	r6, [r1, #8]
 8007302:	4682      	mov	sl, r0
 8007304:	429e      	cmp	r6, r3
 8007306:	460c      	mov	r4, r1
 8007308:	4690      	mov	r8, r2
 800730a:	461f      	mov	r7, r3
 800730c:	d838      	bhi.n	8007380 <__ssputs_r+0x84>
 800730e:	898a      	ldrh	r2, [r1, #12]
 8007310:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007314:	d032      	beq.n	800737c <__ssputs_r+0x80>
 8007316:	6825      	ldr	r5, [r4, #0]
 8007318:	6909      	ldr	r1, [r1, #16]
 800731a:	3301      	adds	r3, #1
 800731c:	eba5 0901 	sub.w	r9, r5, r1
 8007320:	6965      	ldr	r5, [r4, #20]
 8007322:	444b      	add	r3, r9
 8007324:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007328:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800732c:	106d      	asrs	r5, r5, #1
 800732e:	429d      	cmp	r5, r3
 8007330:	bf38      	it	cc
 8007332:	461d      	movcc	r5, r3
 8007334:	0553      	lsls	r3, r2, #21
 8007336:	d531      	bpl.n	800739c <__ssputs_r+0xa0>
 8007338:	4629      	mov	r1, r5
 800733a:	f7fe f8bb 	bl	80054b4 <_malloc_r>
 800733e:	4606      	mov	r6, r0
 8007340:	b950      	cbnz	r0, 8007358 <__ssputs_r+0x5c>
 8007342:	230c      	movs	r3, #12
 8007344:	f04f 30ff 	mov.w	r0, #4294967295
 8007348:	f8ca 3000 	str.w	r3, [sl]
 800734c:	89a3      	ldrh	r3, [r4, #12]
 800734e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007352:	81a3      	strh	r3, [r4, #12]
 8007354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007358:	464a      	mov	r2, r9
 800735a:	6921      	ldr	r1, [r4, #16]
 800735c:	f7ff fc24 	bl	8006ba8 <memcpy>
 8007360:	89a3      	ldrh	r3, [r4, #12]
 8007362:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007366:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800736a:	81a3      	strh	r3, [r4, #12]
 800736c:	6126      	str	r6, [r4, #16]
 800736e:	444e      	add	r6, r9
 8007370:	6026      	str	r6, [r4, #0]
 8007372:	463e      	mov	r6, r7
 8007374:	6165      	str	r5, [r4, #20]
 8007376:	eba5 0509 	sub.w	r5, r5, r9
 800737a:	60a5      	str	r5, [r4, #8]
 800737c:	42be      	cmp	r6, r7
 800737e:	d900      	bls.n	8007382 <__ssputs_r+0x86>
 8007380:	463e      	mov	r6, r7
 8007382:	4632      	mov	r2, r6
 8007384:	4641      	mov	r1, r8
 8007386:	6820      	ldr	r0, [r4, #0]
 8007388:	f000 f959 	bl	800763e <memmove>
 800738c:	68a3      	ldr	r3, [r4, #8]
 800738e:	6822      	ldr	r2, [r4, #0]
 8007390:	1b9b      	subs	r3, r3, r6
 8007392:	4432      	add	r2, r6
 8007394:	2000      	movs	r0, #0
 8007396:	60a3      	str	r3, [r4, #8]
 8007398:	6022      	str	r2, [r4, #0]
 800739a:	e7db      	b.n	8007354 <__ssputs_r+0x58>
 800739c:	462a      	mov	r2, r5
 800739e:	f000 f968 	bl	8007672 <_realloc_r>
 80073a2:	4606      	mov	r6, r0
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d1e1      	bne.n	800736c <__ssputs_r+0x70>
 80073a8:	4650      	mov	r0, sl
 80073aa:	6921      	ldr	r1, [r4, #16]
 80073ac:	f7fe f836 	bl	800541c <_free_r>
 80073b0:	e7c7      	b.n	8007342 <__ssputs_r+0x46>
	...

080073b4 <_svfiprintf_r>:
 80073b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b8:	4698      	mov	r8, r3
 80073ba:	898b      	ldrh	r3, [r1, #12]
 80073bc:	4607      	mov	r7, r0
 80073be:	061b      	lsls	r3, r3, #24
 80073c0:	460d      	mov	r5, r1
 80073c2:	4614      	mov	r4, r2
 80073c4:	b09d      	sub	sp, #116	; 0x74
 80073c6:	d50e      	bpl.n	80073e6 <_svfiprintf_r+0x32>
 80073c8:	690b      	ldr	r3, [r1, #16]
 80073ca:	b963      	cbnz	r3, 80073e6 <_svfiprintf_r+0x32>
 80073cc:	2140      	movs	r1, #64	; 0x40
 80073ce:	f7fe f871 	bl	80054b4 <_malloc_r>
 80073d2:	6028      	str	r0, [r5, #0]
 80073d4:	6128      	str	r0, [r5, #16]
 80073d6:	b920      	cbnz	r0, 80073e2 <_svfiprintf_r+0x2e>
 80073d8:	230c      	movs	r3, #12
 80073da:	603b      	str	r3, [r7, #0]
 80073dc:	f04f 30ff 	mov.w	r0, #4294967295
 80073e0:	e0d1      	b.n	8007586 <_svfiprintf_r+0x1d2>
 80073e2:	2340      	movs	r3, #64	; 0x40
 80073e4:	616b      	str	r3, [r5, #20]
 80073e6:	2300      	movs	r3, #0
 80073e8:	9309      	str	r3, [sp, #36]	; 0x24
 80073ea:	2320      	movs	r3, #32
 80073ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073f0:	2330      	movs	r3, #48	; 0x30
 80073f2:	f04f 0901 	mov.w	r9, #1
 80073f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80073fa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80075a0 <_svfiprintf_r+0x1ec>
 80073fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007402:	4623      	mov	r3, r4
 8007404:	469a      	mov	sl, r3
 8007406:	f813 2b01 	ldrb.w	r2, [r3], #1
 800740a:	b10a      	cbz	r2, 8007410 <_svfiprintf_r+0x5c>
 800740c:	2a25      	cmp	r2, #37	; 0x25
 800740e:	d1f9      	bne.n	8007404 <_svfiprintf_r+0x50>
 8007410:	ebba 0b04 	subs.w	fp, sl, r4
 8007414:	d00b      	beq.n	800742e <_svfiprintf_r+0x7a>
 8007416:	465b      	mov	r3, fp
 8007418:	4622      	mov	r2, r4
 800741a:	4629      	mov	r1, r5
 800741c:	4638      	mov	r0, r7
 800741e:	f7ff ff6d 	bl	80072fc <__ssputs_r>
 8007422:	3001      	adds	r0, #1
 8007424:	f000 80aa 	beq.w	800757c <_svfiprintf_r+0x1c8>
 8007428:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800742a:	445a      	add	r2, fp
 800742c:	9209      	str	r2, [sp, #36]	; 0x24
 800742e:	f89a 3000 	ldrb.w	r3, [sl]
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 80a2 	beq.w	800757c <_svfiprintf_r+0x1c8>
 8007438:	2300      	movs	r3, #0
 800743a:	f04f 32ff 	mov.w	r2, #4294967295
 800743e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007442:	f10a 0a01 	add.w	sl, sl, #1
 8007446:	9304      	str	r3, [sp, #16]
 8007448:	9307      	str	r3, [sp, #28]
 800744a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800744e:	931a      	str	r3, [sp, #104]	; 0x68
 8007450:	4654      	mov	r4, sl
 8007452:	2205      	movs	r2, #5
 8007454:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007458:	4851      	ldr	r0, [pc, #324]	; (80075a0 <_svfiprintf_r+0x1ec>)
 800745a:	f7ff fb97 	bl	8006b8c <memchr>
 800745e:	9a04      	ldr	r2, [sp, #16]
 8007460:	b9d8      	cbnz	r0, 800749a <_svfiprintf_r+0xe6>
 8007462:	06d0      	lsls	r0, r2, #27
 8007464:	bf44      	itt	mi
 8007466:	2320      	movmi	r3, #32
 8007468:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800746c:	0711      	lsls	r1, r2, #28
 800746e:	bf44      	itt	mi
 8007470:	232b      	movmi	r3, #43	; 0x2b
 8007472:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007476:	f89a 3000 	ldrb.w	r3, [sl]
 800747a:	2b2a      	cmp	r3, #42	; 0x2a
 800747c:	d015      	beq.n	80074aa <_svfiprintf_r+0xf6>
 800747e:	4654      	mov	r4, sl
 8007480:	2000      	movs	r0, #0
 8007482:	f04f 0c0a 	mov.w	ip, #10
 8007486:	9a07      	ldr	r2, [sp, #28]
 8007488:	4621      	mov	r1, r4
 800748a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800748e:	3b30      	subs	r3, #48	; 0x30
 8007490:	2b09      	cmp	r3, #9
 8007492:	d94e      	bls.n	8007532 <_svfiprintf_r+0x17e>
 8007494:	b1b0      	cbz	r0, 80074c4 <_svfiprintf_r+0x110>
 8007496:	9207      	str	r2, [sp, #28]
 8007498:	e014      	b.n	80074c4 <_svfiprintf_r+0x110>
 800749a:	eba0 0308 	sub.w	r3, r0, r8
 800749e:	fa09 f303 	lsl.w	r3, r9, r3
 80074a2:	4313      	orrs	r3, r2
 80074a4:	46a2      	mov	sl, r4
 80074a6:	9304      	str	r3, [sp, #16]
 80074a8:	e7d2      	b.n	8007450 <_svfiprintf_r+0x9c>
 80074aa:	9b03      	ldr	r3, [sp, #12]
 80074ac:	1d19      	adds	r1, r3, #4
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	9103      	str	r1, [sp, #12]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	bfbb      	ittet	lt
 80074b6:	425b      	neglt	r3, r3
 80074b8:	f042 0202 	orrlt.w	r2, r2, #2
 80074bc:	9307      	strge	r3, [sp, #28]
 80074be:	9307      	strlt	r3, [sp, #28]
 80074c0:	bfb8      	it	lt
 80074c2:	9204      	strlt	r2, [sp, #16]
 80074c4:	7823      	ldrb	r3, [r4, #0]
 80074c6:	2b2e      	cmp	r3, #46	; 0x2e
 80074c8:	d10c      	bne.n	80074e4 <_svfiprintf_r+0x130>
 80074ca:	7863      	ldrb	r3, [r4, #1]
 80074cc:	2b2a      	cmp	r3, #42	; 0x2a
 80074ce:	d135      	bne.n	800753c <_svfiprintf_r+0x188>
 80074d0:	9b03      	ldr	r3, [sp, #12]
 80074d2:	3402      	adds	r4, #2
 80074d4:	1d1a      	adds	r2, r3, #4
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	9203      	str	r2, [sp, #12]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	bfb8      	it	lt
 80074de:	f04f 33ff 	movlt.w	r3, #4294967295
 80074e2:	9305      	str	r3, [sp, #20]
 80074e4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80075b0 <_svfiprintf_r+0x1fc>
 80074e8:	2203      	movs	r2, #3
 80074ea:	4650      	mov	r0, sl
 80074ec:	7821      	ldrb	r1, [r4, #0]
 80074ee:	f7ff fb4d 	bl	8006b8c <memchr>
 80074f2:	b140      	cbz	r0, 8007506 <_svfiprintf_r+0x152>
 80074f4:	2340      	movs	r3, #64	; 0x40
 80074f6:	eba0 000a 	sub.w	r0, r0, sl
 80074fa:	fa03 f000 	lsl.w	r0, r3, r0
 80074fe:	9b04      	ldr	r3, [sp, #16]
 8007500:	3401      	adds	r4, #1
 8007502:	4303      	orrs	r3, r0
 8007504:	9304      	str	r3, [sp, #16]
 8007506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800750a:	2206      	movs	r2, #6
 800750c:	4825      	ldr	r0, [pc, #148]	; (80075a4 <_svfiprintf_r+0x1f0>)
 800750e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007512:	f7ff fb3b 	bl	8006b8c <memchr>
 8007516:	2800      	cmp	r0, #0
 8007518:	d038      	beq.n	800758c <_svfiprintf_r+0x1d8>
 800751a:	4b23      	ldr	r3, [pc, #140]	; (80075a8 <_svfiprintf_r+0x1f4>)
 800751c:	bb1b      	cbnz	r3, 8007566 <_svfiprintf_r+0x1b2>
 800751e:	9b03      	ldr	r3, [sp, #12]
 8007520:	3307      	adds	r3, #7
 8007522:	f023 0307 	bic.w	r3, r3, #7
 8007526:	3308      	adds	r3, #8
 8007528:	9303      	str	r3, [sp, #12]
 800752a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800752c:	4433      	add	r3, r6
 800752e:	9309      	str	r3, [sp, #36]	; 0x24
 8007530:	e767      	b.n	8007402 <_svfiprintf_r+0x4e>
 8007532:	460c      	mov	r4, r1
 8007534:	2001      	movs	r0, #1
 8007536:	fb0c 3202 	mla	r2, ip, r2, r3
 800753a:	e7a5      	b.n	8007488 <_svfiprintf_r+0xd4>
 800753c:	2300      	movs	r3, #0
 800753e:	f04f 0c0a 	mov.w	ip, #10
 8007542:	4619      	mov	r1, r3
 8007544:	3401      	adds	r4, #1
 8007546:	9305      	str	r3, [sp, #20]
 8007548:	4620      	mov	r0, r4
 800754a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800754e:	3a30      	subs	r2, #48	; 0x30
 8007550:	2a09      	cmp	r2, #9
 8007552:	d903      	bls.n	800755c <_svfiprintf_r+0x1a8>
 8007554:	2b00      	cmp	r3, #0
 8007556:	d0c5      	beq.n	80074e4 <_svfiprintf_r+0x130>
 8007558:	9105      	str	r1, [sp, #20]
 800755a:	e7c3      	b.n	80074e4 <_svfiprintf_r+0x130>
 800755c:	4604      	mov	r4, r0
 800755e:	2301      	movs	r3, #1
 8007560:	fb0c 2101 	mla	r1, ip, r1, r2
 8007564:	e7f0      	b.n	8007548 <_svfiprintf_r+0x194>
 8007566:	ab03      	add	r3, sp, #12
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	462a      	mov	r2, r5
 800756c:	4638      	mov	r0, r7
 800756e:	4b0f      	ldr	r3, [pc, #60]	; (80075ac <_svfiprintf_r+0x1f8>)
 8007570:	a904      	add	r1, sp, #16
 8007572:	f7fe f897 	bl	80056a4 <_printf_float>
 8007576:	1c42      	adds	r2, r0, #1
 8007578:	4606      	mov	r6, r0
 800757a:	d1d6      	bne.n	800752a <_svfiprintf_r+0x176>
 800757c:	89ab      	ldrh	r3, [r5, #12]
 800757e:	065b      	lsls	r3, r3, #25
 8007580:	f53f af2c 	bmi.w	80073dc <_svfiprintf_r+0x28>
 8007584:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007586:	b01d      	add	sp, #116	; 0x74
 8007588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800758c:	ab03      	add	r3, sp, #12
 800758e:	9300      	str	r3, [sp, #0]
 8007590:	462a      	mov	r2, r5
 8007592:	4638      	mov	r0, r7
 8007594:	4b05      	ldr	r3, [pc, #20]	; (80075ac <_svfiprintf_r+0x1f8>)
 8007596:	a904      	add	r1, sp, #16
 8007598:	f7fe fb20 	bl	8005bdc <_printf_i>
 800759c:	e7eb      	b.n	8007576 <_svfiprintf_r+0x1c2>
 800759e:	bf00      	nop
 80075a0:	080083fc 	.word	0x080083fc
 80075a4:	08008406 	.word	0x08008406
 80075a8:	080056a5 	.word	0x080056a5
 80075ac:	080072fd 	.word	0x080072fd
 80075b0:	08008402 	.word	0x08008402

080075b4 <__assert_func>:
 80075b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80075b6:	4614      	mov	r4, r2
 80075b8:	461a      	mov	r2, r3
 80075ba:	4b09      	ldr	r3, [pc, #36]	; (80075e0 <__assert_func+0x2c>)
 80075bc:	4605      	mov	r5, r0
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68d8      	ldr	r0, [r3, #12]
 80075c2:	b14c      	cbz	r4, 80075d8 <__assert_func+0x24>
 80075c4:	4b07      	ldr	r3, [pc, #28]	; (80075e4 <__assert_func+0x30>)
 80075c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80075ca:	9100      	str	r1, [sp, #0]
 80075cc:	462b      	mov	r3, r5
 80075ce:	4906      	ldr	r1, [pc, #24]	; (80075e8 <__assert_func+0x34>)
 80075d0:	f000 f80e 	bl	80075f0 <fiprintf>
 80075d4:	f000 fa98 	bl	8007b08 <abort>
 80075d8:	4b04      	ldr	r3, [pc, #16]	; (80075ec <__assert_func+0x38>)
 80075da:	461c      	mov	r4, r3
 80075dc:	e7f3      	b.n	80075c6 <__assert_func+0x12>
 80075de:	bf00      	nop
 80075e0:	20000014 	.word	0x20000014
 80075e4:	0800840d 	.word	0x0800840d
 80075e8:	0800841a 	.word	0x0800841a
 80075ec:	08008448 	.word	0x08008448

080075f0 <fiprintf>:
 80075f0:	b40e      	push	{r1, r2, r3}
 80075f2:	b503      	push	{r0, r1, lr}
 80075f4:	4601      	mov	r1, r0
 80075f6:	ab03      	add	r3, sp, #12
 80075f8:	4805      	ldr	r0, [pc, #20]	; (8007610 <fiprintf+0x20>)
 80075fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80075fe:	6800      	ldr	r0, [r0, #0]
 8007600:	9301      	str	r3, [sp, #4]
 8007602:	f000 f883 	bl	800770c <_vfiprintf_r>
 8007606:	b002      	add	sp, #8
 8007608:	f85d eb04 	ldr.w	lr, [sp], #4
 800760c:	b003      	add	sp, #12
 800760e:	4770      	bx	lr
 8007610:	20000014 	.word	0x20000014

08007614 <__retarget_lock_init_recursive>:
 8007614:	4770      	bx	lr

08007616 <__retarget_lock_acquire_recursive>:
 8007616:	4770      	bx	lr

08007618 <__retarget_lock_release_recursive>:
 8007618:	4770      	bx	lr

0800761a <__ascii_mbtowc>:
 800761a:	b082      	sub	sp, #8
 800761c:	b901      	cbnz	r1, 8007620 <__ascii_mbtowc+0x6>
 800761e:	a901      	add	r1, sp, #4
 8007620:	b142      	cbz	r2, 8007634 <__ascii_mbtowc+0x1a>
 8007622:	b14b      	cbz	r3, 8007638 <__ascii_mbtowc+0x1e>
 8007624:	7813      	ldrb	r3, [r2, #0]
 8007626:	600b      	str	r3, [r1, #0]
 8007628:	7812      	ldrb	r2, [r2, #0]
 800762a:	1e10      	subs	r0, r2, #0
 800762c:	bf18      	it	ne
 800762e:	2001      	movne	r0, #1
 8007630:	b002      	add	sp, #8
 8007632:	4770      	bx	lr
 8007634:	4610      	mov	r0, r2
 8007636:	e7fb      	b.n	8007630 <__ascii_mbtowc+0x16>
 8007638:	f06f 0001 	mvn.w	r0, #1
 800763c:	e7f8      	b.n	8007630 <__ascii_mbtowc+0x16>

0800763e <memmove>:
 800763e:	4288      	cmp	r0, r1
 8007640:	b510      	push	{r4, lr}
 8007642:	eb01 0402 	add.w	r4, r1, r2
 8007646:	d902      	bls.n	800764e <memmove+0x10>
 8007648:	4284      	cmp	r4, r0
 800764a:	4623      	mov	r3, r4
 800764c:	d807      	bhi.n	800765e <memmove+0x20>
 800764e:	1e43      	subs	r3, r0, #1
 8007650:	42a1      	cmp	r1, r4
 8007652:	d008      	beq.n	8007666 <memmove+0x28>
 8007654:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007658:	f803 2f01 	strb.w	r2, [r3, #1]!
 800765c:	e7f8      	b.n	8007650 <memmove+0x12>
 800765e:	4601      	mov	r1, r0
 8007660:	4402      	add	r2, r0
 8007662:	428a      	cmp	r2, r1
 8007664:	d100      	bne.n	8007668 <memmove+0x2a>
 8007666:	bd10      	pop	{r4, pc}
 8007668:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800766c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007670:	e7f7      	b.n	8007662 <memmove+0x24>

08007672 <_realloc_r>:
 8007672:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007674:	4607      	mov	r7, r0
 8007676:	4614      	mov	r4, r2
 8007678:	460e      	mov	r6, r1
 800767a:	b921      	cbnz	r1, 8007686 <_realloc_r+0x14>
 800767c:	4611      	mov	r1, r2
 800767e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007682:	f7fd bf17 	b.w	80054b4 <_malloc_r>
 8007686:	b922      	cbnz	r2, 8007692 <_realloc_r+0x20>
 8007688:	f7fd fec8 	bl	800541c <_free_r>
 800768c:	4625      	mov	r5, r4
 800768e:	4628      	mov	r0, r5
 8007690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007692:	f000 fc5d 	bl	8007f50 <_malloc_usable_size_r>
 8007696:	42a0      	cmp	r0, r4
 8007698:	d20f      	bcs.n	80076ba <_realloc_r+0x48>
 800769a:	4621      	mov	r1, r4
 800769c:	4638      	mov	r0, r7
 800769e:	f7fd ff09 	bl	80054b4 <_malloc_r>
 80076a2:	4605      	mov	r5, r0
 80076a4:	2800      	cmp	r0, #0
 80076a6:	d0f2      	beq.n	800768e <_realloc_r+0x1c>
 80076a8:	4631      	mov	r1, r6
 80076aa:	4622      	mov	r2, r4
 80076ac:	f7ff fa7c 	bl	8006ba8 <memcpy>
 80076b0:	4631      	mov	r1, r6
 80076b2:	4638      	mov	r0, r7
 80076b4:	f7fd feb2 	bl	800541c <_free_r>
 80076b8:	e7e9      	b.n	800768e <_realloc_r+0x1c>
 80076ba:	4635      	mov	r5, r6
 80076bc:	e7e7      	b.n	800768e <_realloc_r+0x1c>

080076be <__sfputc_r>:
 80076be:	6893      	ldr	r3, [r2, #8]
 80076c0:	b410      	push	{r4}
 80076c2:	3b01      	subs	r3, #1
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	6093      	str	r3, [r2, #8]
 80076c8:	da07      	bge.n	80076da <__sfputc_r+0x1c>
 80076ca:	6994      	ldr	r4, [r2, #24]
 80076cc:	42a3      	cmp	r3, r4
 80076ce:	db01      	blt.n	80076d4 <__sfputc_r+0x16>
 80076d0:	290a      	cmp	r1, #10
 80076d2:	d102      	bne.n	80076da <__sfputc_r+0x1c>
 80076d4:	bc10      	pop	{r4}
 80076d6:	f000 b949 	b.w	800796c <__swbuf_r>
 80076da:	6813      	ldr	r3, [r2, #0]
 80076dc:	1c58      	adds	r0, r3, #1
 80076de:	6010      	str	r0, [r2, #0]
 80076e0:	7019      	strb	r1, [r3, #0]
 80076e2:	4608      	mov	r0, r1
 80076e4:	bc10      	pop	{r4}
 80076e6:	4770      	bx	lr

080076e8 <__sfputs_r>:
 80076e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ea:	4606      	mov	r6, r0
 80076ec:	460f      	mov	r7, r1
 80076ee:	4614      	mov	r4, r2
 80076f0:	18d5      	adds	r5, r2, r3
 80076f2:	42ac      	cmp	r4, r5
 80076f4:	d101      	bne.n	80076fa <__sfputs_r+0x12>
 80076f6:	2000      	movs	r0, #0
 80076f8:	e007      	b.n	800770a <__sfputs_r+0x22>
 80076fa:	463a      	mov	r2, r7
 80076fc:	4630      	mov	r0, r6
 80076fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007702:	f7ff ffdc 	bl	80076be <__sfputc_r>
 8007706:	1c43      	adds	r3, r0, #1
 8007708:	d1f3      	bne.n	80076f2 <__sfputs_r+0xa>
 800770a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800770c <_vfiprintf_r>:
 800770c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007710:	460d      	mov	r5, r1
 8007712:	4614      	mov	r4, r2
 8007714:	4698      	mov	r8, r3
 8007716:	4606      	mov	r6, r0
 8007718:	b09d      	sub	sp, #116	; 0x74
 800771a:	b118      	cbz	r0, 8007724 <_vfiprintf_r+0x18>
 800771c:	6983      	ldr	r3, [r0, #24]
 800771e:	b90b      	cbnz	r3, 8007724 <_vfiprintf_r+0x18>
 8007720:	f000 fb14 	bl	8007d4c <__sinit>
 8007724:	4b89      	ldr	r3, [pc, #548]	; (800794c <_vfiprintf_r+0x240>)
 8007726:	429d      	cmp	r5, r3
 8007728:	d11b      	bne.n	8007762 <_vfiprintf_r+0x56>
 800772a:	6875      	ldr	r5, [r6, #4]
 800772c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800772e:	07d9      	lsls	r1, r3, #31
 8007730:	d405      	bmi.n	800773e <_vfiprintf_r+0x32>
 8007732:	89ab      	ldrh	r3, [r5, #12]
 8007734:	059a      	lsls	r2, r3, #22
 8007736:	d402      	bmi.n	800773e <_vfiprintf_r+0x32>
 8007738:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800773a:	f7ff ff6c 	bl	8007616 <__retarget_lock_acquire_recursive>
 800773e:	89ab      	ldrh	r3, [r5, #12]
 8007740:	071b      	lsls	r3, r3, #28
 8007742:	d501      	bpl.n	8007748 <_vfiprintf_r+0x3c>
 8007744:	692b      	ldr	r3, [r5, #16]
 8007746:	b9eb      	cbnz	r3, 8007784 <_vfiprintf_r+0x78>
 8007748:	4629      	mov	r1, r5
 800774a:	4630      	mov	r0, r6
 800774c:	f000 f96e 	bl	8007a2c <__swsetup_r>
 8007750:	b1c0      	cbz	r0, 8007784 <_vfiprintf_r+0x78>
 8007752:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007754:	07dc      	lsls	r4, r3, #31
 8007756:	d50e      	bpl.n	8007776 <_vfiprintf_r+0x6a>
 8007758:	f04f 30ff 	mov.w	r0, #4294967295
 800775c:	b01d      	add	sp, #116	; 0x74
 800775e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007762:	4b7b      	ldr	r3, [pc, #492]	; (8007950 <_vfiprintf_r+0x244>)
 8007764:	429d      	cmp	r5, r3
 8007766:	d101      	bne.n	800776c <_vfiprintf_r+0x60>
 8007768:	68b5      	ldr	r5, [r6, #8]
 800776a:	e7df      	b.n	800772c <_vfiprintf_r+0x20>
 800776c:	4b79      	ldr	r3, [pc, #484]	; (8007954 <_vfiprintf_r+0x248>)
 800776e:	429d      	cmp	r5, r3
 8007770:	bf08      	it	eq
 8007772:	68f5      	ldreq	r5, [r6, #12]
 8007774:	e7da      	b.n	800772c <_vfiprintf_r+0x20>
 8007776:	89ab      	ldrh	r3, [r5, #12]
 8007778:	0598      	lsls	r0, r3, #22
 800777a:	d4ed      	bmi.n	8007758 <_vfiprintf_r+0x4c>
 800777c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800777e:	f7ff ff4b 	bl	8007618 <__retarget_lock_release_recursive>
 8007782:	e7e9      	b.n	8007758 <_vfiprintf_r+0x4c>
 8007784:	2300      	movs	r3, #0
 8007786:	9309      	str	r3, [sp, #36]	; 0x24
 8007788:	2320      	movs	r3, #32
 800778a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800778e:	2330      	movs	r3, #48	; 0x30
 8007790:	f04f 0901 	mov.w	r9, #1
 8007794:	f8cd 800c 	str.w	r8, [sp, #12]
 8007798:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007958 <_vfiprintf_r+0x24c>
 800779c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80077a0:	4623      	mov	r3, r4
 80077a2:	469a      	mov	sl, r3
 80077a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077a8:	b10a      	cbz	r2, 80077ae <_vfiprintf_r+0xa2>
 80077aa:	2a25      	cmp	r2, #37	; 0x25
 80077ac:	d1f9      	bne.n	80077a2 <_vfiprintf_r+0x96>
 80077ae:	ebba 0b04 	subs.w	fp, sl, r4
 80077b2:	d00b      	beq.n	80077cc <_vfiprintf_r+0xc0>
 80077b4:	465b      	mov	r3, fp
 80077b6:	4622      	mov	r2, r4
 80077b8:	4629      	mov	r1, r5
 80077ba:	4630      	mov	r0, r6
 80077bc:	f7ff ff94 	bl	80076e8 <__sfputs_r>
 80077c0:	3001      	adds	r0, #1
 80077c2:	f000 80aa 	beq.w	800791a <_vfiprintf_r+0x20e>
 80077c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077c8:	445a      	add	r2, fp
 80077ca:	9209      	str	r2, [sp, #36]	; 0x24
 80077cc:	f89a 3000 	ldrb.w	r3, [sl]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f000 80a2 	beq.w	800791a <_vfiprintf_r+0x20e>
 80077d6:	2300      	movs	r3, #0
 80077d8:	f04f 32ff 	mov.w	r2, #4294967295
 80077dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077e0:	f10a 0a01 	add.w	sl, sl, #1
 80077e4:	9304      	str	r3, [sp, #16]
 80077e6:	9307      	str	r3, [sp, #28]
 80077e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077ec:	931a      	str	r3, [sp, #104]	; 0x68
 80077ee:	4654      	mov	r4, sl
 80077f0:	2205      	movs	r2, #5
 80077f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077f6:	4858      	ldr	r0, [pc, #352]	; (8007958 <_vfiprintf_r+0x24c>)
 80077f8:	f7ff f9c8 	bl	8006b8c <memchr>
 80077fc:	9a04      	ldr	r2, [sp, #16]
 80077fe:	b9d8      	cbnz	r0, 8007838 <_vfiprintf_r+0x12c>
 8007800:	06d1      	lsls	r1, r2, #27
 8007802:	bf44      	itt	mi
 8007804:	2320      	movmi	r3, #32
 8007806:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800780a:	0713      	lsls	r3, r2, #28
 800780c:	bf44      	itt	mi
 800780e:	232b      	movmi	r3, #43	; 0x2b
 8007810:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007814:	f89a 3000 	ldrb.w	r3, [sl]
 8007818:	2b2a      	cmp	r3, #42	; 0x2a
 800781a:	d015      	beq.n	8007848 <_vfiprintf_r+0x13c>
 800781c:	4654      	mov	r4, sl
 800781e:	2000      	movs	r0, #0
 8007820:	f04f 0c0a 	mov.w	ip, #10
 8007824:	9a07      	ldr	r2, [sp, #28]
 8007826:	4621      	mov	r1, r4
 8007828:	f811 3b01 	ldrb.w	r3, [r1], #1
 800782c:	3b30      	subs	r3, #48	; 0x30
 800782e:	2b09      	cmp	r3, #9
 8007830:	d94e      	bls.n	80078d0 <_vfiprintf_r+0x1c4>
 8007832:	b1b0      	cbz	r0, 8007862 <_vfiprintf_r+0x156>
 8007834:	9207      	str	r2, [sp, #28]
 8007836:	e014      	b.n	8007862 <_vfiprintf_r+0x156>
 8007838:	eba0 0308 	sub.w	r3, r0, r8
 800783c:	fa09 f303 	lsl.w	r3, r9, r3
 8007840:	4313      	orrs	r3, r2
 8007842:	46a2      	mov	sl, r4
 8007844:	9304      	str	r3, [sp, #16]
 8007846:	e7d2      	b.n	80077ee <_vfiprintf_r+0xe2>
 8007848:	9b03      	ldr	r3, [sp, #12]
 800784a:	1d19      	adds	r1, r3, #4
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	9103      	str	r1, [sp, #12]
 8007850:	2b00      	cmp	r3, #0
 8007852:	bfbb      	ittet	lt
 8007854:	425b      	neglt	r3, r3
 8007856:	f042 0202 	orrlt.w	r2, r2, #2
 800785a:	9307      	strge	r3, [sp, #28]
 800785c:	9307      	strlt	r3, [sp, #28]
 800785e:	bfb8      	it	lt
 8007860:	9204      	strlt	r2, [sp, #16]
 8007862:	7823      	ldrb	r3, [r4, #0]
 8007864:	2b2e      	cmp	r3, #46	; 0x2e
 8007866:	d10c      	bne.n	8007882 <_vfiprintf_r+0x176>
 8007868:	7863      	ldrb	r3, [r4, #1]
 800786a:	2b2a      	cmp	r3, #42	; 0x2a
 800786c:	d135      	bne.n	80078da <_vfiprintf_r+0x1ce>
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	3402      	adds	r4, #2
 8007872:	1d1a      	adds	r2, r3, #4
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	9203      	str	r2, [sp, #12]
 8007878:	2b00      	cmp	r3, #0
 800787a:	bfb8      	it	lt
 800787c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007880:	9305      	str	r3, [sp, #20]
 8007882:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007968 <_vfiprintf_r+0x25c>
 8007886:	2203      	movs	r2, #3
 8007888:	4650      	mov	r0, sl
 800788a:	7821      	ldrb	r1, [r4, #0]
 800788c:	f7ff f97e 	bl	8006b8c <memchr>
 8007890:	b140      	cbz	r0, 80078a4 <_vfiprintf_r+0x198>
 8007892:	2340      	movs	r3, #64	; 0x40
 8007894:	eba0 000a 	sub.w	r0, r0, sl
 8007898:	fa03 f000 	lsl.w	r0, r3, r0
 800789c:	9b04      	ldr	r3, [sp, #16]
 800789e:	3401      	adds	r4, #1
 80078a0:	4303      	orrs	r3, r0
 80078a2:	9304      	str	r3, [sp, #16]
 80078a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078a8:	2206      	movs	r2, #6
 80078aa:	482c      	ldr	r0, [pc, #176]	; (800795c <_vfiprintf_r+0x250>)
 80078ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078b0:	f7ff f96c 	bl	8006b8c <memchr>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	d03f      	beq.n	8007938 <_vfiprintf_r+0x22c>
 80078b8:	4b29      	ldr	r3, [pc, #164]	; (8007960 <_vfiprintf_r+0x254>)
 80078ba:	bb1b      	cbnz	r3, 8007904 <_vfiprintf_r+0x1f8>
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	3307      	adds	r3, #7
 80078c0:	f023 0307 	bic.w	r3, r3, #7
 80078c4:	3308      	adds	r3, #8
 80078c6:	9303      	str	r3, [sp, #12]
 80078c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ca:	443b      	add	r3, r7
 80078cc:	9309      	str	r3, [sp, #36]	; 0x24
 80078ce:	e767      	b.n	80077a0 <_vfiprintf_r+0x94>
 80078d0:	460c      	mov	r4, r1
 80078d2:	2001      	movs	r0, #1
 80078d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80078d8:	e7a5      	b.n	8007826 <_vfiprintf_r+0x11a>
 80078da:	2300      	movs	r3, #0
 80078dc:	f04f 0c0a 	mov.w	ip, #10
 80078e0:	4619      	mov	r1, r3
 80078e2:	3401      	adds	r4, #1
 80078e4:	9305      	str	r3, [sp, #20]
 80078e6:	4620      	mov	r0, r4
 80078e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078ec:	3a30      	subs	r2, #48	; 0x30
 80078ee:	2a09      	cmp	r2, #9
 80078f0:	d903      	bls.n	80078fa <_vfiprintf_r+0x1ee>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d0c5      	beq.n	8007882 <_vfiprintf_r+0x176>
 80078f6:	9105      	str	r1, [sp, #20]
 80078f8:	e7c3      	b.n	8007882 <_vfiprintf_r+0x176>
 80078fa:	4604      	mov	r4, r0
 80078fc:	2301      	movs	r3, #1
 80078fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007902:	e7f0      	b.n	80078e6 <_vfiprintf_r+0x1da>
 8007904:	ab03      	add	r3, sp, #12
 8007906:	9300      	str	r3, [sp, #0]
 8007908:	462a      	mov	r2, r5
 800790a:	4630      	mov	r0, r6
 800790c:	4b15      	ldr	r3, [pc, #84]	; (8007964 <_vfiprintf_r+0x258>)
 800790e:	a904      	add	r1, sp, #16
 8007910:	f7fd fec8 	bl	80056a4 <_printf_float>
 8007914:	4607      	mov	r7, r0
 8007916:	1c78      	adds	r0, r7, #1
 8007918:	d1d6      	bne.n	80078c8 <_vfiprintf_r+0x1bc>
 800791a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800791c:	07d9      	lsls	r1, r3, #31
 800791e:	d405      	bmi.n	800792c <_vfiprintf_r+0x220>
 8007920:	89ab      	ldrh	r3, [r5, #12]
 8007922:	059a      	lsls	r2, r3, #22
 8007924:	d402      	bmi.n	800792c <_vfiprintf_r+0x220>
 8007926:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007928:	f7ff fe76 	bl	8007618 <__retarget_lock_release_recursive>
 800792c:	89ab      	ldrh	r3, [r5, #12]
 800792e:	065b      	lsls	r3, r3, #25
 8007930:	f53f af12 	bmi.w	8007758 <_vfiprintf_r+0x4c>
 8007934:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007936:	e711      	b.n	800775c <_vfiprintf_r+0x50>
 8007938:	ab03      	add	r3, sp, #12
 800793a:	9300      	str	r3, [sp, #0]
 800793c:	462a      	mov	r2, r5
 800793e:	4630      	mov	r0, r6
 8007940:	4b08      	ldr	r3, [pc, #32]	; (8007964 <_vfiprintf_r+0x258>)
 8007942:	a904      	add	r1, sp, #16
 8007944:	f7fe f94a 	bl	8005bdc <_printf_i>
 8007948:	e7e4      	b.n	8007914 <_vfiprintf_r+0x208>
 800794a:	bf00      	nop
 800794c:	08008574 	.word	0x08008574
 8007950:	08008594 	.word	0x08008594
 8007954:	08008554 	.word	0x08008554
 8007958:	080083fc 	.word	0x080083fc
 800795c:	08008406 	.word	0x08008406
 8007960:	080056a5 	.word	0x080056a5
 8007964:	080076e9 	.word	0x080076e9
 8007968:	08008402 	.word	0x08008402

0800796c <__swbuf_r>:
 800796c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796e:	460e      	mov	r6, r1
 8007970:	4614      	mov	r4, r2
 8007972:	4605      	mov	r5, r0
 8007974:	b118      	cbz	r0, 800797e <__swbuf_r+0x12>
 8007976:	6983      	ldr	r3, [r0, #24]
 8007978:	b90b      	cbnz	r3, 800797e <__swbuf_r+0x12>
 800797a:	f000 f9e7 	bl	8007d4c <__sinit>
 800797e:	4b21      	ldr	r3, [pc, #132]	; (8007a04 <__swbuf_r+0x98>)
 8007980:	429c      	cmp	r4, r3
 8007982:	d12b      	bne.n	80079dc <__swbuf_r+0x70>
 8007984:	686c      	ldr	r4, [r5, #4]
 8007986:	69a3      	ldr	r3, [r4, #24]
 8007988:	60a3      	str	r3, [r4, #8]
 800798a:	89a3      	ldrh	r3, [r4, #12]
 800798c:	071a      	lsls	r2, r3, #28
 800798e:	d52f      	bpl.n	80079f0 <__swbuf_r+0x84>
 8007990:	6923      	ldr	r3, [r4, #16]
 8007992:	b36b      	cbz	r3, 80079f0 <__swbuf_r+0x84>
 8007994:	6923      	ldr	r3, [r4, #16]
 8007996:	6820      	ldr	r0, [r4, #0]
 8007998:	b2f6      	uxtb	r6, r6
 800799a:	1ac0      	subs	r0, r0, r3
 800799c:	6963      	ldr	r3, [r4, #20]
 800799e:	4637      	mov	r7, r6
 80079a0:	4283      	cmp	r3, r0
 80079a2:	dc04      	bgt.n	80079ae <__swbuf_r+0x42>
 80079a4:	4621      	mov	r1, r4
 80079a6:	4628      	mov	r0, r5
 80079a8:	f000 f93c 	bl	8007c24 <_fflush_r>
 80079ac:	bb30      	cbnz	r0, 80079fc <__swbuf_r+0x90>
 80079ae:	68a3      	ldr	r3, [r4, #8]
 80079b0:	3001      	adds	r0, #1
 80079b2:	3b01      	subs	r3, #1
 80079b4:	60a3      	str	r3, [r4, #8]
 80079b6:	6823      	ldr	r3, [r4, #0]
 80079b8:	1c5a      	adds	r2, r3, #1
 80079ba:	6022      	str	r2, [r4, #0]
 80079bc:	701e      	strb	r6, [r3, #0]
 80079be:	6963      	ldr	r3, [r4, #20]
 80079c0:	4283      	cmp	r3, r0
 80079c2:	d004      	beq.n	80079ce <__swbuf_r+0x62>
 80079c4:	89a3      	ldrh	r3, [r4, #12]
 80079c6:	07db      	lsls	r3, r3, #31
 80079c8:	d506      	bpl.n	80079d8 <__swbuf_r+0x6c>
 80079ca:	2e0a      	cmp	r6, #10
 80079cc:	d104      	bne.n	80079d8 <__swbuf_r+0x6c>
 80079ce:	4621      	mov	r1, r4
 80079d0:	4628      	mov	r0, r5
 80079d2:	f000 f927 	bl	8007c24 <_fflush_r>
 80079d6:	b988      	cbnz	r0, 80079fc <__swbuf_r+0x90>
 80079d8:	4638      	mov	r0, r7
 80079da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079dc:	4b0a      	ldr	r3, [pc, #40]	; (8007a08 <__swbuf_r+0x9c>)
 80079de:	429c      	cmp	r4, r3
 80079e0:	d101      	bne.n	80079e6 <__swbuf_r+0x7a>
 80079e2:	68ac      	ldr	r4, [r5, #8]
 80079e4:	e7cf      	b.n	8007986 <__swbuf_r+0x1a>
 80079e6:	4b09      	ldr	r3, [pc, #36]	; (8007a0c <__swbuf_r+0xa0>)
 80079e8:	429c      	cmp	r4, r3
 80079ea:	bf08      	it	eq
 80079ec:	68ec      	ldreq	r4, [r5, #12]
 80079ee:	e7ca      	b.n	8007986 <__swbuf_r+0x1a>
 80079f0:	4621      	mov	r1, r4
 80079f2:	4628      	mov	r0, r5
 80079f4:	f000 f81a 	bl	8007a2c <__swsetup_r>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d0cb      	beq.n	8007994 <__swbuf_r+0x28>
 80079fc:	f04f 37ff 	mov.w	r7, #4294967295
 8007a00:	e7ea      	b.n	80079d8 <__swbuf_r+0x6c>
 8007a02:	bf00      	nop
 8007a04:	08008574 	.word	0x08008574
 8007a08:	08008594 	.word	0x08008594
 8007a0c:	08008554 	.word	0x08008554

08007a10 <__ascii_wctomb>:
 8007a10:	4603      	mov	r3, r0
 8007a12:	4608      	mov	r0, r1
 8007a14:	b141      	cbz	r1, 8007a28 <__ascii_wctomb+0x18>
 8007a16:	2aff      	cmp	r2, #255	; 0xff
 8007a18:	d904      	bls.n	8007a24 <__ascii_wctomb+0x14>
 8007a1a:	228a      	movs	r2, #138	; 0x8a
 8007a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a20:	601a      	str	r2, [r3, #0]
 8007a22:	4770      	bx	lr
 8007a24:	2001      	movs	r0, #1
 8007a26:	700a      	strb	r2, [r1, #0]
 8007a28:	4770      	bx	lr
	...

08007a2c <__swsetup_r>:
 8007a2c:	4b32      	ldr	r3, [pc, #200]	; (8007af8 <__swsetup_r+0xcc>)
 8007a2e:	b570      	push	{r4, r5, r6, lr}
 8007a30:	681d      	ldr	r5, [r3, #0]
 8007a32:	4606      	mov	r6, r0
 8007a34:	460c      	mov	r4, r1
 8007a36:	b125      	cbz	r5, 8007a42 <__swsetup_r+0x16>
 8007a38:	69ab      	ldr	r3, [r5, #24]
 8007a3a:	b913      	cbnz	r3, 8007a42 <__swsetup_r+0x16>
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	f000 f985 	bl	8007d4c <__sinit>
 8007a42:	4b2e      	ldr	r3, [pc, #184]	; (8007afc <__swsetup_r+0xd0>)
 8007a44:	429c      	cmp	r4, r3
 8007a46:	d10f      	bne.n	8007a68 <__swsetup_r+0x3c>
 8007a48:	686c      	ldr	r4, [r5, #4]
 8007a4a:	89a3      	ldrh	r3, [r4, #12]
 8007a4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a50:	0719      	lsls	r1, r3, #28
 8007a52:	d42c      	bmi.n	8007aae <__swsetup_r+0x82>
 8007a54:	06dd      	lsls	r5, r3, #27
 8007a56:	d411      	bmi.n	8007a7c <__swsetup_r+0x50>
 8007a58:	2309      	movs	r3, #9
 8007a5a:	6033      	str	r3, [r6, #0]
 8007a5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007a60:	f04f 30ff 	mov.w	r0, #4294967295
 8007a64:	81a3      	strh	r3, [r4, #12]
 8007a66:	e03e      	b.n	8007ae6 <__swsetup_r+0xba>
 8007a68:	4b25      	ldr	r3, [pc, #148]	; (8007b00 <__swsetup_r+0xd4>)
 8007a6a:	429c      	cmp	r4, r3
 8007a6c:	d101      	bne.n	8007a72 <__swsetup_r+0x46>
 8007a6e:	68ac      	ldr	r4, [r5, #8]
 8007a70:	e7eb      	b.n	8007a4a <__swsetup_r+0x1e>
 8007a72:	4b24      	ldr	r3, [pc, #144]	; (8007b04 <__swsetup_r+0xd8>)
 8007a74:	429c      	cmp	r4, r3
 8007a76:	bf08      	it	eq
 8007a78:	68ec      	ldreq	r4, [r5, #12]
 8007a7a:	e7e6      	b.n	8007a4a <__swsetup_r+0x1e>
 8007a7c:	0758      	lsls	r0, r3, #29
 8007a7e:	d512      	bpl.n	8007aa6 <__swsetup_r+0x7a>
 8007a80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a82:	b141      	cbz	r1, 8007a96 <__swsetup_r+0x6a>
 8007a84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a88:	4299      	cmp	r1, r3
 8007a8a:	d002      	beq.n	8007a92 <__swsetup_r+0x66>
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	f7fd fcc5 	bl	800541c <_free_r>
 8007a92:	2300      	movs	r3, #0
 8007a94:	6363      	str	r3, [r4, #52]	; 0x34
 8007a96:	89a3      	ldrh	r3, [r4, #12]
 8007a98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a9c:	81a3      	strh	r3, [r4, #12]
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	6063      	str	r3, [r4, #4]
 8007aa2:	6923      	ldr	r3, [r4, #16]
 8007aa4:	6023      	str	r3, [r4, #0]
 8007aa6:	89a3      	ldrh	r3, [r4, #12]
 8007aa8:	f043 0308 	orr.w	r3, r3, #8
 8007aac:	81a3      	strh	r3, [r4, #12]
 8007aae:	6923      	ldr	r3, [r4, #16]
 8007ab0:	b94b      	cbnz	r3, 8007ac6 <__swsetup_r+0x9a>
 8007ab2:	89a3      	ldrh	r3, [r4, #12]
 8007ab4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007ab8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007abc:	d003      	beq.n	8007ac6 <__swsetup_r+0x9a>
 8007abe:	4621      	mov	r1, r4
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	f000 fa05 	bl	8007ed0 <__smakebuf_r>
 8007ac6:	89a0      	ldrh	r0, [r4, #12]
 8007ac8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007acc:	f010 0301 	ands.w	r3, r0, #1
 8007ad0:	d00a      	beq.n	8007ae8 <__swsetup_r+0xbc>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60a3      	str	r3, [r4, #8]
 8007ad6:	6963      	ldr	r3, [r4, #20]
 8007ad8:	425b      	negs	r3, r3
 8007ada:	61a3      	str	r3, [r4, #24]
 8007adc:	6923      	ldr	r3, [r4, #16]
 8007ade:	b943      	cbnz	r3, 8007af2 <__swsetup_r+0xc6>
 8007ae0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ae4:	d1ba      	bne.n	8007a5c <__swsetup_r+0x30>
 8007ae6:	bd70      	pop	{r4, r5, r6, pc}
 8007ae8:	0781      	lsls	r1, r0, #30
 8007aea:	bf58      	it	pl
 8007aec:	6963      	ldrpl	r3, [r4, #20]
 8007aee:	60a3      	str	r3, [r4, #8]
 8007af0:	e7f4      	b.n	8007adc <__swsetup_r+0xb0>
 8007af2:	2000      	movs	r0, #0
 8007af4:	e7f7      	b.n	8007ae6 <__swsetup_r+0xba>
 8007af6:	bf00      	nop
 8007af8:	20000014 	.word	0x20000014
 8007afc:	08008574 	.word	0x08008574
 8007b00:	08008594 	.word	0x08008594
 8007b04:	08008554 	.word	0x08008554

08007b08 <abort>:
 8007b08:	2006      	movs	r0, #6
 8007b0a:	b508      	push	{r3, lr}
 8007b0c:	f000 fa50 	bl	8007fb0 <raise>
 8007b10:	2001      	movs	r0, #1
 8007b12:	f7fa f910 	bl	8001d36 <_exit>
	...

08007b18 <__sflush_r>:
 8007b18:	898a      	ldrh	r2, [r1, #12]
 8007b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b1e:	4605      	mov	r5, r0
 8007b20:	0710      	lsls	r0, r2, #28
 8007b22:	460c      	mov	r4, r1
 8007b24:	d458      	bmi.n	8007bd8 <__sflush_r+0xc0>
 8007b26:	684b      	ldr	r3, [r1, #4]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	dc05      	bgt.n	8007b38 <__sflush_r+0x20>
 8007b2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	dc02      	bgt.n	8007b38 <__sflush_r+0x20>
 8007b32:	2000      	movs	r0, #0
 8007b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b3a:	2e00      	cmp	r6, #0
 8007b3c:	d0f9      	beq.n	8007b32 <__sflush_r+0x1a>
 8007b3e:	2300      	movs	r3, #0
 8007b40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b44:	682f      	ldr	r7, [r5, #0]
 8007b46:	602b      	str	r3, [r5, #0]
 8007b48:	d032      	beq.n	8007bb0 <__sflush_r+0x98>
 8007b4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b4c:	89a3      	ldrh	r3, [r4, #12]
 8007b4e:	075a      	lsls	r2, r3, #29
 8007b50:	d505      	bpl.n	8007b5e <__sflush_r+0x46>
 8007b52:	6863      	ldr	r3, [r4, #4]
 8007b54:	1ac0      	subs	r0, r0, r3
 8007b56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b58:	b10b      	cbz	r3, 8007b5e <__sflush_r+0x46>
 8007b5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b5c:	1ac0      	subs	r0, r0, r3
 8007b5e:	2300      	movs	r3, #0
 8007b60:	4602      	mov	r2, r0
 8007b62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b64:	4628      	mov	r0, r5
 8007b66:	6a21      	ldr	r1, [r4, #32]
 8007b68:	47b0      	blx	r6
 8007b6a:	1c43      	adds	r3, r0, #1
 8007b6c:	89a3      	ldrh	r3, [r4, #12]
 8007b6e:	d106      	bne.n	8007b7e <__sflush_r+0x66>
 8007b70:	6829      	ldr	r1, [r5, #0]
 8007b72:	291d      	cmp	r1, #29
 8007b74:	d82c      	bhi.n	8007bd0 <__sflush_r+0xb8>
 8007b76:	4a2a      	ldr	r2, [pc, #168]	; (8007c20 <__sflush_r+0x108>)
 8007b78:	40ca      	lsrs	r2, r1
 8007b7a:	07d6      	lsls	r6, r2, #31
 8007b7c:	d528      	bpl.n	8007bd0 <__sflush_r+0xb8>
 8007b7e:	2200      	movs	r2, #0
 8007b80:	6062      	str	r2, [r4, #4]
 8007b82:	6922      	ldr	r2, [r4, #16]
 8007b84:	04d9      	lsls	r1, r3, #19
 8007b86:	6022      	str	r2, [r4, #0]
 8007b88:	d504      	bpl.n	8007b94 <__sflush_r+0x7c>
 8007b8a:	1c42      	adds	r2, r0, #1
 8007b8c:	d101      	bne.n	8007b92 <__sflush_r+0x7a>
 8007b8e:	682b      	ldr	r3, [r5, #0]
 8007b90:	b903      	cbnz	r3, 8007b94 <__sflush_r+0x7c>
 8007b92:	6560      	str	r0, [r4, #84]	; 0x54
 8007b94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b96:	602f      	str	r7, [r5, #0]
 8007b98:	2900      	cmp	r1, #0
 8007b9a:	d0ca      	beq.n	8007b32 <__sflush_r+0x1a>
 8007b9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007ba0:	4299      	cmp	r1, r3
 8007ba2:	d002      	beq.n	8007baa <__sflush_r+0x92>
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	f7fd fc39 	bl	800541c <_free_r>
 8007baa:	2000      	movs	r0, #0
 8007bac:	6360      	str	r0, [r4, #52]	; 0x34
 8007bae:	e7c1      	b.n	8007b34 <__sflush_r+0x1c>
 8007bb0:	6a21      	ldr	r1, [r4, #32]
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	47b0      	blx	r6
 8007bb8:	1c41      	adds	r1, r0, #1
 8007bba:	d1c7      	bne.n	8007b4c <__sflush_r+0x34>
 8007bbc:	682b      	ldr	r3, [r5, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d0c4      	beq.n	8007b4c <__sflush_r+0x34>
 8007bc2:	2b1d      	cmp	r3, #29
 8007bc4:	d001      	beq.n	8007bca <__sflush_r+0xb2>
 8007bc6:	2b16      	cmp	r3, #22
 8007bc8:	d101      	bne.n	8007bce <__sflush_r+0xb6>
 8007bca:	602f      	str	r7, [r5, #0]
 8007bcc:	e7b1      	b.n	8007b32 <__sflush_r+0x1a>
 8007bce:	89a3      	ldrh	r3, [r4, #12]
 8007bd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bd4:	81a3      	strh	r3, [r4, #12]
 8007bd6:	e7ad      	b.n	8007b34 <__sflush_r+0x1c>
 8007bd8:	690f      	ldr	r7, [r1, #16]
 8007bda:	2f00      	cmp	r7, #0
 8007bdc:	d0a9      	beq.n	8007b32 <__sflush_r+0x1a>
 8007bde:	0793      	lsls	r3, r2, #30
 8007be0:	bf18      	it	ne
 8007be2:	2300      	movne	r3, #0
 8007be4:	680e      	ldr	r6, [r1, #0]
 8007be6:	bf08      	it	eq
 8007be8:	694b      	ldreq	r3, [r1, #20]
 8007bea:	eba6 0807 	sub.w	r8, r6, r7
 8007bee:	600f      	str	r7, [r1, #0]
 8007bf0:	608b      	str	r3, [r1, #8]
 8007bf2:	f1b8 0f00 	cmp.w	r8, #0
 8007bf6:	dd9c      	ble.n	8007b32 <__sflush_r+0x1a>
 8007bf8:	4643      	mov	r3, r8
 8007bfa:	463a      	mov	r2, r7
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	6a21      	ldr	r1, [r4, #32]
 8007c00:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c02:	47b0      	blx	r6
 8007c04:	2800      	cmp	r0, #0
 8007c06:	dc06      	bgt.n	8007c16 <__sflush_r+0xfe>
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c12:	81a3      	strh	r3, [r4, #12]
 8007c14:	e78e      	b.n	8007b34 <__sflush_r+0x1c>
 8007c16:	4407      	add	r7, r0
 8007c18:	eba8 0800 	sub.w	r8, r8, r0
 8007c1c:	e7e9      	b.n	8007bf2 <__sflush_r+0xda>
 8007c1e:	bf00      	nop
 8007c20:	20400001 	.word	0x20400001

08007c24 <_fflush_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	690b      	ldr	r3, [r1, #16]
 8007c28:	4605      	mov	r5, r0
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	b913      	cbnz	r3, 8007c34 <_fflush_r+0x10>
 8007c2e:	2500      	movs	r5, #0
 8007c30:	4628      	mov	r0, r5
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	b118      	cbz	r0, 8007c3e <_fflush_r+0x1a>
 8007c36:	6983      	ldr	r3, [r0, #24]
 8007c38:	b90b      	cbnz	r3, 8007c3e <_fflush_r+0x1a>
 8007c3a:	f000 f887 	bl	8007d4c <__sinit>
 8007c3e:	4b14      	ldr	r3, [pc, #80]	; (8007c90 <_fflush_r+0x6c>)
 8007c40:	429c      	cmp	r4, r3
 8007c42:	d11b      	bne.n	8007c7c <_fflush_r+0x58>
 8007c44:	686c      	ldr	r4, [r5, #4]
 8007c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0ef      	beq.n	8007c2e <_fflush_r+0xa>
 8007c4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c50:	07d0      	lsls	r0, r2, #31
 8007c52:	d404      	bmi.n	8007c5e <_fflush_r+0x3a>
 8007c54:	0599      	lsls	r1, r3, #22
 8007c56:	d402      	bmi.n	8007c5e <_fflush_r+0x3a>
 8007c58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c5a:	f7ff fcdc 	bl	8007616 <__retarget_lock_acquire_recursive>
 8007c5e:	4628      	mov	r0, r5
 8007c60:	4621      	mov	r1, r4
 8007c62:	f7ff ff59 	bl	8007b18 <__sflush_r>
 8007c66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c68:	4605      	mov	r5, r0
 8007c6a:	07da      	lsls	r2, r3, #31
 8007c6c:	d4e0      	bmi.n	8007c30 <_fflush_r+0xc>
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	059b      	lsls	r3, r3, #22
 8007c72:	d4dd      	bmi.n	8007c30 <_fflush_r+0xc>
 8007c74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c76:	f7ff fccf 	bl	8007618 <__retarget_lock_release_recursive>
 8007c7a:	e7d9      	b.n	8007c30 <_fflush_r+0xc>
 8007c7c:	4b05      	ldr	r3, [pc, #20]	; (8007c94 <_fflush_r+0x70>)
 8007c7e:	429c      	cmp	r4, r3
 8007c80:	d101      	bne.n	8007c86 <_fflush_r+0x62>
 8007c82:	68ac      	ldr	r4, [r5, #8]
 8007c84:	e7df      	b.n	8007c46 <_fflush_r+0x22>
 8007c86:	4b04      	ldr	r3, [pc, #16]	; (8007c98 <_fflush_r+0x74>)
 8007c88:	429c      	cmp	r4, r3
 8007c8a:	bf08      	it	eq
 8007c8c:	68ec      	ldreq	r4, [r5, #12]
 8007c8e:	e7da      	b.n	8007c46 <_fflush_r+0x22>
 8007c90:	08008574 	.word	0x08008574
 8007c94:	08008594 	.word	0x08008594
 8007c98:	08008554 	.word	0x08008554

08007c9c <std>:
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	b510      	push	{r4, lr}
 8007ca0:	4604      	mov	r4, r0
 8007ca2:	e9c0 3300 	strd	r3, r3, [r0]
 8007ca6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007caa:	6083      	str	r3, [r0, #8]
 8007cac:	8181      	strh	r1, [r0, #12]
 8007cae:	6643      	str	r3, [r0, #100]	; 0x64
 8007cb0:	81c2      	strh	r2, [r0, #14]
 8007cb2:	6183      	str	r3, [r0, #24]
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	2208      	movs	r2, #8
 8007cb8:	305c      	adds	r0, #92	; 0x5c
 8007cba:	f7fd fba7 	bl	800540c <memset>
 8007cbe:	4b05      	ldr	r3, [pc, #20]	; (8007cd4 <std+0x38>)
 8007cc0:	6224      	str	r4, [r4, #32]
 8007cc2:	6263      	str	r3, [r4, #36]	; 0x24
 8007cc4:	4b04      	ldr	r3, [pc, #16]	; (8007cd8 <std+0x3c>)
 8007cc6:	62a3      	str	r3, [r4, #40]	; 0x28
 8007cc8:	4b04      	ldr	r3, [pc, #16]	; (8007cdc <std+0x40>)
 8007cca:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ccc:	4b04      	ldr	r3, [pc, #16]	; (8007ce0 <std+0x44>)
 8007cce:	6323      	str	r3, [r4, #48]	; 0x30
 8007cd0:	bd10      	pop	{r4, pc}
 8007cd2:	bf00      	nop
 8007cd4:	08007fe9 	.word	0x08007fe9
 8007cd8:	0800800b 	.word	0x0800800b
 8007cdc:	08008043 	.word	0x08008043
 8007ce0:	08008067 	.word	0x08008067

08007ce4 <_cleanup_r>:
 8007ce4:	4901      	ldr	r1, [pc, #4]	; (8007cec <_cleanup_r+0x8>)
 8007ce6:	f000 b8af 	b.w	8007e48 <_fwalk_reent>
 8007cea:	bf00      	nop
 8007cec:	08007c25 	.word	0x08007c25

08007cf0 <__sfmoreglue>:
 8007cf0:	b570      	push	{r4, r5, r6, lr}
 8007cf2:	2568      	movs	r5, #104	; 0x68
 8007cf4:	1e4a      	subs	r2, r1, #1
 8007cf6:	4355      	muls	r5, r2
 8007cf8:	460e      	mov	r6, r1
 8007cfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007cfe:	f7fd fbd9 	bl	80054b4 <_malloc_r>
 8007d02:	4604      	mov	r4, r0
 8007d04:	b140      	cbz	r0, 8007d18 <__sfmoreglue+0x28>
 8007d06:	2100      	movs	r1, #0
 8007d08:	e9c0 1600 	strd	r1, r6, [r0]
 8007d0c:	300c      	adds	r0, #12
 8007d0e:	60a0      	str	r0, [r4, #8]
 8007d10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d14:	f7fd fb7a 	bl	800540c <memset>
 8007d18:	4620      	mov	r0, r4
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}

08007d1c <__sfp_lock_acquire>:
 8007d1c:	4801      	ldr	r0, [pc, #4]	; (8007d24 <__sfp_lock_acquire+0x8>)
 8007d1e:	f7ff bc7a 	b.w	8007616 <__retarget_lock_acquire_recursive>
 8007d22:	bf00      	nop
 8007d24:	20000380 	.word	0x20000380

08007d28 <__sfp_lock_release>:
 8007d28:	4801      	ldr	r0, [pc, #4]	; (8007d30 <__sfp_lock_release+0x8>)
 8007d2a:	f7ff bc75 	b.w	8007618 <__retarget_lock_release_recursive>
 8007d2e:	bf00      	nop
 8007d30:	20000380 	.word	0x20000380

08007d34 <__sinit_lock_acquire>:
 8007d34:	4801      	ldr	r0, [pc, #4]	; (8007d3c <__sinit_lock_acquire+0x8>)
 8007d36:	f7ff bc6e 	b.w	8007616 <__retarget_lock_acquire_recursive>
 8007d3a:	bf00      	nop
 8007d3c:	2000037b 	.word	0x2000037b

08007d40 <__sinit_lock_release>:
 8007d40:	4801      	ldr	r0, [pc, #4]	; (8007d48 <__sinit_lock_release+0x8>)
 8007d42:	f7ff bc69 	b.w	8007618 <__retarget_lock_release_recursive>
 8007d46:	bf00      	nop
 8007d48:	2000037b 	.word	0x2000037b

08007d4c <__sinit>:
 8007d4c:	b510      	push	{r4, lr}
 8007d4e:	4604      	mov	r4, r0
 8007d50:	f7ff fff0 	bl	8007d34 <__sinit_lock_acquire>
 8007d54:	69a3      	ldr	r3, [r4, #24]
 8007d56:	b11b      	cbz	r3, 8007d60 <__sinit+0x14>
 8007d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d5c:	f7ff bff0 	b.w	8007d40 <__sinit_lock_release>
 8007d60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007d64:	6523      	str	r3, [r4, #80]	; 0x50
 8007d66:	4b13      	ldr	r3, [pc, #76]	; (8007db4 <__sinit+0x68>)
 8007d68:	4a13      	ldr	r2, [pc, #76]	; (8007db8 <__sinit+0x6c>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	62a2      	str	r2, [r4, #40]	; 0x28
 8007d6e:	42a3      	cmp	r3, r4
 8007d70:	bf08      	it	eq
 8007d72:	2301      	moveq	r3, #1
 8007d74:	4620      	mov	r0, r4
 8007d76:	bf08      	it	eq
 8007d78:	61a3      	streq	r3, [r4, #24]
 8007d7a:	f000 f81f 	bl	8007dbc <__sfp>
 8007d7e:	6060      	str	r0, [r4, #4]
 8007d80:	4620      	mov	r0, r4
 8007d82:	f000 f81b 	bl	8007dbc <__sfp>
 8007d86:	60a0      	str	r0, [r4, #8]
 8007d88:	4620      	mov	r0, r4
 8007d8a:	f000 f817 	bl	8007dbc <__sfp>
 8007d8e:	2200      	movs	r2, #0
 8007d90:	2104      	movs	r1, #4
 8007d92:	60e0      	str	r0, [r4, #12]
 8007d94:	6860      	ldr	r0, [r4, #4]
 8007d96:	f7ff ff81 	bl	8007c9c <std>
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	2109      	movs	r1, #9
 8007d9e:	68a0      	ldr	r0, [r4, #8]
 8007da0:	f7ff ff7c 	bl	8007c9c <std>
 8007da4:	2202      	movs	r2, #2
 8007da6:	2112      	movs	r1, #18
 8007da8:	68e0      	ldr	r0, [r4, #12]
 8007daa:	f7ff ff77 	bl	8007c9c <std>
 8007dae:	2301      	movs	r3, #1
 8007db0:	61a3      	str	r3, [r4, #24]
 8007db2:	e7d1      	b.n	8007d58 <__sinit+0xc>
 8007db4:	080081d0 	.word	0x080081d0
 8007db8:	08007ce5 	.word	0x08007ce5

08007dbc <__sfp>:
 8007dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dbe:	4607      	mov	r7, r0
 8007dc0:	f7ff ffac 	bl	8007d1c <__sfp_lock_acquire>
 8007dc4:	4b1e      	ldr	r3, [pc, #120]	; (8007e40 <__sfp+0x84>)
 8007dc6:	681e      	ldr	r6, [r3, #0]
 8007dc8:	69b3      	ldr	r3, [r6, #24]
 8007dca:	b913      	cbnz	r3, 8007dd2 <__sfp+0x16>
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f7ff ffbd 	bl	8007d4c <__sinit>
 8007dd2:	3648      	adds	r6, #72	; 0x48
 8007dd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	d503      	bpl.n	8007de4 <__sfp+0x28>
 8007ddc:	6833      	ldr	r3, [r6, #0]
 8007dde:	b30b      	cbz	r3, 8007e24 <__sfp+0x68>
 8007de0:	6836      	ldr	r6, [r6, #0]
 8007de2:	e7f7      	b.n	8007dd4 <__sfp+0x18>
 8007de4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007de8:	b9d5      	cbnz	r5, 8007e20 <__sfp+0x64>
 8007dea:	4b16      	ldr	r3, [pc, #88]	; (8007e44 <__sfp+0x88>)
 8007dec:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007df0:	60e3      	str	r3, [r4, #12]
 8007df2:	6665      	str	r5, [r4, #100]	; 0x64
 8007df4:	f7ff fc0e 	bl	8007614 <__retarget_lock_init_recursive>
 8007df8:	f7ff ff96 	bl	8007d28 <__sfp_lock_release>
 8007dfc:	2208      	movs	r2, #8
 8007dfe:	4629      	mov	r1, r5
 8007e00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e08:	6025      	str	r5, [r4, #0]
 8007e0a:	61a5      	str	r5, [r4, #24]
 8007e0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e10:	f7fd fafc 	bl	800540c <memset>
 8007e14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e1c:	4620      	mov	r0, r4
 8007e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e20:	3468      	adds	r4, #104	; 0x68
 8007e22:	e7d9      	b.n	8007dd8 <__sfp+0x1c>
 8007e24:	2104      	movs	r1, #4
 8007e26:	4638      	mov	r0, r7
 8007e28:	f7ff ff62 	bl	8007cf0 <__sfmoreglue>
 8007e2c:	4604      	mov	r4, r0
 8007e2e:	6030      	str	r0, [r6, #0]
 8007e30:	2800      	cmp	r0, #0
 8007e32:	d1d5      	bne.n	8007de0 <__sfp+0x24>
 8007e34:	f7ff ff78 	bl	8007d28 <__sfp_lock_release>
 8007e38:	230c      	movs	r3, #12
 8007e3a:	603b      	str	r3, [r7, #0]
 8007e3c:	e7ee      	b.n	8007e1c <__sfp+0x60>
 8007e3e:	bf00      	nop
 8007e40:	080081d0 	.word	0x080081d0
 8007e44:	ffff0001 	.word	0xffff0001

08007e48 <_fwalk_reent>:
 8007e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e4c:	4606      	mov	r6, r0
 8007e4e:	4688      	mov	r8, r1
 8007e50:	2700      	movs	r7, #0
 8007e52:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007e56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e5a:	f1b9 0901 	subs.w	r9, r9, #1
 8007e5e:	d505      	bpl.n	8007e6c <_fwalk_reent+0x24>
 8007e60:	6824      	ldr	r4, [r4, #0]
 8007e62:	2c00      	cmp	r4, #0
 8007e64:	d1f7      	bne.n	8007e56 <_fwalk_reent+0xe>
 8007e66:	4638      	mov	r0, r7
 8007e68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e6c:	89ab      	ldrh	r3, [r5, #12]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d907      	bls.n	8007e82 <_fwalk_reent+0x3a>
 8007e72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e76:	3301      	adds	r3, #1
 8007e78:	d003      	beq.n	8007e82 <_fwalk_reent+0x3a>
 8007e7a:	4629      	mov	r1, r5
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	47c0      	blx	r8
 8007e80:	4307      	orrs	r7, r0
 8007e82:	3568      	adds	r5, #104	; 0x68
 8007e84:	e7e9      	b.n	8007e5a <_fwalk_reent+0x12>

08007e86 <__swhatbuf_r>:
 8007e86:	b570      	push	{r4, r5, r6, lr}
 8007e88:	460e      	mov	r6, r1
 8007e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e8e:	4614      	mov	r4, r2
 8007e90:	2900      	cmp	r1, #0
 8007e92:	461d      	mov	r5, r3
 8007e94:	b096      	sub	sp, #88	; 0x58
 8007e96:	da07      	bge.n	8007ea8 <__swhatbuf_r+0x22>
 8007e98:	2300      	movs	r3, #0
 8007e9a:	602b      	str	r3, [r5, #0]
 8007e9c:	89b3      	ldrh	r3, [r6, #12]
 8007e9e:	061a      	lsls	r2, r3, #24
 8007ea0:	d410      	bmi.n	8007ec4 <__swhatbuf_r+0x3e>
 8007ea2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ea6:	e00e      	b.n	8007ec6 <__swhatbuf_r+0x40>
 8007ea8:	466a      	mov	r2, sp
 8007eaa:	f000 f903 	bl	80080b4 <_fstat_r>
 8007eae:	2800      	cmp	r0, #0
 8007eb0:	dbf2      	blt.n	8007e98 <__swhatbuf_r+0x12>
 8007eb2:	9a01      	ldr	r2, [sp, #4]
 8007eb4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007eb8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007ebc:	425a      	negs	r2, r3
 8007ebe:	415a      	adcs	r2, r3
 8007ec0:	602a      	str	r2, [r5, #0]
 8007ec2:	e7ee      	b.n	8007ea2 <__swhatbuf_r+0x1c>
 8007ec4:	2340      	movs	r3, #64	; 0x40
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	6023      	str	r3, [r4, #0]
 8007eca:	b016      	add	sp, #88	; 0x58
 8007ecc:	bd70      	pop	{r4, r5, r6, pc}
	...

08007ed0 <__smakebuf_r>:
 8007ed0:	898b      	ldrh	r3, [r1, #12]
 8007ed2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007ed4:	079d      	lsls	r5, r3, #30
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	460c      	mov	r4, r1
 8007eda:	d507      	bpl.n	8007eec <__smakebuf_r+0x1c>
 8007edc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007ee0:	6023      	str	r3, [r4, #0]
 8007ee2:	6123      	str	r3, [r4, #16]
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	6163      	str	r3, [r4, #20]
 8007ee8:	b002      	add	sp, #8
 8007eea:	bd70      	pop	{r4, r5, r6, pc}
 8007eec:	466a      	mov	r2, sp
 8007eee:	ab01      	add	r3, sp, #4
 8007ef0:	f7ff ffc9 	bl	8007e86 <__swhatbuf_r>
 8007ef4:	9900      	ldr	r1, [sp, #0]
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	4630      	mov	r0, r6
 8007efa:	f7fd fadb 	bl	80054b4 <_malloc_r>
 8007efe:	b948      	cbnz	r0, 8007f14 <__smakebuf_r+0x44>
 8007f00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f04:	059a      	lsls	r2, r3, #22
 8007f06:	d4ef      	bmi.n	8007ee8 <__smakebuf_r+0x18>
 8007f08:	f023 0303 	bic.w	r3, r3, #3
 8007f0c:	f043 0302 	orr.w	r3, r3, #2
 8007f10:	81a3      	strh	r3, [r4, #12]
 8007f12:	e7e3      	b.n	8007edc <__smakebuf_r+0xc>
 8007f14:	4b0d      	ldr	r3, [pc, #52]	; (8007f4c <__smakebuf_r+0x7c>)
 8007f16:	62b3      	str	r3, [r6, #40]	; 0x28
 8007f18:	89a3      	ldrh	r3, [r4, #12]
 8007f1a:	6020      	str	r0, [r4, #0]
 8007f1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f20:	81a3      	strh	r3, [r4, #12]
 8007f22:	9b00      	ldr	r3, [sp, #0]
 8007f24:	6120      	str	r0, [r4, #16]
 8007f26:	6163      	str	r3, [r4, #20]
 8007f28:	9b01      	ldr	r3, [sp, #4]
 8007f2a:	b15b      	cbz	r3, 8007f44 <__smakebuf_r+0x74>
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f32:	f000 f8d1 	bl	80080d8 <_isatty_r>
 8007f36:	b128      	cbz	r0, 8007f44 <__smakebuf_r+0x74>
 8007f38:	89a3      	ldrh	r3, [r4, #12]
 8007f3a:	f023 0303 	bic.w	r3, r3, #3
 8007f3e:	f043 0301 	orr.w	r3, r3, #1
 8007f42:	81a3      	strh	r3, [r4, #12]
 8007f44:	89a0      	ldrh	r0, [r4, #12]
 8007f46:	4305      	orrs	r5, r0
 8007f48:	81a5      	strh	r5, [r4, #12]
 8007f4a:	e7cd      	b.n	8007ee8 <__smakebuf_r+0x18>
 8007f4c:	08007ce5 	.word	0x08007ce5

08007f50 <_malloc_usable_size_r>:
 8007f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f54:	1f18      	subs	r0, r3, #4
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	bfbc      	itt	lt
 8007f5a:	580b      	ldrlt	r3, [r1, r0]
 8007f5c:	18c0      	addlt	r0, r0, r3
 8007f5e:	4770      	bx	lr

08007f60 <_raise_r>:
 8007f60:	291f      	cmp	r1, #31
 8007f62:	b538      	push	{r3, r4, r5, lr}
 8007f64:	4604      	mov	r4, r0
 8007f66:	460d      	mov	r5, r1
 8007f68:	d904      	bls.n	8007f74 <_raise_r+0x14>
 8007f6a:	2316      	movs	r3, #22
 8007f6c:	6003      	str	r3, [r0, #0]
 8007f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f72:	bd38      	pop	{r3, r4, r5, pc}
 8007f74:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007f76:	b112      	cbz	r2, 8007f7e <_raise_r+0x1e>
 8007f78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f7c:	b94b      	cbnz	r3, 8007f92 <_raise_r+0x32>
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f000 f830 	bl	8007fe4 <_getpid_r>
 8007f84:	462a      	mov	r2, r5
 8007f86:	4601      	mov	r1, r0
 8007f88:	4620      	mov	r0, r4
 8007f8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f8e:	f000 b817 	b.w	8007fc0 <_kill_r>
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d00a      	beq.n	8007fac <_raise_r+0x4c>
 8007f96:	1c59      	adds	r1, r3, #1
 8007f98:	d103      	bne.n	8007fa2 <_raise_r+0x42>
 8007f9a:	2316      	movs	r3, #22
 8007f9c:	6003      	str	r3, [r0, #0]
 8007f9e:	2001      	movs	r0, #1
 8007fa0:	e7e7      	b.n	8007f72 <_raise_r+0x12>
 8007fa2:	2400      	movs	r4, #0
 8007fa4:	4628      	mov	r0, r5
 8007fa6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007faa:	4798      	blx	r3
 8007fac:	2000      	movs	r0, #0
 8007fae:	e7e0      	b.n	8007f72 <_raise_r+0x12>

08007fb0 <raise>:
 8007fb0:	4b02      	ldr	r3, [pc, #8]	; (8007fbc <raise+0xc>)
 8007fb2:	4601      	mov	r1, r0
 8007fb4:	6818      	ldr	r0, [r3, #0]
 8007fb6:	f7ff bfd3 	b.w	8007f60 <_raise_r>
 8007fba:	bf00      	nop
 8007fbc:	20000014 	.word	0x20000014

08007fc0 <_kill_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	4d06      	ldr	r5, [pc, #24]	; (8007fe0 <_kill_r+0x20>)
 8007fc6:	4604      	mov	r4, r0
 8007fc8:	4608      	mov	r0, r1
 8007fca:	4611      	mov	r1, r2
 8007fcc:	602b      	str	r3, [r5, #0]
 8007fce:	f7f9 fea2 	bl	8001d16 <_kill>
 8007fd2:	1c43      	adds	r3, r0, #1
 8007fd4:	d102      	bne.n	8007fdc <_kill_r+0x1c>
 8007fd6:	682b      	ldr	r3, [r5, #0]
 8007fd8:	b103      	cbz	r3, 8007fdc <_kill_r+0x1c>
 8007fda:	6023      	str	r3, [r4, #0]
 8007fdc:	bd38      	pop	{r3, r4, r5, pc}
 8007fde:	bf00      	nop
 8007fe0:	20000374 	.word	0x20000374

08007fe4 <_getpid_r>:
 8007fe4:	f7f9 be90 	b.w	8001d08 <_getpid>

08007fe8 <__sread>:
 8007fe8:	b510      	push	{r4, lr}
 8007fea:	460c      	mov	r4, r1
 8007fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ff0:	f000 f894 	bl	800811c <_read_r>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	bfab      	itete	ge
 8007ff8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ffa:	89a3      	ldrhlt	r3, [r4, #12]
 8007ffc:	181b      	addge	r3, r3, r0
 8007ffe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008002:	bfac      	ite	ge
 8008004:	6563      	strge	r3, [r4, #84]	; 0x54
 8008006:	81a3      	strhlt	r3, [r4, #12]
 8008008:	bd10      	pop	{r4, pc}

0800800a <__swrite>:
 800800a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800800e:	461f      	mov	r7, r3
 8008010:	898b      	ldrh	r3, [r1, #12]
 8008012:	4605      	mov	r5, r0
 8008014:	05db      	lsls	r3, r3, #23
 8008016:	460c      	mov	r4, r1
 8008018:	4616      	mov	r6, r2
 800801a:	d505      	bpl.n	8008028 <__swrite+0x1e>
 800801c:	2302      	movs	r3, #2
 800801e:	2200      	movs	r2, #0
 8008020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008024:	f000 f868 	bl	80080f8 <_lseek_r>
 8008028:	89a3      	ldrh	r3, [r4, #12]
 800802a:	4632      	mov	r2, r6
 800802c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008030:	81a3      	strh	r3, [r4, #12]
 8008032:	4628      	mov	r0, r5
 8008034:	463b      	mov	r3, r7
 8008036:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800803a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800803e:	f000 b817 	b.w	8008070 <_write_r>

08008042 <__sseek>:
 8008042:	b510      	push	{r4, lr}
 8008044:	460c      	mov	r4, r1
 8008046:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800804a:	f000 f855 	bl	80080f8 <_lseek_r>
 800804e:	1c43      	adds	r3, r0, #1
 8008050:	89a3      	ldrh	r3, [r4, #12]
 8008052:	bf15      	itete	ne
 8008054:	6560      	strne	r0, [r4, #84]	; 0x54
 8008056:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800805a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800805e:	81a3      	strheq	r3, [r4, #12]
 8008060:	bf18      	it	ne
 8008062:	81a3      	strhne	r3, [r4, #12]
 8008064:	bd10      	pop	{r4, pc}

08008066 <__sclose>:
 8008066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800806a:	f000 b813 	b.w	8008094 <_close_r>
	...

08008070 <_write_r>:
 8008070:	b538      	push	{r3, r4, r5, lr}
 8008072:	4604      	mov	r4, r0
 8008074:	4608      	mov	r0, r1
 8008076:	4611      	mov	r1, r2
 8008078:	2200      	movs	r2, #0
 800807a:	4d05      	ldr	r5, [pc, #20]	; (8008090 <_write_r+0x20>)
 800807c:	602a      	str	r2, [r5, #0]
 800807e:	461a      	mov	r2, r3
 8008080:	f7f9 fe80 	bl	8001d84 <_write>
 8008084:	1c43      	adds	r3, r0, #1
 8008086:	d102      	bne.n	800808e <_write_r+0x1e>
 8008088:	682b      	ldr	r3, [r5, #0]
 800808a:	b103      	cbz	r3, 800808e <_write_r+0x1e>
 800808c:	6023      	str	r3, [r4, #0]
 800808e:	bd38      	pop	{r3, r4, r5, pc}
 8008090:	20000374 	.word	0x20000374

08008094 <_close_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	2300      	movs	r3, #0
 8008098:	4d05      	ldr	r5, [pc, #20]	; (80080b0 <_close_r+0x1c>)
 800809a:	4604      	mov	r4, r0
 800809c:	4608      	mov	r0, r1
 800809e:	602b      	str	r3, [r5, #0]
 80080a0:	f7f9 fe8c 	bl	8001dbc <_close>
 80080a4:	1c43      	adds	r3, r0, #1
 80080a6:	d102      	bne.n	80080ae <_close_r+0x1a>
 80080a8:	682b      	ldr	r3, [r5, #0]
 80080aa:	b103      	cbz	r3, 80080ae <_close_r+0x1a>
 80080ac:	6023      	str	r3, [r4, #0]
 80080ae:	bd38      	pop	{r3, r4, r5, pc}
 80080b0:	20000374 	.word	0x20000374

080080b4 <_fstat_r>:
 80080b4:	b538      	push	{r3, r4, r5, lr}
 80080b6:	2300      	movs	r3, #0
 80080b8:	4d06      	ldr	r5, [pc, #24]	; (80080d4 <_fstat_r+0x20>)
 80080ba:	4604      	mov	r4, r0
 80080bc:	4608      	mov	r0, r1
 80080be:	4611      	mov	r1, r2
 80080c0:	602b      	str	r3, [r5, #0]
 80080c2:	f7f9 fe86 	bl	8001dd2 <_fstat>
 80080c6:	1c43      	adds	r3, r0, #1
 80080c8:	d102      	bne.n	80080d0 <_fstat_r+0x1c>
 80080ca:	682b      	ldr	r3, [r5, #0]
 80080cc:	b103      	cbz	r3, 80080d0 <_fstat_r+0x1c>
 80080ce:	6023      	str	r3, [r4, #0]
 80080d0:	bd38      	pop	{r3, r4, r5, pc}
 80080d2:	bf00      	nop
 80080d4:	20000374 	.word	0x20000374

080080d8 <_isatty_r>:
 80080d8:	b538      	push	{r3, r4, r5, lr}
 80080da:	2300      	movs	r3, #0
 80080dc:	4d05      	ldr	r5, [pc, #20]	; (80080f4 <_isatty_r+0x1c>)
 80080de:	4604      	mov	r4, r0
 80080e0:	4608      	mov	r0, r1
 80080e2:	602b      	str	r3, [r5, #0]
 80080e4:	f7f9 fe84 	bl	8001df0 <_isatty>
 80080e8:	1c43      	adds	r3, r0, #1
 80080ea:	d102      	bne.n	80080f2 <_isatty_r+0x1a>
 80080ec:	682b      	ldr	r3, [r5, #0]
 80080ee:	b103      	cbz	r3, 80080f2 <_isatty_r+0x1a>
 80080f0:	6023      	str	r3, [r4, #0]
 80080f2:	bd38      	pop	{r3, r4, r5, pc}
 80080f4:	20000374 	.word	0x20000374

080080f8 <_lseek_r>:
 80080f8:	b538      	push	{r3, r4, r5, lr}
 80080fa:	4604      	mov	r4, r0
 80080fc:	4608      	mov	r0, r1
 80080fe:	4611      	mov	r1, r2
 8008100:	2200      	movs	r2, #0
 8008102:	4d05      	ldr	r5, [pc, #20]	; (8008118 <_lseek_r+0x20>)
 8008104:	602a      	str	r2, [r5, #0]
 8008106:	461a      	mov	r2, r3
 8008108:	f7f9 fe7c 	bl	8001e04 <_lseek>
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	d102      	bne.n	8008116 <_lseek_r+0x1e>
 8008110:	682b      	ldr	r3, [r5, #0]
 8008112:	b103      	cbz	r3, 8008116 <_lseek_r+0x1e>
 8008114:	6023      	str	r3, [r4, #0]
 8008116:	bd38      	pop	{r3, r4, r5, pc}
 8008118:	20000374 	.word	0x20000374

0800811c <_read_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	4604      	mov	r4, r0
 8008120:	4608      	mov	r0, r1
 8008122:	4611      	mov	r1, r2
 8008124:	2200      	movs	r2, #0
 8008126:	4d05      	ldr	r5, [pc, #20]	; (800813c <_read_r+0x20>)
 8008128:	602a      	str	r2, [r5, #0]
 800812a:	461a      	mov	r2, r3
 800812c:	f7f9 fe0d 	bl	8001d4a <_read>
 8008130:	1c43      	adds	r3, r0, #1
 8008132:	d102      	bne.n	800813a <_read_r+0x1e>
 8008134:	682b      	ldr	r3, [r5, #0]
 8008136:	b103      	cbz	r3, 800813a <_read_r+0x1e>
 8008138:	6023      	str	r3, [r4, #0]
 800813a:	bd38      	pop	{r3, r4, r5, pc}
 800813c:	20000374 	.word	0x20000374

08008140 <_init>:
 8008140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008142:	bf00      	nop
 8008144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008146:	bc08      	pop	{r3}
 8008148:	469e      	mov	lr, r3
 800814a:	4770      	bx	lr

0800814c <_fini>:
 800814c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800814e:	bf00      	nop
 8008150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008152:	bc08      	pop	{r3}
 8008154:	469e      	mov	lr, r3
 8008156:	4770      	bx	lr
