
---------- Begin Simulation Statistics ----------
final_tick                                18501002000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95520                       # Simulator instruction rate (inst/s)
host_mem_usage                                 957092                       # Number of bytes of host memory used
host_op_rate                                   184275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   104.69                       # Real time elapsed on the host
host_tick_rate                              176720584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19291845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018501                       # Number of seconds simulated
sim_ticks                                 18501002000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4689106                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             128755                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            658252                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5363475                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1280937                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         4689106                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          3408169                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5363475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  494556                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       461802                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12942062                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8489301                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            659668                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2279172                       # Number of branches committed
system.cpu.commit.bw_lim_events                840440                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1325                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        15824177                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               19291845                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14764641                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.306625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.244536                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9278473     62.84%     62.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1499069     10.15%     73.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       655785      4.44%     77.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1232909      8.35%     85.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       686851      4.65%     90.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       265514      1.80%     92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       155215      1.05%     93.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       150385      1.02%     94.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       840440      5.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14764641                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      26028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               199524                       # Number of function calls committed.
system.cpu.commit.int_insts                  19203499                       # Number of committed integer instructions.
system.cpu.commit.loads                       2668046                       # Number of loads committed
system.cpu.commit.membars                         320                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        73387      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15080066     78.17%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           70703      0.37%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           146573      0.76%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            751      0.00%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1360      0.01%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1660      0.01%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1398      0.01%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3494      0.02%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            5      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          182      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           64      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2663045     13.80%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1233031      6.39%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5001      0.03%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        11050      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19291845                       # Class of committed instruction
system.cpu.commit.refs                        3912127                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      19291845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.850100                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.850100                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      3642787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3642787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52554.381518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52554.381518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53451.583710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53451.583710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      3563100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3563100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4187901000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4187901000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021875                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021875                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        79687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47642                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47642                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1712856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1712856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32045                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1244612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1244612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65021.083754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65021.083754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62948.466179                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62948.466179                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1230953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1230953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    888122983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    888122983                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        13659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    844075983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    844075983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010774                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010774                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13409                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.403509                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.172414                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               627                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              29                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        15301                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          701                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4887399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4887399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54378.591295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54378.591295                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56253.178664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56253.178664                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4794053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4794053                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   5076023983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5076023983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019099                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        93346                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93346                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        47892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2556931983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2556931983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        45454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4887399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4887399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54378.591295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54378.591295                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56253.178664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56253.178664                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4794053                       # number of overall hits
system.cpu.dcache.overall_hits::total         4794053                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   5076023983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5076023983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019099                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        93346                       # number of overall misses
system.cpu.dcache.overall_misses::total         93346                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        47892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2556931983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2556931983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        45454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45454                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  44025                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          650                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            107.430087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9819847                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.589704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             45049                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9819847                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1019.589704                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4839618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        21441                       # number of writebacks
system.cpu.dcache.writebacks::total             21441                       # number of writebacks
system.cpu.decode.BlockedCycles               2722887                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               41810705                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7771455                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5603455                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 660117                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                518545                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3937740                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         77409                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1645371                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          8614                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5363475                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3079186                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7990805                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                321686                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       22882518                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 1621                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          155                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         12823                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1320234                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         11                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.289902                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8610858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1775493                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.236826                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           17276459                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.597887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.487423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10342501     59.86%     59.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   388579      2.25%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   309302      1.79%     63.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   390009      2.26%     66.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   417489      2.42%     68.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   443926      2.57%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   355947      2.06%     73.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   349844      2.02%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4278862     24.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17276459                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     38362                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    16789                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      3079185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3079185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26068.289952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26068.289952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25465.995498                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25465.995498                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2636177                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2636177                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11548460995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11548460995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.143872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.143872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       443008                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        443008                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        49163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        49163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10029654997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10029654997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.127906                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.127906                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       393845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       393845                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     5.934932                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               292                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         1733                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3079185                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3079185                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26068.289952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26068.289952                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25465.995498                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25465.995498                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2636177                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2636177                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  11548460995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11548460995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.143872                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.143872                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       443008                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         443008                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        49163                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        49163                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10029654997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10029654997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.127906                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.127906                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       393845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       393845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3079185                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3079185                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26068.289952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26068.289952                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25465.995498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25465.995498                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2636177                       # number of overall hits
system.cpu.icache.overall_hits::total         2636177                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  11548460995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11548460995                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.143872                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.143872                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       443008                       # number of overall misses
system.cpu.icache.overall_misses::total        443008                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        49163                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        49163                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10029654997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10029654997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.127906                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.127906                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       393845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       393845                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 393439                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              7.693438                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6552215                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.705755                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            393845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6552215                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.705755                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3030022                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       393439                       # number of writebacks
system.cpu.icache.writebacks::total            393439                       # number of writebacks
system.cpu.idleCycles                         1224544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               837815                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2932351                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.517848                       # Inst execution rate
system.cpu.iew.exec_refs                      5580613                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1644485                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2051570                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               5208615                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12965                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             41752                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2171524                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35115270                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3936128                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1333447                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28081718                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3918                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 42656                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 660117                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 48385                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           545                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           221891                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         5153                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          796                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          612                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2540549                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       927443                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            796                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       640219                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         197596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  31999730                       # num instructions consuming a value
system.cpu.iew.wb_count                      27427024                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616984                       # average fanout of values written-back
system.cpu.iew.wb_producers                  19743320                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.482461                       # insts written-back per cycle
system.cpu.iew.wb_sent                       27738611                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 41031371                       # number of integer regfile reads
system.cpu.int_regfile_writes                23226636                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.540511                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.540511                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            260223      0.88%      0.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              22869411     77.75%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                76788      0.26%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                168227      0.57%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 789      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3854      0.01%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2616      0.01%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1969      0.01%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5130      0.02%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 31      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              13      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1301      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            490      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              1      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4223380     14.36%     93.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1782914      6.06%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6698      0.02%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          11277      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               29415172                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   36084                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               71429                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        33576                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              56118                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      504191                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017141                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  468482     92.92%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     8      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    186      0.04%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22308      4.42%     97.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12536      2.49%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               441      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              217      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               29623056                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           76702202                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27393448                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          50883105                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35078403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  29415172                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               36867                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15823324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            162644                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          35542                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     23689297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17276459                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.702616                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.342569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9523460     55.12%     55.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1311024      7.59%     62.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1257951      7.28%     69.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1190465      6.89%     76.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1138267      6.59%     83.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              965991      5.59%     89.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              881969      5.11%     94.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              716642      4.15%     98.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              290690      1.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17276459                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.589923                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     3081599                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         36025                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             61760                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            79876                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              5208615                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2171524                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12117395                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    765                       # number of misc regfile writes
system.cpu.numCycles                         18501003                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     18501002000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2213816                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22778958                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               22                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 271672                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  8104874                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  19924                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 14447                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              99672553                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               39650601                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            44791806                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5721036                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 206151                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 660117                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                561838                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 22012698                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             55274                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         61839722                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14778                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1153                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1015887                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1112                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     49040223                       # The number of ROB reads
system.cpu.rob.rob_writes                    72793847                       # The number of ROB writes
system.cpu.timesIdled                          153855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    80                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         1374                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1374                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94781.726895                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94781.726895                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2557779682                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2557779682                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        26986                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          26986                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       393207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         393207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117950.495050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117950.495050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98569.131115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98569.131115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         388662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             388662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    536085000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    536085000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.011559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    441294000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    441294000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.011386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4477                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         13029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 141364.289023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141364.289023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 121446.917014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121446.917014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              8711                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8711                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    610411000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     610411000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.331415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.331415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            4318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4318                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    523922000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    523922000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.331108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.331108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         4314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4314                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        32020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123288.732946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123288.732946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106470.434339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106470.434339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1125995998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1125995998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.285228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.285228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         9133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    896693998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    896693998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.263023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.263023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8422                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          405                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              405                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1256.410256                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1256.410256                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29717.948718                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29717.948718                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              327                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  327                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data        98000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        98000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.192593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.192593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data             78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 78                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      2318000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2318000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.192593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.192593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            78                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       388330                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       388330                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       388330                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           388330                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        21441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        21441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21441                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           393207                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            45049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               438256                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117950.495050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 129091.294179                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126277.617137                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98569.131115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 111543.341552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108168.825771                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               388662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                31598                       # number of demand (read+write) hits
system.l2.demand_hits::total                   420260                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    536085000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1736406998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2272491998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.011559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.298586                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041063                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13451                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17996                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             715                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 783                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    441294000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1420615998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1861909998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.011386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17213                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          393207                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           45049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              438256                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 117950.495050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 129091.294179                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126277.617137                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98569.131115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 111543.341552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94781.726895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99995.241521                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              388662                       # number of overall hits
system.l2.overall_hits::.cpu.data               31598                       # number of overall hits
system.l2.overall_hits::total                  420260                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    536085000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1736406998                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2272491998                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.011559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.298586                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041063                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4545                       # number of overall misses
system.l2.overall_misses::.cpu.data             13451                       # number of overall misses
system.l2.overall_misses::total                 17996                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            715                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                783                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    441294000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1420615998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2557779682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4419689680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.011386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        26986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44199                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            34762                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                  231                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               35148                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   844                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          43027                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.l2.tags.avg_refs                     19.002886                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  7014227                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     205.204682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       446.877176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1138.353794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2273.907345                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.050099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.109101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.277918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.555153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992271                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2089                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2007                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.510010                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.489990                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     47123                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   7014227                       # Number of tag accesses
system.l2.tags.tagsinuse                  4064.342997                       # Cycle average of tags in use
system.l2.tags.total_refs                      895473                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      6186                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               12775                       # number of writebacks
system.l2.writebacks::total                     12775                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     325604.87                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                61520.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     12775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     26803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     42770.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       152.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        44.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     15487161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15487161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          15487161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44064208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     92763841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152315210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44192201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         15487161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44064208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     92763841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            196507411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44192201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44192201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        12809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.380748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   205.110393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.347538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2533     19.78%     19.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5511     43.02%     62.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1417     11.06%     73.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1231      9.61%     83.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          722      5.64%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          314      2.45%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          314      2.45%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          186      1.45%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          581      4.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12809                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2814208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2817984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  815680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               817600                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       286528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        286528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         286528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         815232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1716224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2817984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       817600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          817600                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        26816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     47104.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     60127.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64453.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       286528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       812288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1715392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 15487161.181864637882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 43905081.465317390859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 92718870.037417441607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    210885821                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    765904439                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1728379418                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        12775                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  33465550.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       815680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 44088422.886500962079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 427522401766                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          711                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               99565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12220                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          711                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        26816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12775                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    77.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1056                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000927174750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.722925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.268992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.353656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           661     92.97%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           41      5.77%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            8      1.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   14770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     44031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44031                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       44031                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.95                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    35154                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  219860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   18496310000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2705169678                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1880694678                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.925457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.867436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.460778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              190     26.72%     26.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.13%     27.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              298     41.91%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              138     19.41%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               54      7.59%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      1.83%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.70%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.56%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    12775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12775                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      12775                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                68.52                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    8753                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            888193380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 42511560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3101369430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            463.399975                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    135682500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     453700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4801504500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4769661759                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1539088778                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6801364463                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             69006720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 22591635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1831546560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               149211720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1072546800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1367446260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             8573363865                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          16367880222                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               28438560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            907385850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 48951840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3239231340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            471.668259                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    121898500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     465660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4435152000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4804359512                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1570293497                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7103638491                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             63476640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 26018520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1844866560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               164748360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1100820240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1291514400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             8726335410                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          16341068003                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               38090340                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       127971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       127971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 127971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3635584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3635584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3635584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           135955079                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          228502844                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44109                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              39717                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12775                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27056                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               78                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39717                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1180491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       134933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1315424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     50345344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4255360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               54600704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18501002000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1706561991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1181680854                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135678873                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    858432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           522352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020243                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.141197                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 511805     97.98%     97.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10520      2.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     27      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             522352                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         5653                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           27                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       437773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4841                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       876793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4868                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           83689                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            425865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       393439                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           52836                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            40024                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             405                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13029                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        393845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32020                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
er bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 150.924032032390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 119852018.703609675169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 12344152.041945202276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 62478398.850528612733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 1037602.720222681877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 4133809.237367164809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  80143228217                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   6934042022                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  36121820329                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst    575294725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   2323068468                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       179313                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 112217665.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     11444032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 13493589.469903886318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 20122086313553                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   470                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        10268                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             5517546                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             170055                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        10268                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1592123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       163581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       840760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst        13751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        55326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2665545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       179313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             179313                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    79.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            226712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            182117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            170718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            201940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            181033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            212137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            159602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            202084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            107194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           201049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           127735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           129795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           134920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           141868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           148987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19622                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008217736500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 848108802000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        10268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     257.895890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    150.158139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    376.308205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4454     43.38%     43.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3019     29.40%     72.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1197     11.66%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          540      5.26%     89.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          267      2.60%     92.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          152      1.48%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          126      1.23%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          101      0.98%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           77      0.75%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           58      0.56%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           41      0.40%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           32      0.31%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           24      0.23%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           20      0.19%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           26      0.25%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           17      0.17%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           17      0.17%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           12      0.12%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           14      0.14%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            6      0.06%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           15      0.15%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            8      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           17      0.17%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           11      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            5      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1048282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  857299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  692554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   13657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2665545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2665545                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2665545                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 80.88                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2141997                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  17242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                13241515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  848108717000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            126097639511                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  76441958261                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        10268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.414589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.377386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.134995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3633     35.38%     35.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              243      2.37%     37.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5122     49.88%     87.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1049     10.22%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              215      2.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   179313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               179313                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     179313                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                59.36                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  106168                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          26161535100                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               2265643380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    166716681990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            452.772289                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3679506003                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19311760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 266605489750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 152827714098                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   40079446382                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 365604885767                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           2170703520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1204191450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     58685886240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             10386350940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         45653000640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      70328428980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           384000163950                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         785038026365                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              407979540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          25007266290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1868066760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    172086972330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            461.806261                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4161237750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   20539480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 229302574000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 180312701088                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   36410516833                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 377382292329                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           2389056000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                992878260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     69240053760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              8522532480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         48555330720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      62452961040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           391661954700                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         786997087917                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              525424320                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7992307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7992307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7992307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    182070912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    182070912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               182070912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 848108802000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          6087377582                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13843768664                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2665566                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2665566    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2665566                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2661291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5326762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            2607301                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       179313                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2481883                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               21                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58244                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2607301                       # Transaction distribution
system.switch_cpus.Branches                  44611974                       # Number of branches fetched
system.switch_cpus.committedInsts           183000002                       # Number of instructions committed
system.switch_cpus.committedOps             363046258                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            52656356                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                842035                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 848108802000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            19594908                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 92957                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000010                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 848108802000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses           225593627                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                487007                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999990                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                830242543                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       830234646.918346                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    211144622                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    131986647                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     36330799                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         140760                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                140760                       # number of float instructions
system.switch_cpus.num_fp_register_reads       161774                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        40869                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             5794098                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        7896.081654                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     361422712                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            361422712                       # number of integer instructions
system.switch_cpus.num_int_register_reads    709612788                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    299935482                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            52648783                       # Number of load instructions
system.switch_cpus.num_mem_refs              72222893                       # number of memory refs
system.switch_cpus.num_store_insts           19574110                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass       1490964      0.41%      0.41% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         287854005     79.29%     79.70% # Class of executed instruction
system.switch_cpus.op_class::IntMult           475651      0.13%     79.83% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            968208      0.27%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            3847      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1360      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               26      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1660      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp               24      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             1398      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           25478      0.01%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             24      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            5      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          494      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            1      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          220      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::MemRead         52643530     14.50%     94.61% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        19477224      5.36%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         5253      0.00%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        96886      0.03%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          363046258                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 848108802000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      3898396                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        79371                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       418527                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      4415511                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1323191                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      3898396                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      2575205                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       4415511                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        328817                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       296077                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        12965065                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        8397384                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       421608                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          2441562                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      1198842                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         1054                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts      9948524                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps     19862544                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples     14739744                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.347550                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.477634                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     10019212     67.97%     67.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1       998489      6.77%     74.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2       501542      3.40%     78.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3       975911      6.62%     84.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4       460777      3.13%     87.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       219342      1.49%     89.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6       156719      1.06%     90.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       208910      1.42%     91.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      1198842      8.13%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total     14739744                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5442                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       160704                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts        19770101                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads             2872873                       # Number of loads committed
system.switch_cpus_1.commit.membars               700                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        85867      0.43%      0.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     15752875     79.31%     79.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        20171      0.10%     79.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv        40404      0.20%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          102      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          718      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            4      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            2      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     80.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead      2872871     14.46%     94.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      1085016      5.46%     99.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            2      0.00%     99.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         4512      0.02%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total     19862544                       # Class of committed instruction
system.switch_cpus_1.commit.refs              3962401                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps            19862544                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.785819                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.785819                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles      5125556                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts     33732588                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        5954885                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles         4305357                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       422211                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles       552356                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses           3794897                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              105022                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 848108802000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses           1342172                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               10322                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           4415511                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2299020                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9352364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       220364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          328                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts             18084316                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3867                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        25176                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        844422                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.247254                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      6556427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1652008                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.012662                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     16360373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.181053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.335270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10886256     66.54%     66.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         266360      1.63%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         299465      1.83%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         233992      1.43%     71.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         317169      1.94%     73.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         314177      1.92%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         292606      1.79%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         482402      2.95%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3267946     19.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     16360373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           15939                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           6901                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1497820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       534456                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        2921528                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.442023                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs            5137846                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores          1340408                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3091907                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4603040                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         8735                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        30250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1628434                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     29809902                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3797438                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       765171                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     25751926                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        33881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents        43981                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       422211                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       101450                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         2515                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       235862                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6918                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          852                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads          439                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1730150                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       538904                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          852                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       390701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       143755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers        29188783                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count            25305298                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633006                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers        18476669                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.417013                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent             25494788                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads       37282529                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      21071951                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.559967                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.559967                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       215815      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     20843388     78.60%     79.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        21927      0.08%     79.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv        45010      0.17%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          110      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          358      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           18      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     79.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         2903      0.01%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt         2443      0.01%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          805      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead      3971103     14.98%     94.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      1407654      5.31%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1038      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4525      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total     26517097                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses         12336                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        24639                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        12060                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        28134                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt            710021                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.026776                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        670787     94.47%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     94.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead        24217      3.41%     97.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        14984      2.11%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           19      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     26998967                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads     70173778                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     25293238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     39729731                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded         29783633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        26517097                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        26269                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      9947204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        93829                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        25215                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     13946551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples     16360373                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.620812                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.349819                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0      9431484     57.65%     57.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      1241274      7.59%     65.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      1153208      7.05%     72.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3       981792      6.00%     78.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4       887920      5.43%     83.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5       805789      4.93%     88.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6       860739      5.26%     93.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7       706364      4.32%     98.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8       291803      1.78%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total     16360373                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.484870                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 848108802000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses           2303371                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               37519                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads        87228                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        51162                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4603040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1628434                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      11299517                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles               17858193                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 848108802000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles       4112968                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps     23478817                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       583064                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles        6234212                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents        71500                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        51032                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups     81073298                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts     32446654                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands     37133493                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles         4526532                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       274054                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       422211                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      1064015                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       13654444                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        27163                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups     49079034                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          428                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           70                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         2007950                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads           43351970                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes          61272111                       # The number of ROB writes
system.switch_cpus_1.timesIdled                124525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     11310371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7605875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18916246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    482561984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    200331328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              682893312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 848108802000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21340221856                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       11311201818                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7606918764                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  11493568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11484723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031607                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174973                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11121766     96.84%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 362914      3.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     43      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11484723                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         3994                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           43                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6304804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       358914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12610772                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         358957                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         5178925                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           6082596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       774001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3769965                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4580348                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2358767                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             216                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            216                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           223233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          223233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3770340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2312256                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
