// Seed: 219823929
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    input uwire id_7,
    output tri0 id_8,
    output supply1 id_9,
    input tri0 id_10
    , id_14,
    input wire module_0,
    input wire id_12
);
  wire id_15;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  assign id_0 = 1'h0;
  assign id_0 = 1;
  id_5(
      .id_0(id_3), .id_1(id_3), .id_2(1'b0)
  );
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3
  );
endmodule
