<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 15. ISCA 1988</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca88">15. ISCA 1988:
Honolulu, Hawaii, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca88">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca88">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca88">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca88">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
<li id="GhoshH88"><a href="http://dblp.dagstuhl.de/pers/hc/g/Ghosh:Joydeep">Joydeep Ghosh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwang:Kai">Kai Hwang</a>:<br /><b>Critical Issues in Mapping Neural Networks on Message-Passing Multicomputers.</b> 3-11<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5204"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GhoshH88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GhoshH88.xml">XML</a></small></small></li>
<li id="TakefujiJCC88"><a href="http://dblp.dagstuhl.de/pers/hc/t/Takefuji:Yoshiyasu">Yoshiyasu Takefuji</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jannarone:Robert_J=">Robert J. Jannarone</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Yong_B=">Yong B. Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Tatung">Tatung Chen</a>:<br /><b>Multinomial Conjunctoid Statistical Learning Machines.</b> 12-17<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5205"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TakefujiJCC88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TakefujiJCC88.xml">XML</a></small></small></li>
<li id="LouriH88"><a href="http://dblp.dagstuhl.de/pers/hc/l/Louri:Ahmed">Ahmed Louri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwang:Kai">Kai Hwang</a>:<br /><b>A Bit-Plane Architecture for Optical Computing with Two-Dimensional Symbolic Substitution.</b> 18-27<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5206"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LouriH88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LouriH88.xml">XML</a></small></small></li>
<li id="FiskeD88"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fiske:Stuart">Stuart Fiske</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>The Reconfigurable Arithmetic Processor.</b> 30-36<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5207"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FiskeD88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FiskeD88.xml">XML</a></small></small></li>
<li id="PleszkunS88"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pleszkun:Andrew_R=">Andrew R. Pleszkun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>The Performance Potential of Multiple Functional Unit Processors.</b> 37-44<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5208"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PleszkunS88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PleszkunS88.xml">XML</a></small></small></li>
<li id="HwuC88"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Pohua_P=">Pohua P. Chang</a>:<br /><b>Exploiting Parallel Microprocessor Microarchitectures With a Compiler Code Generator.</b> 45-53<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5209"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HwuC88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HwuC88.xml">XML</a></small></small></li>
<li id="McNivenD88"><a href="http://dblp.dagstuhl.de/pers/hc/m/McNiven:Geoffrey_D=">Geoffrey D. McNiven</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Edward_S=">Edward S. Davidson</a>:<br /><b>Analysis of Memory Referencing Behavior For Design of Local Memories.</b> 56-63<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5210"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/McNivenD88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/McNivenD88.xml">XML</a></small></small></li>
<li id="EickenmeyerP88"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eickemeyer:Richard_J=">Richard J. Eickemeyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Janak_H=">Janak H. Patel</a>:<br /><b>Performance Evaluation of On-Chip Register and Cache Organizations.</b> 64-72<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5211"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EickenmeyerP88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EickenmeyerP88.xml">XML</a></small></small></li>
<li id="BaerW88"><a href="http://dblp.dagstuhl.de/pers/hc/b/Baer:Jean=Loup">Jean-Loup Baer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Wen=Hann">Wen-Hann Wang</a>:<br /><b>On the Inclusion Properties for Multi-Level Cache Hierarchies.</b> 73-80<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5212"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BaerW88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BaerW88.xml">XML</a></small></small></li>
<li id="ShortL88"><a href="http://dblp.dagstuhl.de/pers/hc/s/Short:Robert_T=">Robert T. Short</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>A Simulation Study of Two-Level Caches.</b> 81-88<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5213"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShortL88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShortL88.xml">XML</a></small></small></li>
<li id="ChowMPGR88"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chow:E=">E. Chow</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Madan:H=">H. Madan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peterson:J=">J. Peterson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reed:Daniel_A=">Daniel A. Reed</a>:<br /><b>Hyperswitch Network for the Hypercube Computer.</b> 90-99<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5214"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChowMPGR88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChowMPGR88.xml">XML</a></small></small></li>
<li id="WinsorM88"><a href="http://dblp.dagstuhl.de/pers/hc/w/Winsor:Donald_C=">Donald C. Winsor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>Analysis of Bus Hierarchies for Multiprocessors.</b> 100-107<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5218"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WinsorM88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WinsorM88.xml">XML</a></small></small></li>
<li id="WeiL88"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Sizheng">Sizheng Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Gyungho">Gyungho Lee</a>:<br /><b>Extra Group Network: A Cost-Effective Fault-Tolerant Multistage Interconnection Network.</b> 108-115<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5219"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WeiL88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WeiL88.xml">XML</a></small></small></li>
<li id="JiangS88"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Hong">Hong Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Kenneth_C=">Kenneth C. Smith</a>:<br /><b>A Partial-Multiple-Bus Computer Structure with Improved Cost-Effectiveness.</b> 116-122<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5220"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JiangS88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JiangS88.xml">XML</a></small></small></li>
<li id="WatsonWWBGS88"><a href="http://dblp.dagstuhl.de/pers/hc/w/Watson:Ian">Ian Watson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Woods:Viv">Viv Woods</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Watson:Paul">Paul Watson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Banach:Richard">Richard Banach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Greenberg:Mark">Mark Greenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sargeant:John">John Sargeant</a>:<br /><b>Flagship: A Parallel Architecture for Declarative Programming.</b> 124-130<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5221"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WatsonWWBGS88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WatsonWWBGS88.xml">XML</a></small></small></li>
<li id="Iannucci88"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iannucci:Robert_A=">Robert A. Iannucci</a>:<br /><b>Toward a Dataflow/von Neumann Hybrid Architecture.</b> 131-140<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5222"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Iannucci88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Iannucci88.xml">XML</a></small></small></li>
<li id="CullerA88"><a href="http://dblp.dagstuhl.de/pers/hc/c/Culler:David_E=">David E. Culler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arvind:">Arvind</a>:<br /><b>Resource Requirements of Dataflow Programs.</b> 141-150<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5223"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CullerA88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CullerA88.xml">XML</a></small></small></li>
<li id="SpruntKS88"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sprunt:Brinkley">Brinkley Sprunt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kirk:David">David Kirk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sha:Lui">Lui Sha</a>:<br /><b>Priority-Driven, Preemptive I/O Controllers for Real-Time Systems.</b> 152-159<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5224"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SpruntKS88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SpruntKS88.xml">XML</a></small></small></li>
<li id="ShuklaA88"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shukla:Shridhar_B=">Shridhar B. Shukla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Dharma_P=">Dharma P. Agrawal</a>:<br /><b>A Kernel-independent, Pipelined Architecture for Real-Time 2-D Convolution.</b> 160-166<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5225"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShuklaA88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShuklaA88.xml">XML</a></small></small></li>
<li id="YehBC88"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Wentai">Wentai Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yeh:Tong=Fei">Tong-Fei Yeh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Batchelor:William_E=">William E. Batchelor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cavin_III:Ralph_K=">Ralph K. Cavin III</a>:<br /><b>Exploiting Bit Level Concurrency in Real-Time Geometric Feature Extractions.</b> 167-174<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5226"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YehBC88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YehBC88.xml">XML</a></small></small></li>
<li id="ClarkBK88"><a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bannon:Peter_J=">Peter J. Bannon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keller:James_B=">James B. Keller</a>:<br /><b>Measuring VAX 8800 Performance with a Histogram Hardware Monitor.</b> 176-185<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5227"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ClarkBK88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ClarkBK88.xml">XML</a></small></small></li>
<li id="SitesA88"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sites:Richard_L=">Richard L. Sites</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>:<br /><b>Multiprocessor Cache Analysis Using ATUM.</b> 186-195<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5228"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SitesA88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SitesA88.xml">XML</a></small></small></li>
<li id="NgLS88"><a href="http://dblp.dagstuhl.de/pers/hc/n/Ng:Spencer_W=">Spencer W. Ng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lang:Dorothy">Dorothy Lang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Selinger:Robert">Robert Selinger</a>:<br /><b>Trade-offs Between Devices and Paths in Achieving Disk Interleaving.</b> 196-201<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5229"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NgLS88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NgLS88.xml">XML</a></small></small></li>
<li id="JainandunsingD88"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jainandunsing:K=">K. Jainandunsing</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Deprettere:Ed_F=">Ed F. Deprettere</a>:<br /><b>Design of a Concurrent Computer for Solving Systems of Linear Equations.</b> 204-211<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5230"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JainandunsingD88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JainandunsingD88.xml">XML</a></small></small></li>
<li id="BreternitzSTKBS88"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wolfe:Andrew">Andrew Wolfe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Breternitz_Jr=:Mauricio">Mauricio Breternitz Jr.</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stephens:Chriss">Chriss Stephens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Ting:A=_L=">A. L. Ting</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kirk:D=_B=">D. B. Kirk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bianchini_Jr=:Ronald_P=">Ronald P. Bianchini Jr.</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>The White Dwarf: A High-Performance Application-Specific Processor.</b> 212-222<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5231"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BreternitzSTKBS88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BreternitzSTKBS88.xml">XML</a></small></small></li>
<li id="GaudiotLH88"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gaudiot:Jean=Luc">Jean-Luc Gaudiot</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:C=_M=">C. M. Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hosseiniyar:M=">M. Hosseiniyar</a>:<br /><b>Solving Partial Differential Equations in a Data-Driven Multiprocessor Environment.</b> 223-230<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5232"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GaudiotLH88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GaudiotLH88.xml">XML</a></small></small></li>
<li id="Lee88"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:De=Lei">De-Lei Lee</a>:<br /><b>Scrambled Storage for Parallel Memory Systems.</b> 232-239<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5233"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Lee88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Lee88.xml">XML</a></small></small></li>
<li id="KrishnaswamyACG88"><a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnaswamy:Venkatesh">Venkatesh Krishnaswamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahuja:Sudhir">Sudhir Ahuja</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carriero:Nicholas">Nicholas Carriero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gelernter:David">David Gelernter</a>:<br /><b>The Architecture of a Linda Coprocessor.</b> 240-249<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5234"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KrishnaswamyACG88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KrishnaswamyACG88.xml">XML</a></small></small></li>
<li id="Kung88"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kung:H=_T=">H. T. Kung</a>:<br /><b>Deadlock Avoidance for Systolic Communication.</b> 252-260<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5235"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Kung88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Kung88.xml">XML</a></small></small></li>
<li id="SoZ88"><a href="http://dblp.dagstuhl.de/pers/hc/s/So:Kimming">Kimming So</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zecca:Vittorio">Vittorio Zecca</a>:<br /><b>Cache Performance of Vector Processors.</b> 261-268<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5236"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SoZ88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SoZ88.xml">XML</a></small></small></li>
<li id="VernonM88"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vernon:Mary_K=">Mary K. Vernon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Manber:Udi">Udi Manber</a>:<br /><b>Distributed Round-Robin and First-Come First-Serve Protocols and Their Application to Multiprocessor Bus Arbitration.</b> 269-277<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5237"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VernonM88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VernonM88.xml">XML</a></small></small></li>
<li id="AgarwalSHH88"><a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Simoni:Richard">Richard Simoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hennessy:John_L=">John L. Hennessy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>An Evaluation of Directory Schemes for Cache Coherence.</b> 280-289<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5238"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AgarwalSHH88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AgarwalSHH88.xml">XML</a></small></small></li>
<li id="PrzybylskiHH88"><a href="http://dblp.dagstuhl.de/pers/hc/p/Przybylski:Steven_A=">Steven A. Przybylski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hennessy:John_L=">John L. Hennessy</a>:<br /><b>Performance Tradeoffs in Cache Design.</b> 290-298<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5239"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PrzybylskiHH88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PrzybylskiHH88.xml">XML</a></small></small></li>
<li id="Veidenbaum88"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cheong:Hoichi">Hoichi Cheong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Veidenbaum:Alexander_V=">Alexander V. Veidenbaum</a>:<br /><b>A Cache Coherence Scheme With Fast Selective Invalidation.</b> 299-307<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5240"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Veidenbaum88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Veidenbaum88.xml">XML</a></small></small></li>
<li id="VernonLZ88"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vernon:Mary_K=">Mary K. Vernon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lazowska:Edward_D=">Edward D. Lazowska</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zahorjan:John">John Zahorjan</a>:<br /><b>An Accurate and Efficient Performance Analysis Technique for Multiprocessor Snooping Cache-Consistency Protocols.</b> 308-315<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5241"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VernonLZ88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VernonLZ88.xml">XML</a></small></small></li>
<li id="RauFS88"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rau:Darwen">Darwen Rau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fortes:Jos=eacute=_A=_B=">Jos&#233; A. B. Fortes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Siegel:Howard_Jay">Howard Jay Siegel</a>:<br /><b>Destination Tag Routing Techniques Based on a State Model for the IADM Network.</b> 318-324<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5242"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RauFS88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RauFS88.xml">XML</a></small></small></li>
<li id="KimLHJ88"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Doug_W=">Doug W. Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipovski:G=_Jack">G. Jack Lipovski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hartmann:Alfred_C=">Alfred C. Hartmann</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jenevein:Roy_M=">Roy M. Jenevein</a>:<br /><b>Regular CC-Banyan Networks.</b> 325-332<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5243"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimLHJ88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimLHJ88.xml">XML</a></small></small></li>
<li id="JeneveinM88"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jenevein:Roy_M=">Roy M. Jenevein</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mookken:Thomas">Thomas Mookken</a>:<br /><b>Traffic Analysis of Rectangular SW-Banyan Networks.</b> 333-342<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5244"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JeneveinM88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JeneveinM88.xml">XML</a></small></small></li>
<li id="Frazier88"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tamir:Yuval">Yuval Tamir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Frazier:Gregory_L=">Gregory L. Frazier</a>:<br /><b>High-Performance Multi-Queue Buffers for VLSI Communication Switches.</b> 343-354<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5245"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Frazier88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Frazier88.xml">XML</a></small></small></li>
<li id="PreissH88"><a href="http://dblp.dagstuhl.de/pers/hc/p/Preiss:Bruno_R=">Bruno R. Preiss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hamacher:V=_Carl">V. Carl Hamacher</a>:<br /><b>A Cache-based Message Passing Scheme for a Shared-bus Multiprocessor.</b> 358-364<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5246"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PreissH88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PreissH88.xml">XML</a></small></small></li>
<li id="BokuNA88"><a href="http://dblp.dagstuhl.de/pers/hc/b/Boku:Taisuke">Taisuke Boku</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nomura:Shigehiro">Shigehiro Nomura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amano:Hideharu">Hideharu Amano</a>:<br /><b>IMPULSE: A High Performance Processing Unit for Multiprocessors for Scientific Calculation.</b> 365-372<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5247"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BokuNA88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BokuNA88.xml">XML</a></small></small></li>
<li id="EggersK88"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Katz:Randy_H=">Randy H. Katz</a>:<br /><b>A Characterization of Sharing in Parallel Programs and Its Application to Coherency Protocol Evaluation.</b> 373-382<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5248"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/EggersK88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/EggersK88.xml">XML</a></small></small></li>
<li id="LipovskiV88"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lipovski:G=_Jack">G. Jack Lipovski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vaughan:Paul">Paul Vaughan</a>:<br /><b>A Fetch-And-Op Implementation for Parallel Computers.</b> 384-392<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5249"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LipovskiV88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LipovskiV88.xml">XML</a></small></small></li>
<li id="SeznecJ88"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/J=eacute=gou:Yvon">Yvon J&#233;gou</a>:<br /><b>Synchronizing Processors Through Memory Requests in a Tightly Coupled Multiprocessor.</b> 393-400<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5250"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SeznecJ88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SeznecJ88.xml">XML</a></small></small></li>
<li id="FujimotoTG88"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fujimoto:Richard">Richard Fujimoto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tsai:Jya=Jang">Jya-Jang Tsai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gopalakrishnan:Ganesh">Ganesh Gopalakrishnan</a>:<br /><b>Design and Performance of Special Purpose Hardware for Time Warp.</b> 401-408<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5251"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FujimotoTG88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FujimotoTG88.xml">XML</a></small></small></li>
<li id="CheritonGBG88"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cheriton:David_R=">David R. Cheriton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Anoop">Anoop Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Boyle:Patrick_D=">Patrick D. Boyle</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goosen:Hendrik_A=">Hendrik A. Goosen</a>:<br /><b>The VMP Multiprocessor: Initial Experience, Refinements and Performance Evlauation.</b> 410-421<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5252"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CheritonGBG88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CheritonGBG88.xml">XML</a></small></small></li>
<li id="GoodmanW88"><a href="http://dblp.dagstuhl.de/pers/hc/g/Goodman:James_R=">James R. Goodman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Woest:Philip_J=">Philip J. Woest</a>:<br /><b>The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor.</b> 422-431<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5253"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GoodmanW88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GoodmanW88.xml">XML</a></small></small></li>
<li id="Tick88"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tick:Evan">Evan Tick</a>:<br /><b>Data Buffer Performance for Sequential Prolog Architectures.</b> 434-442<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5254"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Tick88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Tick88.xml">XML</a></small></small></li>
<li id="HalsteadF88"><a href="http://dblp.dagstuhl.de/pers/hc/h/Halstead_Jr=:Robert_H=">Robert H. Halstead Jr.</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fujita:Tetsuya">Tetsuya Fujita</a>:<br /><b>MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing.</b> 443-451<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5255"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HalsteadF88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HalsteadF88.xml">XML</a></small></small></li>
<li id="ButlerAB88"><a href="http://dblp.dagstuhl.de/pers/hc/b/Butler:Philip_L=">Philip L. Butler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Allen_Jr=:J=_D=">J. D. Allen Jr.</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bouldin:Donald_W=">Donald W. Bouldin</a>:<br /><b>Parallel Architecture for OPS5.</b> 452-457<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1988.5256"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ButlerAB88.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ButlerAB88.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
