<annotationInfo>
<annotationInfo>
<item  id="23" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_fu_352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="26" filename="conv_2/conv_2.cpp" linenumber="19" name="zext_ln19" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln19_fu_357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="27" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_fu_361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="conv_2/conv_2.cpp" linenumber="22" name="zext_ln22" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln22_fu_367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_1_fu_371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="conv_2/conv_2.cpp" linenumber="9" name="icmp_ln9" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln9_fu_377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="conv_2/conv_2.cpp" linenumber="9" name="add_ln9" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln9_fu_1036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="conv_2/conv_2.cpp" linenumber="9" name="r" contextFuncName="conv_2" moduleName="conv_2" rtlName="r_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="conv_2/conv_2.cpp" linenumber="12" name="icmp_ln12" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln12_fu_389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_fu_395_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_1_fu_403_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_1180_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="42" filename="conv_2/conv_2.cpp" linenumber="39" name="mul_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_mac_muladdfYi_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_2_fu_411_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="conv_2/conv_2.cpp" linenumber="39" name="xor_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln39_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="conv_2/conv_2.cpp" linenumber="33" name="icmp_ln33" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln33_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_3_fu_437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="conv_2/conv_2.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln33_1_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_1_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv_2/conv_2.cpp" linenumber="25" name="icmp_ln25" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln25_fu_457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_2_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="conv_2/conv_2.cpp" linenumber="22" name="icmp_ln22" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln22_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_3_fu_475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="54" filename="conv_2/conv_2.cpp" linenumber="19" name="icmp_ln19" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln19_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_4_fu_487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="conv_2/conv_2.cpp" linenumber="15" name="icmp_ln15" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln15_fu_493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_5_fu_499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv_2/conv_2.cpp" linenumber="12" name="c" contextFuncName="conv_2" moduleName="conv_2" rtlName="c_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv_2/conv_2.cpp" linenumber="39" name="or_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln39_fu_511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_4_fu_517_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_5_fu_525_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_1180_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv_2/conv_2.cpp" linenumber="39" name="add_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_mac_muladdfYi_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv_2/conv_2.cpp" linenumber="39" name="tmp_2_cast" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_2_cast_fu_1099_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_6_fu_1055_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_7_fu_533_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv_2/conv_2.cpp" linenumber="39" name="xor_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln39_1_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv_2/conv_2.cpp" linenumber="39" name="or_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln39_1_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_6_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="conv_2/conv_2.cpp" linenumber="39" name="select_ln39_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln39_8_fu_559_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_7_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_8_fu_573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_9_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv_2/conv_2.cpp" linenumber="39" name="and_ln39_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln39_10_fu_585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv_2/conv_2.cpp" linenumber="15" name="f" contextFuncName="conv_2" moduleName="conv_2" rtlName="f_fu_591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_1_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv_2/conv_2.cpp" linenumber="31" name="select_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln31_fu_609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_1_fu_1048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv_2/conv_2.cpp" linenumber="31" name="select_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln31_1_fu_617_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_2_fu_625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_3_fu_1106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv_2/conv_2.cpp" linenumber="39" name="add_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln39_1_fu_1109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln39_2_fu_1115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv_2/conv_2.cpp" linenumber="31" name="select_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln31_2_fu_1061_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="conv_2/conv_2.cpp" linenumber="31" name="select_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln31_3_fu_629_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv_2/conv_2.cpp" linenumber="31" name="xor_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln31_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv_2/conv_2.cpp" linenumber="31" name="and_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln31_fu_643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv_2/conv_2.cpp" linenumber="31" name="select_ln31_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln31_4_fu_649_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="conv_2/conv_2.cpp" linenumber="31" name="and_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln31_1_fu_657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv_2/conv_2.cpp" linenumber="31" name="and_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln31_2_fu_663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv_2/conv_2.cpp" linenumber="31" name="and_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln31_3_fu_669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv_2/conv_2.cpp" linenumber="19" name="wr" contextFuncName="conv_2" moduleName="conv_2" rtlName="wr_fu_675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv_2/conv_2.cpp" linenumber="19" name="or_ln19" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln19_fu_681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv_2/conv_2.cpp" linenumber="19" name="or_ln19_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln19_1_fu_687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv_2/conv_2.cpp" linenumber="19" name="select_ln19" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln19_fu_693_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv_2/conv_2.cpp" linenumber="19" name="zext_ln19_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln19_1_fu_701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="conv_2/conv_2.cpp" linenumber="19" name="select_ln19_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln19_1_fu_705_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_4_fu_713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_1_fu_717_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_6_fu_725_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv_2/conv_2.cpp" linenumber="31" name="sub_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="sub_ln31_fu_729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_2_fu_735_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv_2/conv_2.cpp" linenumber="19" name="select_ln19_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln19_2_fu_741_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_1171_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv_2/conv_2.cpp" linenumber="31" name="mul_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_mac_muladdfYi_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv_2/conv_2.cpp" linenumber="33" name="icmp_ln33_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln33_3_fu_753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv_2/conv_2.cpp" linenumber="19" name="select_ln19_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln19_3_fu_759_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="115" filename="conv_2/conv_2.cpp" linenumber="19" name="select_ln19_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln19_4_fu_767_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv_2/conv_2.cpp" linenumber="19" name="xor_ln19" contextFuncName="conv_2" moduleName="conv_2" rtlName="xor_ln19_fu_775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv_2/conv_2.cpp" linenumber="19" name="or_ln19_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln19_2_fu_781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv_2/conv_2.cpp" linenumber="19" name="and_ln19" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln19_fu_787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv_2/conv_2.cpp" linenumber="19" name="and_ln19_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln19_1_fu_793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv_2/conv_2.cpp" linenumber="22" name="wc" contextFuncName="conv_2" moduleName="conv_2" rtlName="wc_fu_799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv_2/conv_2.cpp" linenumber="22" name="or_ln22" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln22_fu_805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="conv_2/conv_2.cpp" linenumber="22" name="or_ln22_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln22_1_fu_811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv_2/conv_2.cpp" linenumber="22" name="or_ln22_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln22_2_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv_2/conv_2.cpp" linenumber="22" name="select_ln22" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln22_fu_823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="conv_2/conv_2.cpp" linenumber="22" name="zext_ln22_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln22_1_fu_831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="127" filename="conv_2/conv_2.cpp" linenumber="22" name="select_ln22_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln22_1_fu_835_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_8_fu_843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_3_fu_847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="130" filename="conv_2/conv_2.cpp" linenumber="31" name="shl_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="shl_ln31_fu_853_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="131" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_4_fu_859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv_2/conv_2.cpp" linenumber="22" name="select_ln22_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln22_2_fu_865_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv_2/conv_2.cpp" linenumber="22" name="zext_ln22_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="grp_fu_1171_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_mac_muladdfYi_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="conv_2/conv_2.cpp" linenumber="33" name="tmp_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_2_fu_877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="conv_2/conv_2.cpp" linenumber="33" name="zext_ln33" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln33_fu_884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="conv_2/conv_2.cpp" linenumber="33" name="icmp_ln33_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln33_4_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv_2/conv_2.cpp" linenumber="22" name="select_ln22_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln22_3_fu_894_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv_2/conv_2.cpp" linenumber="27" name="trunc_ln27" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln27_fu_902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv_2/conv_2.cpp" linenumber="27" name="or_ln27" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln27_fu_906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv_2/conv_2.cpp" linenumber="27" name="tmp_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_3_fu_912_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv_2/conv_2.cpp" linenumber="27" name="or_ln27_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln27_2_fu_922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv_2/conv_2.cpp" linenumber="27" name="or_ln27_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln27_1_fu_928_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="147" filename="conv_2/conv_2.cpp" linenumber="27" name="icmp_ln27" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln27_fu_936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv_2/conv_2.cpp" linenumber="27" name="select_ln27" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln27_fu_1068_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_5_fu_942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_9_fu_946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="151" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_6_fu_950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_13_cast" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_13_cast_fu_956_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_7_fu_964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_10_fu_970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_8_fu_975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_11_fu_981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="162" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="conv_2/conv_2.cpp" linenumber="33" name="icmp_ln33_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln33_2_fu_986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="conv_2/conv_2.cpp" linenumber="33" name="and_ln33" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln33_fu_992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="conv_2/conv_2.cpp" linenumber="33" name="and_ln33_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln33_1_fu_998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="171" filename="conv_2/conv_2.cpp" linenumber="35" name="w_sum_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv_2/conv_2.cpp" linenumber="38" name="bitcast_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="bitcast_ln38_fu_1120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv_2/conv_2.cpp" linenumber="38" name="tmp_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_8_fu_1124_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="conv_2/conv_2.cpp" linenumber="38" name="trunc_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln38_fu_1134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="conv_2/conv_2.cpp" linenumber="38" name="icmp_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln38_fu_1138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv_2/conv_2.cpp" linenumber="38" name="icmp_ln38_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln38_1_fu_1144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="conv_2/conv_2.cpp" linenumber="38" name="or_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln38_fu_1150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="conv_2/conv_2.cpp" linenumber="38" name="tmp_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="conv_2/conv_2.cpp" linenumber="38" name="and_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln38_fu_1156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv_2/conv_2.cpp" linenumber="38" name="w_sum_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="conv_2/conv_2.cpp" linenumber="25" name="ch" contextFuncName="conv_2" moduleName="conv_2" rtlName="ch_fu_1082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="conv_2/conv_2.cpp" linenumber="22" name="add_ln22" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln22_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="conv_2/conv_2.cpp" linenumber="22" name="select_ln22_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln22_4_fu_1010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="189" filename="conv_2/conv_2.cpp" linenumber="19" name="add_ln19_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln19_1_fu_1018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="190" filename="conv_2/conv_2.cpp" linenumber="19" name="select_ln19_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln19_5_fu_1087_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="191" filename="conv_2/conv_2.cpp" linenumber="15" name="add_ln15_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln15_1_fu_1024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="conv_2/conv_2.cpp" linenumber="15" name="select_ln15" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln15_fu_1076_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="conv_2/conv_2.cpp" linenumber="12" name="add_ln12_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln12_1_fu_1030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="conv_2/conv_2.cpp" linenumber="12" name="select_ln12" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln12_fu_1093_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
