vhdl xil_defaultlib  \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_0_0/sim/Block_Diagram_IO_axi_gpio_0_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_microblaze_0_1/sim/Block_Diagram_IO_microblaze_0_1.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_dlmb_v10_0/sim/Block_Diagram_IO_dlmb_v10_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_ilmb_v10_0/sim/Block_Diagram_IO_ilmb_v10_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_dlmb_bram_if_cntlr_0/sim/Block_Diagram_IO_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_ilmb_bram_if_cntlr_0/sim/Block_Diagram_IO_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_mdm_1_0/sim/Block_Diagram_IO_mdm_1_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_rst_clk_wiz_1_100M_0/sim/Block_Diagram_IO_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_smc_0/bd_0/ip/ip_1/sim/bd_3aa0_psr_aclk_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_gpio_1_0/sim/Block_Diagram_IO_axi_gpio_1_0.vhd" \
"../../../bd/Block_Diagram_IO/ip/Block_Diagram_IO_axi_intc_0_0/sim/Block_Diagram_IO_axi_intc_0_0.vhd" \

# Do not sort compile order
nosort
