{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748793684413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748793684414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 23:01:24 2025 " "Processing started: Sun Jun  1 23:01:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748793684414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748793684414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_timer_counter -c IP_LCD_timer_counter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_timer_counter -c IP_LCD_timer_counter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748793684414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748793684509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748793684510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_STEP init_step IP_LCD_timer_counter.sv(92) " "Verilog HDL Declaration information at IP_LCD_timer_counter.sv(92): object \"INIT_STEP\" differs only in case from object \"init_step\" in the same scope" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1748793689653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_LCD_timer_counter " "Found entity 1: IP_LCD_timer_counter" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748793689655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748793689655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(24) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(24): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748793689655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(87) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(87): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748793689655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(105) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(105): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748793689655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_LCD_timer_counter " "Elaborating entity \"IP_LCD_timer_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1748793689680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_LCD_timer_counter.sv(107) " "Verilog HDL assignment warning at IP_LCD_timer_counter.sv(107): truncated value with size 32 to match size of target (9)" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1748793689681 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(151) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(151): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748793689683 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(182) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(182): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748793689683 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(194) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(194): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 194 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748793689684 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(208) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(208): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748793689685 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(260) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(260): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 260 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748793689685 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(282) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(282): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 282 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1748793689685 "|IP_LCD_timer_counter"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748793689728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 23:01:29 2025 " "Processing ended: Sun Jun  1 23:01:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748793689728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748793689728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748793689728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748793689728 ""}
