Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: thinpad.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "thinpad.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "thinpad"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : thinpad
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/THINPAD-MIPS16/src/define.vhd" in Library work.
Compiling vhdl file "D:/THINPAD-MIPS16/src/pc.vhd" in Library work.
Architecture bhv of Entity pc is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/if_id.vhd" in Library work.
Architecture bhv of Entity if_id is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/id.vhd" in Library work.
Entity <id> compiled.
Entity <id> (Architecture <bhv>) compiled.
Compiling vhdl file "D:/THINPAD-MIPS16/src/id_ex.vhd" in Library work.
Architecture bhv of Entity id_ex is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/ex.vhd" in Library work.
Architecture bhv of Entity ex is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/ex_mem.vhd" in Library work.
Architecture bhv of Entity ex_mem is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/mem.vhd" in Library work.
Architecture bhv of Entity mem is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/mem_wb.vhd" in Library work.
Architecture bhv of Entity mem_wb is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/ctrl.vhd" in Library work.
Architecture bhv of Entity ctrl is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/reg.vhd" in Library work.
Architecture bhv of Entity reg is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/cpu.vhd" in Library work.
Architecture bhv of Entity cpu is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/inst_rom.vhd" in Library work.
Architecture bhv of Entity inst_rom is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/ram.vhd" in Library work.
Architecture bhv of Entity ram is up to date.
Compiling vhdl file "D:/THINPAD-MIPS16/src/thinpad.vhd" in Library work.
Architecture bhv of Entity thinpad is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <thinpad> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <cpu> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <inst_rom> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <ram> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <pc> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <if_id> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <id> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <id_ex> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <ex> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <ex_mem> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <mem> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <mem_wb> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <reg> in library <work> (architecture <bhv>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <thinpad> in library <work> (Architecture <bhv>).
Entity <thinpad> analyzed. Unit <thinpad> generated.

Analyzing Entity <cpu> in library <work> (Architecture <bhv>).
WARNING:Xst:2211 - "D:/THINPAD-MIPS16/src/cpu.vhd" line 513: Instantiating black box module <ctrl>.
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <pc> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/pc.vhd" line 34: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ce>, <branch_flag_i>, <branch_target_address_i>
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/pc.vhd" line 45: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <pc> analyzed. Unit <pc> generated.

Analyzing Entity <if_id> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/if_id.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <if_pc_i>, <if_inst_i>
Entity <if_id> analyzed. Unit <if_id> generated.

Analyzing Entity <id> in library <work> (Architecture <bhv>).
INFO:Xst:2679 - Register <reg1_rd_o> in unit <id> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg2_rd_o> in unit <id> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <branch_flag_o> in unit <id> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <branch_target_address_o> in unit <id> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <id> analyzed. Unit <id> generated.

Analyzing Entity <id_ex> in library <work> (Architecture <bhv>).
Entity <id_ex> analyzed. Unit <id_ex> generated.

Analyzing Entity <ex> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/ex.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <wd_i>, <we_i>, <logicout>
Entity <ex> analyzed. Unit <ex> generated.

Analyzing Entity <ex_mem> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/ex_mem.vhd" line 36: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <ex_mem_addr_i>, <ex_reg2_data_i>, <ex_wd_i>, <ex_we_i>, <ex_wdata_i>, <ex_aluop_i>
Entity <ex_mem> analyzed. Unit <ex_mem> generated.

Analyzing Entity <mem> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/mem.vhd" line 39: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <wd_i>, <we_i>, <wdata_i>
INFO:Xst:2679 - Register <mem_we_o> in unit <mem> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_ce_o> in unit <mem> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_data_o> in unit <mem> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_addr_o> in unit <mem> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
Entity <mem> analyzed. Unit <mem> generated.

Analyzing Entity <mem_wb> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/mem_wb.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <mem_wd_i>, <mem_we_i>, <mem_wdata_i>
Entity <mem_wb> analyzed. Unit <mem_wb> generated.

Analyzing Entity <reg> in library <work> (Architecture <bhv>).
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/reg.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <we_i>, <wdata_i>
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/reg.vhd" line 63: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <re1_i>, <rd1_i>
Entity <reg> analyzed. Unit <reg> generated.

Analyzing Entity <inst_rom> in library <work> (Architecture <bhv>).
WARNING:Xst:790 - "D:/THINPAD-MIPS16/src/inst_rom.vhd" line 28: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <insts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "D:/THINPAD-MIPS16/src/inst_rom.vhd" line 25: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <insts>
Entity <inst_rom> analyzed. Unit <inst_rom> generated.

Analyzing Entity <ram> in library <work> (Architecture <bhv>).
Entity <ram> analyzed. Unit <ram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <inst_rom>.
    Related source file is "D:/THINPAD-MIPS16/src/inst_rom.vhd".
WARNING:Xst:647 - Input <addr_i<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <insts> is used but never assigned. Tied to default value.
    Found 1001x16-bit ROM for signal <$varindex0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
Unit <inst_rom> synthesized.


Synthesizing Unit <ram>.
    Related source file is "D:/THINPAD-MIPS16/src/ram.vhd".
    Found 16-bit register for signal <ram2_data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ram> synthesized.


Synthesizing Unit <pc>.
    Related source file is "D:/THINPAD-MIPS16/src/pc.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <pc$addsub0000> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pc> synthesized.


Synthesizing Unit <if_id>.
    Related source file is "D:/THINPAD-MIPS16/src/if_id.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <if_id> synthesized.


Synthesizing Unit <id>.
    Related source file is "D:/THINPAD-MIPS16/src/id.vhd".
WARNING:Xst:647 - Input <ex_aluop_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_wdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_wd_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_wd_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_wdata_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <stallreq> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <rz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg2_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg1_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <instvalid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <id> synthesized.


Synthesizing Unit <id_ex>.
    Related source file is "D:/THINPAD-MIPS16/src/id_ex.vhd".
WARNING:Xst:647 - Input <flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <ex_aluop_o>.
    Found 16-bit register for signal <ex_reg2_data_o>.
    Found 16-bit register for signal <ex_inst_o>.
    Found 16-bit register for signal <ex_reg1_data_o>.
    Found 4-bit register for signal <ex_wd_o>.
    Found 1-bit register for signal <ex_we_o>.
    Found 3-bit register for signal <ex_alusel_o>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <id_ex> synthesized.


Synthesizing Unit <ex>.
    Related source file is "D:/THINPAD-MIPS16/src/ex.vhd".
WARNING:Xst:647 - Input <inst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg2_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <reg2_data_o> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <aluop_o> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <mem_addr_o> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <stallreq> is never assigned. Tied to value 0.
Unit <ex> synthesized.


Synthesizing Unit <ex_mem>.
    Related source file is "D:/THINPAD-MIPS16/src/ex_mem.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <mem_aluop_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <mem_mem_addr_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <mem_reg2_data_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <ex_mem> synthesized.


Synthesizing Unit <mem>.
    Related source file is "D:/THINPAD-MIPS16/src/mem.vhd".
WARNING:Xst:647 - Input <reg2_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aluop_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mem> synthesized.


Synthesizing Unit <mem_wb>.
    Related source file is "D:/THINPAD-MIPS16/src/mem_wb.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mem_wb> synthesized.


Synthesizing Unit <reg>.
    Related source file is "D:/THINPAD-MIPS16/src/reg.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <re2_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd2_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <regs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <regs_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator equal for signal <rdata1$cmp_eq0000> created at line 55.
    Summary:
	inferred   1 Comparator(s).
Unit <reg> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "D:/THINPAD-MIPS16/src/cpu.vhd".
WARNING:Xst:647 - Input <ram_ready_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rom_ready_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <led> is never assigned. Tied to value 0000000000000000.
Unit <cpu> synthesized.


Synthesizing Unit <thinpad>.
    Related source file is "D:/THINPAD-MIPS16/src/thinpad.vhd".
WARNING:Xst:653 - Signal <rom_ready_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ram_ready_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <thinpad> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 1001x16-bit ROM                                       : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 8
 1-bit register                                        : 1
 16-bit register                                       : 4
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 19
 16-bit latch                                          : 18
 8-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <pc_component> is unconnected in block <mcpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <if_id_component> is unconnected in block <mcpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <id_ex_component> is unconnected in block <mcpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ex_mem_component> is unconnected in block <mcpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mem_wb_component> is unconnected in block <mcpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <reg_component> is unconnected in block <mcpu>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mrom> is unconnected in block <thinpad>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <ram2_data_0> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_1> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_2> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_3> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_4> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_5> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_6> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_7> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_8> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_9> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_10> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_11> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_12> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_13> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_14> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ram2_data_15> (without init value) has a constant value of 0 in block <mram>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 1001x16-bit ROM                                       : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Latches                                              : 19
 16-bit latch                                          : 18
 8-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ex_reg1_data_o_4> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_reg2_data_o_4> 
INFO:Xst:2261 - The FF/Latch <ex_aluop_o_2> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_aluop_o_3> 
INFO:Xst:2261 - The FF/Latch <ex_reg1_data_o_5> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_reg2_data_o_5> 
INFO:Xst:2261 - The FF/Latch <ex_reg1_data_o_0> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_reg2_data_o_0> 
INFO:Xst:2261 - The FF/Latch <ex_reg1_data_o_6> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_reg2_data_o_6> 
INFO:Xst:2261 - The FF/Latch <ex_reg1_data_o_1> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_reg2_data_o_1> 
INFO:Xst:2261 - The FF/Latch <ex_aluop_o_5> in Unit <id_ex> is equivalent to the following 2 FFs/Latches, which will be removed : <ex_aluop_o_6> <ex_aluop_o_7> 
INFO:Xst:2261 - The FF/Latch <ex_wd_o_3> in Unit <id_ex> is equivalent to the following 18 FFs/Latches, which will be removed : <ex_reg1_data_o_8> <ex_reg1_data_o_9> <ex_reg1_data_o_10> <ex_reg1_data_o_11> <ex_reg1_data_o_12> <ex_reg1_data_o_13> <ex_reg1_data_o_14> <ex_reg1_data_o_15> <ex_reg2_data_o_8> <ex_reg2_data_o_9> <ex_reg2_data_o_10> <ex_reg2_data_o_11> <ex_reg2_data_o_12> <ex_reg2_data_o_13> <ex_reg2_data_o_14> <ex_reg2_data_o_15> <ex_alusel_o_1> <ex_alusel_o_2> 
INFO:Xst:2261 - The FF/Latch <ex_reg1_data_o_7> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_reg2_data_o_7> 
INFO:Xst:2261 - The FF/Latch <ex_reg1_data_o_2> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_reg2_data_o_2> 
INFO:Xst:2261 - The FF/Latch <ex_we_o> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_alusel_o_0> 
INFO:Xst:2261 - The FF/Latch <ex_reg1_data_o_3> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_reg2_data_o_3> 
INFO:Xst:2261 - The FF/Latch <ex_aluop_o_0> in Unit <id_ex> is equivalent to the following FF/Latch, which will be removed : <ex_aluop_o_4> 
WARNING:Xst:1710 - FF/Latch <ex_wd_o_3> (without init value) has a constant value of 0 in block <id_ex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ex_aluop_o_0> (without init value) has a constant value of 1 in block <id_ex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ex_aluop_o_5> (without init value) has a constant value of 0 in block <id_ex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_aluop_o_7> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_aluop_o_6> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_aluop_o_5> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_aluop_o_4> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_aluop_o_3> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_aluop_o_2> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_aluop_o_1> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_aluop_o_0> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_15> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_14> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_13> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_12> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_11> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_10> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_9> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_8> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_7> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_6> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_5> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_4> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_3> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_2> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_1> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_mem_addr_o_0> (without init value) has a constant value of 0 in block <ex_mem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <regs_15_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_15_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_14_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_13_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_12_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_11_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_10_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_9_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_8_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_7_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_6_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_5_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_4_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_3_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_2_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_1_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_0> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_1> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_2> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_3> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_4> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_5> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_6> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_7> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_8> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_9> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_10> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_11> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_12> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_13> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_14> of sequential type is unconnected in block <reg>.
WARNING:Xst:2677 - Node <regs_0_15> of sequential type is unconnected in block <reg>.
WARNING:Xst:524 - All outputs of the instance <id_ex_component> of the block <id_ex> are unconnected in block <cpu>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: Madd_pc_addsub0000_cy<2>, Madd_pc_addsub0000_cy<8>, Madd_pc_addsub0000_cy<11>, Madd_pc_addsub0000_cy<10>, Madd_pc_addsub0000_cy<13>, pc_addsub0000<0>, Madd_pc_addsub0000_cy<9>, Madd_pc_addsub0000_cy<1>, pc<15>, Madd_pc_addsub0000_cy<6>, Madd_pc_addsub0000_cy<12>, Madd_pc_addsub0000_cy<5>, Madd_pc_addsub0000_cy<4>, pc<0>, Madd_pc_addsub0000_cy<3>, Madd_pc_addsub0000_cy<7>, pc_addsub0000<15>, Madd_pc_addsub0000_lut<0>, Madd_pc_addsub0000_cy<0>, Madd_pc_addsub0000_cy<14>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc_addsub0000<14>, pc<14>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc_addsub0000<13>, pc<13>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc<12>, pc_addsub0000<12>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc<11>, pc_addsub0000<11>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc_addsub0000<10>, pc<10>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc<9>, pc_addsub0000<9>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc_addsub0000<8>, pc<8>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc<7>, pc_addsub0000<7>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc<6>, pc_addsub0000<6>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc_addsub0000<5>, pc<5>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc<4>, pc_addsub0000<4>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc_addsub0000<3>, pc<3>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc_addsub0000<2>, pc<2>.
WARNING:Xst:2170 - Unit pc : the following signal(s) form a combinatorial loop: pc<1>, pc_addsub0000<1>.

Optimizing unit <thinpad> ...

Optimizing unit <ram> ...

Optimizing unit <pc> ...

Optimizing unit <id_ex> ...

Optimizing unit <cpu> ...
WARNING:Xst:1710 - FF/Latch <mram/ram2_data_15> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_14> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_13> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_12> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_11> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_10> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_9> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_8> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_7> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_6> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_5> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_4> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_3> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_2> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_1> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mram/ram2_data_0> (without init value) has a constant value of 0 in block <thinpad>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block thinpad, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : thinpad.ngr
Top Level Output File Name         : thinpad
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 55

Cell Usage :
# BELS                             : 3
#      GND                         : 1
#      INV                         : 1
#      VCC                         : 1
# IO Buffers                       : 54
#      IBUF                        : 1
#      OBUF                        : 53
# Others                           : 1
#      ctrl                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                        1  out of   8672     0%  
 Number of 4 input LUTs:                  1  out of  17344     0%  
 Number of IOs:                          55
 Number of bonded IOBs:                  54  out of    250    21%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 2.342ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.342ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       mcpu/ctrl_component:rst (PAD)

  Data Path: rst to mcpu/ctrl_component:rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  rst_IBUF (rst_IBUF)
     INV:I->O              0   0.704   0.000  rst_reversed1_INV_0 (rst_reversed)
    ctrl:rst                   0.000          mcpu/ctrl_component
    ----------------------------------------
    Total                      2.342ns (1.922ns logic, 0.420ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.83 secs
 
--> 

Total memory usage is 4600268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  420 (   0 filtered)
Number of infos    :   22 (   0 filtered)

