{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698793998569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698793998573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:13:18 2023 " "Processing started: Tue Oct 31 17:13:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698793998573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793998573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793998573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698793998861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698793998861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathfsm.v 3 3 " "Found 3 design units, including 3 entities, in source file datapathfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapathFSM " "Found entity 1: datapathFSM" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005248 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005248 ""} { "Info" "ISGN_ENTITY_NAME" "3 hexTo7Seg " "Found entity 3: hexTo7Seg" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Data/GIT/Bananachine/ALU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005261 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005261 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005261 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005261 ""} { "Info" "ISGN_ENTITY_NAME" "5 zerodetect " "Found entity 5: zerodetect" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine " "Found entity 1: Bananachine" {  } { { "Bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine_tb " "Found entity 1: Bananachine_tb" {  } { { "Bananachine_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698794005271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_address2 datapathFSM.v(41) " "Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for \"mem_address2\"" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bdata datapathFSM.v(41) " "Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for \"bdata\"" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren_b datapathFSM.v(41) " "Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for \"wren_b\"" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_b datapathFSM.v(41) " "Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for \"data_b\"" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005271 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(13) " "Verilog HDL Parameter Declaration warning at controller.v(13): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(14) " "Verilog HDL Parameter Declaration warning at controller.v(14): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(15) " "Verilog HDL Parameter Declaration warning at controller.v(15): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(16) " "Verilog HDL Parameter Declaration warning at controller.v(16): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(19) " "Verilog HDL Parameter Declaration warning at controller.v(19): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(20) " "Verilog HDL Parameter Declaration warning at controller.v(20): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(21) " "Verilog HDL Parameter Declaration warning at controller.v(21): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(22) " "Verilog HDL Parameter Declaration warning at controller.v(22): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(23) " "Verilog HDL Parameter Declaration warning at controller.v(23): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(24) " "Verilog HDL Parameter Declaration warning at controller.v(24): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(25) " "Verilog HDL Parameter Declaration warning at controller.v(25): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(26) " "Verilog HDL Parameter Declaration warning at controller.v(26): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(27) " "Verilog HDL Parameter Declaration warning at controller.v(27): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(28) " "Verilog HDL Parameter Declaration warning at controller.v(28): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(29) " "Verilog HDL Parameter Declaration warning at controller.v(29): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(30) " "Verilog HDL Parameter Declaration warning at controller.v(30): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(31) " "Verilog HDL Parameter Declaration warning at controller.v(31): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(32) " "Verilog HDL Parameter Declaration warning at controller.v(32): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(33) " "Verilog HDL Parameter Declaration warning at controller.v(33): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(35) " "Verilog HDL Parameter Declaration warning at controller.v(35): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(36) " "Verilog HDL Parameter Declaration warning at controller.v(36): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698794005273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bananachine " "Elaborating entity \"Bananachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698794005301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Bananachine.v" "cpu" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:cpu\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"CPU:cpu\|controller:cont\"" {  } { { "CPU.v" "cont" { Text "C:/Data/GIT/Bananachine/ALU/CPU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005315 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(85) " "Verilog HDL Case Statement warning at controller.v(85): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state controller.v(85) " "Verilog HDL Always Construct warning at controller.v(85): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(130) " "Verilog HDL Case Statement warning at controller.v(130): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] controller.v(85) " "Inferred latch for \"next_state\[0\]\" at controller.v(85)" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] controller.v(85) " "Inferred latch for \"next_state\[1\]\" at controller.v(85)" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] controller.v(85) " "Inferred latch for \"next_state\[2\]\" at controller.v(85)" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] controller.v(85) " "Inferred latch for \"next_state\[3\]\" at controller.v(85)" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] controller.v(85) " "Inferred latch for \"next_state\[4\]\" at controller.v(85)" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] controller.v(85) " "Inferred latch for \"next_state\[5\]\" at controller.v(85)" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[6\] controller.v(85) " "Inferred latch for \"next_state\[6\]\" at controller.v(85)" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005322 "|Bananachine|CPU:cpu|controller:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath CPU:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"CPU:cpu\|datapath:dp\"" {  } { { "CPU.v" "dp" { Text "C:/Data/GIT/Bananachine/ALU/CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerodetect CPU:cpu\|datapath:dp\|zerodetect:zero_thingy " "Elaborating entity \"zerodetect\" for hierarchy \"CPU:cpu\|datapath:dp\|zerodetect:zero_thingy\"" {  } { { "datapath.v" "zero_thingy" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter CPU:cpu\|datapath:dp\|pc_counter:counter " "Elaborating entity \"pc_counter\" for hierarchy \"CPU:cpu\|datapath:dp\|pc_counter:counter\"" {  } { { "datapath.v" "counter" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pc_counter.v(15) " "Verilog HDL assignment warning at pc_counter.v(15): truncated value with size 32 to match size of target (16)" {  } { { "pc_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/pc_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698794005336 "|Bananachine|CPU:cpu|datapath:dp|pc_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr CPU:cpu\|datapath:dp\|flopenr:pc_flopr " "Elaborating entity \"flopenr\" for hierarchy \"CPU:cpu\|datapath:dp\|flopenr:pc_flopr\"" {  } { { "datapath.v" "pc_flopr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile CPU:cpu\|datapath:dp\|regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"CPU:cpu\|datapath:dp\|regfile:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005345 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(12) " "Verilog HDL Display System Task info at regfile.v(12): Loading register file" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005350 "|Bananachine|CPU:cpu|datapath:dp|regfile:reg_file"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 15 regfile.v(13) " "Verilog HDL warning at regfile.v(13): number of words (0) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1698794005350 "|Bananachine|CPU:cpu|datapath:dp|regfile:reg_file"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(14) " "Verilog HDL Display System Task info at regfile.v(14): done with RF load" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 14 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005350 "|Bananachine|CPU:cpu|datapath:dp|regfile:reg_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(24) " "Verilog HDL assignment warning at regfile.v(24): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698794005350 "|Bananachine|CPU:cpu|datapath:dp|regfile:reg_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(25) " "Verilog HDL assignment warning at regfile.v(25): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698794005350 "|Bananachine|CPU:cpu|datapath:dp|regfile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr CPU:cpu\|datapath:dp\|flopr:immediate_flopr " "Elaborating entity \"flopr\" for hierarchy \"CPU:cpu\|datapath:dp\|flopr:immediate_flopr\"" {  } { { "datapath.v" "immediate_flopr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 CPU:cpu\|datapath:dp\|mux2:alu_A_mux " "Elaborating entity \"mux2\" for hierarchy \"CPU:cpu\|datapath:dp\|mux2:alu_A_mux\"" {  } { { "datapath.v" "alu_A_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 CPU:cpu\|datapath:dp\|mux4:pc_src_mux " "Elaborating entity \"mux4\" for hierarchy \"CPU:cpu\|datapath:dp\|mux4:pc_src_mux\"" {  } { { "datapath.v" "pc_src_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf CPU:cpu\|datapath:dp\|alu_rf:alu_unit " "Elaborating entity \"alu_rf\" for hierarchy \"CPU:cpu\|datapath:dp\|alu_rf:alu_unit\"" {  } { { "datapath.v" "alu_unit" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_rf.v(27) " "Verilog HDL assignment warning at alu_rf.v(27): truncated value with size 32 to match size of target (16)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_rf.v(86) " "Verilog HDL assignment warning at alu_rf.v(86): truncated value with size 32 to match size of target (1)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_rf.v(31) " "Verilog HDL Case Statement warning at alu_rf.v(31): incomplete case statement has no default case item" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu_rf.v(31) " "Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_flag alu_rf.v(31) " "Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable \"n_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_flag alu_rf.v(31) " "Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable \"l_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_flag alu_rf.v(31) " "Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable \"z_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_flag alu_rf.v(31) " "Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable \"c_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_flag alu_rf.v(31) " "Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable \"f_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_flag alu_rf.v(31) " "Inferred latch for \"f_flag\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_flag alu_rf.v(31) " "Inferred latch for \"c_flag\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_flag alu_rf.v(31) " "Inferred latch for \"z_flag\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_flag alu_rf.v(31) " "Inferred latch for \"l_flag\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag alu_rf.v(31) " "Inferred latch for \"n_flag\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu_rf.v(31) " "Inferred latch for \"alu_out\[0\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu_rf.v(31) " "Inferred latch for \"alu_out\[1\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu_rf.v(31) " "Inferred latch for \"alu_out\[2\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu_rf.v(31) " "Inferred latch for \"alu_out\[3\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu_rf.v(31) " "Inferred latch for \"alu_out\[4\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu_rf.v(31) " "Inferred latch for \"alu_out\[5\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu_rf.v(31) " "Inferred latch for \"alu_out\[6\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu_rf.v(31) " "Inferred latch for \"alu_out\[7\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu_rf.v(31) " "Inferred latch for \"alu_out\[8\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu_rf.v(31) " "Inferred latch for \"alu_out\[9\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu_rf.v(31) " "Inferred latch for \"alu_out\[10\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu_rf.v(31) " "Inferred latch for \"alu_out\[11\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu_rf.v(31) " "Inferred latch for \"alu_out\[12\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu_rf.v(31) " "Inferred latch for \"alu_out\[13\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu_rf.v(31) " "Inferred latch for \"alu_out\[14\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu_rf.v(31) " "Inferred latch for \"alu_out\[15\]\" at alu_rf.v(31)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005385 "|Bananachine|CPU:cpu|datapath:dp|alu_rf:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg CPU:cpu\|datapath:dp\|instruction_reg:ins_reg " "Elaborating entity \"instruction_reg\" for hierarchy \"CPU:cpu\|datapath:dp\|instruction_reg:ins_reg\"" {  } { { "datapath.v" "ins_reg" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mem basic_mem:mem " "Elaborating entity \"basic_mem\" for hierarchy \"basic_mem:mem\"" {  } { { "Bananachine.v" "mem" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005393 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory basic_mem.v(17) " "Verilog HDL Display System Task info at basic_mem.v(17): Loading memory" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005399 "|Bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 65535 basic_mem.v(18) " "Verilog HDL warning at basic_mem.v(18): number of words (16) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1698794005399 "|Bananachine|basic_mem:mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading basic_mem.v(19) " "Verilog HDL Display System Task info at basic_mem.v(19): done loading" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005399 "|Bananachine|basic_mem:mem"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[15\] " "Net \"CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[15\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698794005422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[14\] " "Net \"CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[14\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698794005422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[13\] " "Net \"CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[13\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698794005422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[12\] " "Net \"CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[12\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698794005422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[11\] " "Net \"CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[11\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698794005422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[10\] " "Net \"CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[10\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698794005422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[9\] " "Net \"CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[9\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698794005422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[8\] " "Net \"CPU:cpu\|datapath:dp\|immediate_from_ins_reg\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "immediate_from_ins_reg\[8\]" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1698794005422 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1698794005422 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698794005667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698794005819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698794005819 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698794005908 "|Bananachine|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698794005908 "|Bananachine|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698794005908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698794005908 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698794005908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698794005908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698794005917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:13:25 2023 " "Processing ended: Tue Oct 31 17:13:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698794005917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698794005917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698794005917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698794005917 ""}
