
*** Running vivado
    with args -log design_3_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_3_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_3_wrapper.tcl -notrace
Command: open_checkpoint /home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_3_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1165.848 ; gain = 0.000 ; free physical = 71571 ; free virtual = 83677
INFO: [Netlist 29-17] Analyzing 1152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-49457-Tower/dcp1/design_3_wrapper_board.xdc]
Finished Parsing XDC File [/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-49457-Tower/dcp1/design_3_wrapper_board.xdc]
Parsing XDC File [/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-49457-Tower/dcp1/design_3_wrapper_early.xdc]
Finished Parsing XDC File [/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-49457-Tower/dcp1/design_3_wrapper_early.xdc]
Parsing XDC File [/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-49457-Tower/dcp1/design_3_wrapper.xdc]
Finished Parsing XDC File [/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-49457-Tower/dcp1/design_3_wrapper.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 700 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 700 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 2617.078 ; gain = 1451.230 ; free physical = 70285 ; free virtual = 82391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2689.113 ; gain = 64.031 ; free physical = 70275 ; free virtual = 82381

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro0zkhosh/SchIM/MemorEDF/rtl/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 460 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3111.297 ; gain = 0.000 ; free physical = 69786 ; free virtual = 81900
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f6da8fe5

Time (s): cpu = 00:01:46 ; elapsed = 00:02:46 . Memory (MB): peak = 3111.297 ; gain = 422.184 ; free physical = 69787 ; free virtual = 81900

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 209 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 50c46678

Time (s): cpu = 00:01:48 ; elapsed = 00:02:47 . Memory (MB): peak = 3111.297 ; gain = 422.184 ; free physical = 69797 ; free virtual = 81911
INFO: [Opt 31-389] Phase Retarget created 26 cells and removed 306 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: ab11c5ae

Time (s): cpu = 00:01:48 ; elapsed = 00:02:48 . Memory (MB): peak = 3111.297 ; gain = 422.184 ; free physical = 69796 ; free virtual = 81909
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 34217a43

Time (s): cpu = 00:01:49 ; elapsed = 00:02:48 . Memory (MB): peak = 3111.297 ; gain = 422.184 ; free physical = 69822 ; free virtual = 81935
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 93 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 34217a43

Time (s): cpu = 00:01:50 ; elapsed = 00:02:49 . Memory (MB): peak = 3111.297 ; gain = 422.184 ; free physical = 69822 ; free virtual = 81935
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 34217a43

Time (s): cpu = 00:01:50 ; elapsed = 00:02:49 . Memory (MB): peak = 3111.297 ; gain = 422.184 ; free physical = 69830 ; free virtual = 81940
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3111.297 ; gain = 0.000 ; free physical = 69835 ; free virtual = 81945
Ending Logic Optimization Task | Checksum: 34217a43

Time (s): cpu = 00:01:50 ; elapsed = 00:02:50 . Memory (MB): peak = 3111.297 ; gain = 422.184 ; free physical = 69835 ; free virtual = 81945

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.532 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 29 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 29 newly gated: 0 Total Ports: 58
Ending PowerOpt Patch Enables Task | Checksum: c38fabac

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4453.410 ; gain = 0.000 ; free physical = 69293 ; free virtual = 81404
Ending Power Optimization Task | Checksum: c38fabac

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 4453.410 ; gain = 1342.113 ; free physical = 69307 ; free virtual = 81418
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:45 ; elapsed = 00:03:34 . Memory (MB): peak = 4453.410 ; gain = 1836.332 ; free physical = 69307 ; free virtual = 81418
INFO: [Common 17-1381] The checkpoint '/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_3_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_3_wrapper_drc_opted.rpt -pb design_3_wrapper_drc_opted.pb -rpx design_3_wrapper_drc_opted.rpx
Command: report_drc -file design_3_wrapper_drc_opted.rpt -pb design_3_wrapper_drc_opted.pb -rpx design_3_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_3_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4453.410 ; gain = 0.000 ; free physical = 69292 ; free virtual = 81406
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 263b255c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4453.410 ; gain = 0.000 ; free physical = 69292 ; free virtual = 81406
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4453.410 ; gain = 0.000 ; free physical = 69304 ; free virtual = 81419

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13b6fbbc5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4453.410 ; gain = 0.000 ; free physical = 69272 ; free virtual = 81390

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14e520467

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4453.410 ; gain = 0.000 ; free physical = 69254 ; free virtual = 81372

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14e520467

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4453.410 ; gain = 0.000 ; free physical = 69254 ; free virtual = 81371
Phase 1 Placer Initialization | Checksum: 14e520467

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4453.410 ; gain = 0.000 ; free physical = 69254 ; free virtual = 81371

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c0a21122

Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69159 ; free virtual = 81276

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c0a21122

Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69158 ; free virtual = 81276

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 201b974c6

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69156 ; free virtual = 81274

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 215cc12d9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69156 ; free virtual = 81274

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ccf98aa2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69156 ; free virtual = 81274

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1978aa89c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:31 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69154 ; free virtual = 81272

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 14ae9a116

Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69138 ; free virtual = 81255

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1fe9f2755

Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69137 ; free virtual = 81255

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 19f0af7bf

Time (s): cpu = 00:01:27 ; elapsed = 00:00:36 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69114 ; free virtual = 81232

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 18feb4508

Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69141 ; free virtual = 81258

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1a7c11a55

Time (s): cpu = 00:01:31 ; elapsed = 00:00:38 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69140 ; free virtual = 81257

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1a7c11a55

Time (s): cpu = 00:01:31 ; elapsed = 00:00:38 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69145 ; free virtual = 81262
Phase 3 Detail Placement | Checksum: 1a7c11a55

Time (s): cpu = 00:01:31 ; elapsed = 00:00:38 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69144 ; free virtual = 81262

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17330fd1c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17330fd1c

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69147 ; free virtual = 81268
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.110. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ebf39c55

Time (s): cpu = 00:01:42 ; elapsed = 00:00:43 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69147 ; free virtual = 81268
Phase 4.1 Post Commit Optimization | Checksum: 1ebf39c55

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69139 ; free virtual = 81260

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ebf39c55

Time (s): cpu = 00:01:42 ; elapsed = 00:00:44 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69151 ; free virtual = 81269

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2eb27ed48

Time (s): cpu = 00:01:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69129 ; free virtual = 81247

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2a8dc3b73

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69130 ; free virtual = 81247
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a8dc3b73

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69130 ; free virtual = 81247
Ending Placer Task | Checksum: 22d8f60a7

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69220 ; free virtual = 81338
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 4477.422 ; gain = 24.012 ; free physical = 69222 ; free virtual = 81339
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 69200 ; free virtual = 81336
INFO: [Common 17-1381] The checkpoint '/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_3_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 69179 ; free virtual = 81303
INFO: [runtcl-4] Executing : report_utilization -file design_3_wrapper_utilization_placed.rpt -pb design_3_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 69216 ; free virtual = 81339
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 69213 ; free virtual = 81337
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dfe54d6e ConstDB: 0 ShapeSum: 4e75c246 RouteDB: ff3450f3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c1b9b840

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68975 ; free virtual = 81099
Post Restoration Checksum: NetGraph: d029b6e5 NumContArr: f6f88ec2 Constraints: fc5b3301 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2c37d78a8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68972 ; free virtual = 81096

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2c37d78a8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68914 ; free virtual = 81038

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2c37d78a8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68914 ; free virtual = 81038

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 25cb55f15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68902 ; free virtual = 81026

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 302911050

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68903 ; free virtual = 81030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.213  | TNS=0.000  | WHS=-0.049 | THS=-1.753 |

Phase 2 Router Initialization | Checksum: 2ee0ef396

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68902 ; free virtual = 81026

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bca28c27

Time (s): cpu = 00:01:22 ; elapsed = 00:00:54 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68885 ; free virtual = 81009

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3241
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.174  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 216611cbc

Time (s): cpu = 00:02:08 ; elapsed = 00:01:05 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68884 ; free virtual = 81008

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 23c4edbc6

Time (s): cpu = 00:02:08 ; elapsed = 00:01:05 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68884 ; free virtual = 81008
Phase 4 Rip-up And Reroute | Checksum: 23c4edbc6

Time (s): cpu = 00:02:08 ; elapsed = 00:01:05 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68884 ; free virtual = 81008

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 228d3d82c

Time (s): cpu = 00:02:08 ; elapsed = 00:01:05 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68888 ; free virtual = 81012

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 228d3d82c

Time (s): cpu = 00:02:08 ; elapsed = 00:01:05 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68888 ; free virtual = 81012
Phase 5 Delay and Skew Optimization | Checksum: 228d3d82c

Time (s): cpu = 00:02:09 ; elapsed = 00:01:05 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68888 ; free virtual = 81012

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c69de732

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68891 ; free virtual = 81015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.174  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22ef60166

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68891 ; free virtual = 81015
Phase 6 Post Hold Fix | Checksum: 22ef60166

Time (s): cpu = 00:02:14 ; elapsed = 00:01:07 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68891 ; free virtual = 81015

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.688276 %
  Global Horizontal Routing Utilization  = 0.818085 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29b97356f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68879 ; free virtual = 81003

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29b97356f

Time (s): cpu = 00:02:15 ; elapsed = 00:01:07 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68879 ; free virtual = 81003

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29b97356f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:08 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68878 ; free virtual = 81002

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1e6eef2e8

Time (s): cpu = 00:02:19 ; elapsed = 00:01:10 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68879 ; free virtual = 81003
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.174  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e6eef2e8

Time (s): cpu = 00:02:19 ; elapsed = 00:01:10 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68879 ; free virtual = 81003
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:20 ; elapsed = 00:01:10 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68955 ; free virtual = 81079

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:14 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68955 ; free virtual = 81079
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68931 ; free virtual = 81080
INFO: [Common 17-1381] The checkpoint '/home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_3_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_3_wrapper_drc_routed.rpt -pb design_3_wrapper_drc_routed.pb -rpx design_3_wrapper_drc_routed.rpx
Command: report_drc -file design_3_wrapper_drc_routed.rpt -pb design_3_wrapper_drc_routed.pb -rpx design_3_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_3_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_3_wrapper_methodology_drc_routed.rpt -pb design_3_wrapper_methodology_drc_routed.pb -rpx design_3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_3_wrapper_methodology_drc_routed.rpt -pb design_3_wrapper_methodology_drc_routed.pb -rpx design_3_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ro0zkhosh/SchIM/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68887 ; free virtual = 81018
INFO: [runtcl-4] Executing : report_power -file design_3_wrapper_power_routed.rpt -pb design_3_wrapper_power_summary_routed.pb -rpx design_3_wrapper_power_routed.rpx
Command: report_power -file design_3_wrapper_power_routed.rpt -pb design_3_wrapper_power_summary_routed.pb -rpx design_3_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68846 ; free virtual = 80986
INFO: [runtcl-4] Executing : report_route_status -file design_3_wrapper_route_status.rpt -pb design_3_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_3_wrapper_timing_summary_routed.rpt -rpx design_3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_3_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 4477.422 ; gain = 0.000 ; free physical = 68856 ; free virtual = 80998
Command: write_bitstream -force design_3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], design_3_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 4609.324 ; gain = 131.902 ; free physical = 68795 ; free virtual = 80963
INFO: [Common 17-206] Exiting Vivado at Fri Feb 19 19:13:04 2021...
