<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1561502879274">
  <ports id="1" name="kernel_index_stream_data_V" type="PortType" bitwidth="32">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="2" name="kernel_index_stream_strb_V" type="PortType" bitwidth="4">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="3" name="kernel_index_stream_keep_V" type="PortType" bitwidth="4">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="4" name="kernel_index_stream_user_V" type="PortType" bitwidth="4">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="5" name="kernel_index_stream_last_V" type="PortType" bitwidth="1">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="6" name="kernel_index_stream_id_V" type="PortType" bitwidth="5">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="7" name="kernel_index_stream_dest_V" type="PortType" bitwidth="5">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="8" name="index_buf" type="PortType" lineNumber="29" originalName="index_buf" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." coreName="RAM" contextFuncName="kernel_matrix" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="784">
    <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="29" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
  </ports>
  <ports id="9" name="length_x" type="PortType" bitwidth="32">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="10" name="tile_size" type="PortType" bitwidth="32">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="11" name="remaining_size" type="PortType" bitwidth="32">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="12" name="length_x_out" type="PortType" coreName="FIFO" bitwidth="32" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="13" name="tile_size_out" type="PortType" coreName="FIFO" bitwidth="32" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="14" name="remaining_size_out" type="PortType" coreName="FIFO" bitwidth="32" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <edges id="49" source_obj="//@ports.8" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="52" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@ports.11"/>
  <edges id="53" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="55" source_obj="//@ports.9" sink_obj="//@blocks.0/@node_objs.2"/>
  <edges id="57" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@ports.12"/>
  <edges id="58" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.0/@node_objs.3"/>
  <edges id="60" source_obj="//@ports.10" sink_obj="//@blocks.0/@node_objs.4"/>
  <edges id="62" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@ports.13"/>
  <edges id="63" source_obj="//@blocks.0/@node_objs.4" sink_obj="//@blocks.0/@node_objs.5"/>
  <edges id="64" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.0/@node_objs.6"/>
  <edges id="67" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0"/>
  <edges id="68" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0" is_back_edge="1"/>
  <edges id="69" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0" is_back_edge="1"/>
  <edges id="70" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="73" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2"/>
  <edges id="76" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="77" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="78" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="82" source_obj="//@ports.6" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="83" source_obj="//@ports.5" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="84" source_obj="//@ports.4" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="85" source_obj="//@ports.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="86" source_obj="//@ports.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="87" source_obj="//@ports.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="88" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="97" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.2"/>
  <edges id="206" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@regions.0/@basic_blocks.0"/>
  <edges id="207" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.1"/>
  <edges id="208" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1"/>
  <edges id="209" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0" is_back_edge="1"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.1"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.1"/>
  <blocks id="26" name="entry" type="BlockType">
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_32</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="16" name="length_x_read" bitwidth="32" opcode="read" m_display="0">
      <dataInputObjs>length_x</dataInputObjs>
      <dataOutputObjs>write</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="18" name="node_18" opcode="write" m_display="0" m_delay="3.63">
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>length_x_out</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="19" name="tile_size_read" bitwidth="32" opcode="read" m_display="0">
      <dataInputObjs>tile_size</dataInputObjs>
      <dataOutputObjs>write</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="21" name="node_21" opcode="write" m_display="0" m_delay="3.63">
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>tile_size_out</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="22" name="remaining_size_read" bitwidth="32" opcode="read" m_display="0">
      <dataInputObjs>remaining_size</dataInputObjs>
      <dataOutputObjs>write</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="24" name="node_24" opcode="write" m_display="0" m_delay="3.63">
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>remaining_size_out</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="25" name="node_25" opcode="br" m_display="0" m_delay="1.76">
      <controlInputObjs>block_32</controlInputObjs>
    </node_objs>
  </blocks>
  <blocks id="46" name=".exit" type="BlockType">
    <controlInputObjs>block_32</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="45" name="node_45" opcode="ret" nodeLabel="3.0" m_display="0"/>
  </blocks>
  <regions anchor_node="-1" region_type="8" interval="1" typeName="Pipeline" id="126" pipe_depth="2" RegionName="LOOP_1">
    <basic_blocks id="32" name="block_32" type="BlockType">
      <controlInputObjs>entry</controlInputObjs>
      <controlInputObjs>block_44</controlInputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>.exit</controlOutputObjs>
      <controlOutputObjs>block_44</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="27" name="j_0_i_i_i_i" originalName="is_idx1" bitwidth="10" opcode="phi" nodeLabel="1.0" m_display="0">
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>icmp</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <dataOutputObjs>store</dataOutputObjs>
        <controlInputObjs>entry</controlInputObjs>
        <controlInputObjs>block_44</controlInputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="28" name="exitcond5_i_i_i_i" lineNumber="39" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." rtlName="exitcond5_i_i_i_i_fu_161_p2" contextFuncName="kernel_matrix" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="1.77">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="39" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>br</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="30" name="is_idx1" lineNumber="39" originalName="is_idx1" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." rtlName="is_idx1_fu_167_p2" contextFuncName="kernel_matrix" bitwidth="10" opcode="add" nodeLabel="1.0" m_display="0" m_delay="1.73">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="39" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>phi</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="31" name="node_31" lineNumber="39" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." contextFuncName="kernel_matrix" opcode="br" nodeLabel="1.0" m_display="0">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="39" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>icmp</dataInputObjs>
        <controlInputObjs>block_44</controlInputObjs>
        <controlInputObjs>.exit</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="kernel_matrix_hardware_hls/top.cpp">
        <validLinenumbers>39</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
    <basic_blocks id="44" name="block_44" type="BlockType">
      <controlInputObjs>block_32</controlInputObjs>
      <controlOutputObjs>phi</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>block_32</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="37" name="empty_801" bitwidth="55" opcode="read" nodeLabel="1.0" nodeLatency="1" m_display="0">
        <dataInputObjs>kernel_index_stream_dest_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_id_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_last_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_user_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_strb_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_keep_V</dataInputObjs>
        <dataInputObjs>kernel_index_stream_data_V</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="41" name="node_41" lineNumber="42" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." contextFuncName="kernel_matrix" opcode="store" nodeLabel="2.0" m_display="0" m_delay="3.25">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="42" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataInputObjs>read</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="43" name="node_43" lineNumber="39" fileName="kernel_matrix_hardware_hls/top.cpp" fileDirectory=".." contextFuncName="kernel_matrix" opcode="br" nodeLabel="2.0" m_display="0">
        <inlineStackInfo fileName="kernel_matrix_hardware_hls/top.cpp" linenumber="39" fileDirectory="F:\Hardware_Implementation" functionName="kernel_matrix"/>
        <controlInputObjs>block_32</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="kernel_matrix_hardware_hls/top.cpp">
        <validLinenumbers>42</validLinenumbers>
        <validLinenumbers>39</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
  </regions>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <regnodes realName="is_idx1_reg_191">
    <nodeIds>30</nodeIds>
  </regnodes>
  <regnodes realName="j_0_i_i_i_i_reg_149">
    <nodeIds>27</nodeIds>
  </regnodes>
  <regnodes realName="exitcond5_i_i_i_i_reg_187">
    <nodeIds>28</nodeIds>
  </regnodes>
  <expressionNodes realName="j_0_i_i_i_i_phi_fu_153">
    <nodeIds>27</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_2_i_i_i_fu_173">
    <nodeIds>36</nodeIds>
  </expressionNodes>
  <expressionNodes realName="kernel_index_stream_6_fu_178">
    <nodeIds>38</nodeIds>
  </expressionNodes>
  <expressionNodes realName="index_buf_addr_gep_fu_136">
    <nodeIds>40</nodeIds>
  </expressionNodes>
  <expressionNodes realName="bitcast9_i_i_i_i_fu_182">
    <nodeIds>39</nodeIds>
  </expressionNodes>
  <expressionNodes realName="exitcond5_i_i_i_i_fu_161">
    <nodeIds>28</nodeIds>
  </expressionNodes>
  <expressionNodes realName="is_idx1_fu_167">
    <nodeIds>30</nodeIds>
  </expressionNodes>
  <ioNodes realName="length_x_read_read_fu_76">
    <nodeIds>16</nodeIds>
  </ioNodes>
  <ioNodes realName="StgValue_11_write_fu_96">
    <nodeIds>21</nodeIds>
  </ioNodes>
  <ioNodes realName="StgValue_14_write_fu_110">
    <nodeIds>24</nodeIds>
  </ioNodes>
  <ioNodes realName="remaining_size_read_read_fu_104">
    <nodeIds>22</nodeIds>
  </ioNodes>
  <ioNodes realName="tile_size_read_read_fu_90">
    <nodeIds>19</nodeIds>
  </ioNodes>
  <ioNodes realName="StgValue_8_write_fu_82">
    <nodeIds>18</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_read_fu_118">
    <nodeIds>37</nodeIds>
  </ioNodes>
  <memoryPorts dataString="index_buf">
    <nodeIds>41</nodeIds>
  </memoryPorts>
  <ioPorts name="index_buf(p0)">
    <contents name="store">
      <nodeIds>41</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_data_V">
    <contents name="read">
      <nodeIds>37</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_dest_V">
    <contents name="read">
      <nodeIds>37</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_id_V">
    <contents name="read">
      <nodeIds>37</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_keep_V">
    <contents name="read">
      <nodeIds>37</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_last_V">
    <contents name="read">
      <nodeIds>37</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_strb_V">
    <contents name="read">
      <nodeIds>37</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="kernel_index_stream_user_V">
    <contents name="read">
      <nodeIds>37</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="length_x">
    <contents name="read">
      <nodeIds>16</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="length_x_out">
    <contents name="write">
      <nodeIds>18</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="remaining_size">
    <contents name="read">
      <nodeIds>22</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="remaining_size_out">
    <contents name="write">
      <nodeIds>24</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="tile_size">
    <contents name="read">
      <nodeIds>19</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="tile_size_out">
    <contents name="write">
      <nodeIds>21</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="18" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
      <operations id="20" stage="1" latency="1"/>
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="27" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="37" stage="2" latency="2"/>
    </states>
    <states id="3">
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="2"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="42" stage="1" latency="1"/>
      <operations id="43" stage="1" latency="1"/>
    </states>
    <states id="4">
      <operations id="45" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="12"/>
    </transitions>
    <transitions inState="3" outState="2">
      <condition id="20"/>
    </transitions>
    <transitions inState="2" outState="4">
      <condition id="19"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="21"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="Loop_LOOP_1_proc10" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="786" mMaxLatency="786">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>4</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>26</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="LOOP_1" mII="1" mDepth="2" mMinTripCount="784" mMaxTripCount="784" mMinLatency="784" mMaxLatency="784" mType="1">
      <basicBlocks>32</basicBlocks>
      <basicBlocks>44</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>46</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
