library verilog;
use verilog.vl_types.all;
entity sword_machine is
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        room            : in     work.room_state.room_state_type;
        founded_sword   : out    vl_logic
    );
end sword_machine;
