<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1156" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1156{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1156{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1156{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1156{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_1156{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1156{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_1156{left:69px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_1156{left:69px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_1156{left:90px;bottom:993px;letter-spacing:-0.12px;}
#ta_1156{left:90px;bottom:975px;letter-spacing:-0.11px;}
#tb_1156{left:117px;bottom:956px;letter-spacing:-0.12px;}
#tc_1156{left:117px;bottom:938px;letter-spacing:-0.11px;}
#td_1156{left:69px;bottom:921px;letter-spacing:-0.11px;}
#te_1156{left:117px;bottom:903px;letter-spacing:-0.11px;}
#tf_1156{left:69px;bottom:886px;letter-spacing:-0.14px;}
#tg_1156{left:145px;bottom:868px;letter-spacing:-0.12px;}
#th_1156{left:117px;bottom:849px;letter-spacing:-0.07px;}
#ti_1156{left:117px;bottom:831px;letter-spacing:-0.11px;word-spacing:0.83px;}
#tj_1156{left:117px;bottom:813px;letter-spacing:-0.11px;}
#tk_1156{left:117px;bottom:794px;letter-spacing:-0.11px;}
#tl_1156{left:145px;bottom:776px;letter-spacing:-0.14px;}
#tm_1156{left:172px;bottom:758px;letter-spacing:-0.11px;}
#tn_1156{left:172px;bottom:739px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#to_1156{left:172px;bottom:721px;letter-spacing:-0.11px;}
#tp_1156{left:834px;bottom:728px;}
#tq_1156{left:172px;bottom:703px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_1156{left:761px;bottom:709px;}
#ts_1156{left:200px;bottom:684px;letter-spacing:-0.16px;}
#tt_1156{left:227px;bottom:666px;letter-spacing:-0.11px;word-spacing:1.69px;}
#tu_1156{left:227px;bottom:648px;letter-spacing:-0.12px;word-spacing:1.7px;}
#tv_1156{left:172px;bottom:629px;letter-spacing:-0.07px;}
#tw_1156{left:172px;bottom:611px;letter-spacing:-0.11px;}
#tx_1156{left:117px;bottom:593px;letter-spacing:-0.07px;}
#ty_1156{left:117px;bottom:574px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_1156{left:117px;bottom:556px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_1156{left:145px;bottom:538px;letter-spacing:-0.13px;}
#t11_1156{left:117px;bottom:519px;letter-spacing:-0.07px;}
#t12_1156{left:69px;bottom:501px;letter-spacing:-0.11px;}
#t13_1156{left:69px;bottom:477px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t14_1156{left:69px;bottom:450px;}
#t15_1156{left:95px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t16_1156{left:95px;bottom:437px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t17_1156{left:69px;bottom:410px;}
#t18_1156{left:95px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_1156{left:95px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_1156{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1b_1156{left:69px;bottom:348px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_1156{left:69px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1d_1156{left:616px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1e_1156{left:69px;bottom:315px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1f_1156{left:69px;bottom:298px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#t1g_1156{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1h_1156{left:69px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_1156{left:69px;bottom:240px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1j_1156{left:69px;bottom:188px;letter-spacing:-0.16px;}
#t1k_1156{left:91px;bottom:188px;letter-spacing:-0.12px;}
#t1l_1156{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t1m_1156{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t1n_1156{left:69px;bottom:133px;letter-spacing:-0.11px;}
#t1o_1156{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1p_1156{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_1156{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1156{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1156{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1156{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1156{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1156{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_1156{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1156" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1156Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1156" style="-webkit-user-select: none;"><object width="935" height="1210" data="1156/1156.svg" type="image/svg+xml" id="pdf1156" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1156" class="t s1_1156">32-18 </span><span id="t2_1156" class="t s1_1156">Vol. 3C </span>
<span id="t3_1156" class="t s2_1156">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1156" class="t s3_1156">32.14.2 </span><span id="t5_1156" class="t s3_1156">Default Treatment of RSM </span>
<span id="t6_1156" class="t s4_1156">Ordinary execution of RSM restores processor state from SMRAM. Under the default treatment, processors that </span>
<span id="t7_1156" class="t s4_1156">support VMX operation perform RSM as follows: </span>
<span id="t8_1156" class="t s5_1156">IF VMXE = 1 in CR4 image in SMRAM </span>
<span id="t9_1156" class="t s5_1156">THEN fail and enter shutdown state; </span>
<span id="ta_1156" class="t s5_1156">ELSE </span>
<span id="tb_1156" class="t s5_1156">restore state normally from SMRAM; </span>
<span id="tc_1156" class="t s5_1156">invalidate linear mappings and combined mappings associated with all VPIDs and all PCIDs; combined mappings are invalidated </span>
<span id="td_1156" class="t s5_1156">for all EP4TA values (EP4TA is the value of bits 51:12 of EPTP; see Section 29.4); </span>
<span id="te_1156" class="t s5_1156">IF the logical processor supports SMX operation andthe Intel® TXT private space was unlocked at the time of the last SMI (as </span>
<span id="tf_1156" class="t s5_1156">saved) </span>
<span id="tg_1156" class="t s5_1156">THEN unlock the TXT private space; </span>
<span id="th_1156" class="t s5_1156">FI; </span>
<span id="ti_1156" class="t s5_1156">CR4.VMXE := value stored internally; </span>
<span id="tj_1156" class="t s5_1156">IF internal storage indicates that the logical processor </span>
<span id="tk_1156" class="t s5_1156">had been in VMX operation (root or non-root) </span>
<span id="tl_1156" class="t s5_1156">THEN </span>
<span id="tm_1156" class="t s5_1156">enter VMX operation (root or non-root); </span>
<span id="tn_1156" class="t s5_1156">restore VMX-critical state as defined in Section 32.14.1; </span>
<span id="to_1156" class="t s5_1156">set to their fixed values any bits in CR0 and CR4 whose values must be fixed in VMX operation (see Section 24.8); </span>
<span id="tp_1156" class="t s6_1156">1 </span>
<span id="tq_1156" class="t s5_1156">IF RFLAGS.VM = 0 AND (in VMX root operation OR the “unrestricted guest” VM-execution control is 0) </span>
<span id="tr_1156" class="t s6_1156">2 </span>
<span id="ts_1156" class="t s5_1156">THEN </span>
<span id="tt_1156" class="t s5_1156">CS.RPL := SS.DPL; </span>
<span id="tu_1156" class="t s5_1156">SS.RPL := SS.DPL; </span>
<span id="tv_1156" class="t s5_1156">FI; </span>
<span id="tw_1156" class="t s5_1156">restore current VMCS pointer; </span>
<span id="tx_1156" class="t s5_1156">FI; </span>
<span id="ty_1156" class="t s5_1156">leave SMM; </span>
<span id="tz_1156" class="t s5_1156">IF logical processor will be in VMX operation or in SMX operation after RSM </span>
<span id="t10_1156" class="t s5_1156">THEN block A20M and leave A20M mode; </span>
<span id="t11_1156" class="t s5_1156">FI; </span>
<span id="t12_1156" class="t s5_1156">FI; </span>
<span id="t13_1156" class="t s4_1156">RSM unblocks SMIs. It restores the state of blocking by NMI (see Table 25-3 in Section 25.4.2) as follows: </span>
<span id="t14_1156" class="t s7_1156">• </span><span id="t15_1156" class="t s4_1156">If the RSM is not to VMX non-root operation or if the “virtual NMIs” VM-execution control will be 0, the state of </span>
<span id="t16_1156" class="t s4_1156">NMI blocking is restored normally. </span>
<span id="t17_1156" class="t s7_1156">• </span><span id="t18_1156" class="t s4_1156">If the RSM is to VMX non-root operation and the “virtual NMIs” VM-execution control will be 1, NMIs are not </span>
<span id="t19_1156" class="t s4_1156">blocked after RSM. The state of virtual-NMI blocking is restored as part of VMX-critical state. </span>
<span id="t1a_1156" class="t s4_1156">INIT signals are blocked after RSM if and only if the logical processor will be in VMX root operation. </span>
<span id="t1b_1156" class="t s4_1156">If RSM returns a logical processor to VMX non-root operation, it re-establishes the controls associated with the </span>
<span id="t1c_1156" class="t s4_1156">current VMCS. If the “interrupt-window exiting” VM-execution control is 1, a VM </span><span id="t1d_1156" class="t s4_1156">exit occurs immediately after RSM </span>
<span id="t1e_1156" class="t s4_1156">if the enabling conditions apply. The same is true for the “NMI-window exiting” VM-execution control. Such </span>
<span id="t1f_1156" class="t s4_1156">VM exits occur with their normal priority. See Section 26.2. </span>
<span id="t1g_1156" class="t s4_1156">If an MTF VM exit was pending at the time of the previous SMI, an MTF VM exit is pending on the instruction </span>
<span id="t1h_1156" class="t s4_1156">boundary following execution of RSM. The following items detail the treatment of MTF VM exits that may be </span>
<span id="t1i_1156" class="t s4_1156">pending following RSM: </span>
<span id="t1j_1156" class="t s5_1156">1. </span><span id="t1k_1156" class="t s5_1156">If the RSM is to VMX non-root operation and both the “unrestricted guest” VM-execution control and bit 31 of the primary proces- </span>
<span id="t1l_1156" class="t s5_1156">sor-based VM-execution controls will be 1, CR0.PE and CR0.PG retain the values that were loaded from SMRAM regardless of what is </span>
<span id="t1m_1156" class="t s5_1156">reported in the capability MSR IA32_VMX_CR0_FIXED0. </span>
<span id="t1n_1156" class="t s5_1156">2. </span><span id="t1o_1156" class="t s5_1156">“Unrestricted guest” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution </span>
<span id="t1p_1156" class="t s5_1156">controls is 0, VM entry functions as if the “unrestricted guest” VM-execution control were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
