<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >2.347</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.005</TD>
<TD >2.688</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.347</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.005</TD>
<TD >2.688</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.534</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.534</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.534</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.534</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.534</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.534</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.534</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.534</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.505</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.588</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.588</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.588</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.588</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.588</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.588</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.588</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.588</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.001</TD>
<TD >2.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.684</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.685</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.346</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.685</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.346</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.685</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.346</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.686</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.345</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.719</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.312</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.722</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >2.309</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.743</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.299</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.743</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.299</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.752</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.290</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.756</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.011</TD>
<TD >2.295</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.759</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.759</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.759</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.759</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.759</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.759</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >2.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.873</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.011</TD>
<TD >2.178</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.053</TD>
<TD >SCSI_SM:u_SCSI_SM|INCBO_o</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.987</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.058</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >1.973</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.164</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.009</TD>
<TD >1.867</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.190</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.852</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.191</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.191</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.851</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.192</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.850</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.193</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.849</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.220</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.822</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.266</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.776</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.270</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.772</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.273</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.002</TD>
<TD >1.769</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.419</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_d</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.621</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.473</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.567</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.473</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.567</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.473</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.567</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.473</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.567</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.473</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.567</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.473</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.567</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.473</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.567</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.473</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.567</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.476</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.564</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.479</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.561</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.479</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.561</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.480</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.560</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.480</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.560</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.480</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.560</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.482</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.558</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.483</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.557</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.487</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.553</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.488</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.552</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.488</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.552</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.489</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.551</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.514</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.526</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.516</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.524</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.557</TD>
<TD >SCSI_SM:u_SCSI_SM|INCBO_o</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.483</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.654</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.002</TD>
<TD >1.384</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.654</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.002</TD>
<TD >1.384</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.657</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.002</TD>
<TD >1.381</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.669</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_d</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.371</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.678</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.002</TD>
<TD >1.360</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.749</TD>
<TD >CPU_SM:u_CPU_SM|INCNI</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.002</TD>
<TD >1.289</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.749</TD>
<TD >CPU_SM:u_CPU_SM|INCNI</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.002</TD>
<TD >1.289</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.750</TD>
<TD >CPU_SM:u_CPU_SM|INCNI</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >-0.002</TD>
<TD >1.288</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.985</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_d</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >5.000</TD>
<TD >0.000</TD>
<TD >1.055</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >6.370</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >15.000</TD>
<TD >-2.790</TD>
<TD >5.880</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >6.370</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >15.000</TD>
<TD >-2.790</TD>
<TD >5.880</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >6.370</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >15.000</TD>
<TD >-2.790</TD>
<TD >5.880</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >6.406</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg0</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >15.000</TD>
<TD >-2.808</TD>
<TD >5.826</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >6.406</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg1</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >15.000</TD>
<TD >-2.808</TD>
<TD >5.826</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >6.406</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~portb_address_reg2</TD>
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >15.000</TD>
<TD >-2.808</TD>
<TD >5.826</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
