
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.3 <build 94852>)
| Date         : Tue Nov  8 19:37:44 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 top|hdmi_clk             1000.000     {0 500}        Declared               129           1  {hdmi_clk}
 top|sys_clk              1000.000     {0 500}        Declared                 5           2  {sys_clk}
 top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                          500.000      {41.666 291.666}
                                                      Generated (top|hdmi_clk)
                                                                            1559           0  {instance_name/u_pll_e1/goppll/CLKOUT0}
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                          166.666      {0 83.333}     Generated (top|sys_clk)
                                                                             248           0  {led_clk/u_pll_e1/goppll/CLKOUT1}
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                          500.000      {0 250}        Generated (top|sys_clk)
                                                                             140           0  {led_clk/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|sys_clk                             
 Inferred_clock_group_1        asynchronous               top|hdmi_clk                            
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|hdmi_clk                 1.000 MHz     238.607 MHz       1000.000          4.191        995.809
 top|sys_clk                  1.000 MHz     518.135 MHz       1000.000          1.930        998.070
 top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                              2.000 MHz      57.551 MHz        500.000         17.376        241.312
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                              6.000 MHz     226.963 MHz        166.666          4.406        162.260
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                              2.000 MHz     139.899 MHz        500.000          7.148        492.852
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk           top|hdmi_clk               498.204       0.000              0            374
 top|sys_clk            top|sys_clk                998.070       0.000              0             19
 top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                        top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                                                   241.312       0.000              0           5468
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                                                   162.260       0.000              0           1668
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                                                   162.528       0.000              0            108
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                                                   492.852       0.000              0            752
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                                                   163.474       0.000              0             28
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk           top|hdmi_clk                 0.377       0.000              0            374
 top|sys_clk            top|sys_clk                  0.413       0.000              0             19
 top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                        top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                                                     0.119       0.000              0           5468
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.327       0.000              0           1668
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.120       0.000              0            108
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.372       0.000              0            752
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.088       0.000              0             28
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk                                      499.380       0.000              0            129
 top|sys_clk                                       499.580       0.000              0              5
 top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                                                   248.100       0.000              0           1559
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred      82.713       0.000              0            248
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred     249.380       0.000              0            140
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk           top|hdmi_clk               498.665       0.000              0            374
 top|sys_clk            top|sys_clk                998.482       0.000              0             19
 top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                        top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                                                   242.637       0.000              0           5468
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                                                   163.268       0.000              0           1668
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                                                   163.592       0.000              0            108
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                                                   494.335       0.000              0            752
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                                                   164.326       0.000              0             28
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk           top|hdmi_clk                 0.346       0.000              0            374
 top|sys_clk            top|sys_clk                  0.346       0.000              0             19
 top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                        top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                                                     0.122       0.000              0           5468
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.307       0.000              0           1668
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.161       0.000              0            108
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.300       0.000              0            752
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
                        top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.125       0.000              0             28
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|hdmi_clk                                      499.700       0.000              0            129
 top|sys_clk                                       499.700       0.000              0              5
 top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
                                                   249.100       0.000              0           1559
 top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred      83.033       0.000              0            248
 top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred     249.700       0.000              0            140
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/registR[11]/opit_0/CE
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  4.068
  Clock Pessimism Removal :  0.457
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     501.259 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.259         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     501.325 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.915     502.240         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     502.240 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.828     504.068         ntclkbufg_1      
 CLMA_102_112/CLK                                                          f       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK

 CLMA_102_112/Q1                   tco                   0.241     504.309 r       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/Q
                                   net (fanout=48)       0.930     505.239         hdmi_input_inst/block_re_ch1/ready
 CLMA_118_133/CE                                                           r       hdmi_input_inst/block_re_ch1/registR[11]/opit_0/CE

 Data arrival time                                                 505.239         Logic Levels: 0  
                                                                                   Logic: 0.241ns(20.581%), Route: 0.930ns(79.419%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                     1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059    1000.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.754    1001.783         _N3              
 USCM_74_107/CLK_USCM              td                    0.000    1001.783 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.530    1003.313         ntclkbufg_1      
 CLMA_118_133/CLK                                                          r       hdmi_input_inst/block_re_ch1/registR[11]/opit_0/CLK
 clock pessimism                                         0.457    1003.770                          
 clock uncertainty                                      -0.050    1003.720                          

 Setup time                                             -0.277    1003.443                          

 Data required time                                               1003.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.443                          
 Data arrival time                                                 505.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.204                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/registR[12]/opit_0/CE
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  4.068
  Clock Pessimism Removal :  0.457
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     501.259 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.259         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     501.325 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.915     502.240         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     502.240 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.828     504.068         ntclkbufg_1      
 CLMA_102_112/CLK                                                          f       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK

 CLMA_102_112/Q1                   tco                   0.241     504.309 r       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/Q
                                   net (fanout=48)       0.930     505.239         hdmi_input_inst/block_re_ch1/ready
 CLMA_118_133/CE                                                           r       hdmi_input_inst/block_re_ch1/registR[12]/opit_0/CE

 Data arrival time                                                 505.239         Logic Levels: 0  
                                                                                   Logic: 0.241ns(20.581%), Route: 0.930ns(79.419%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                     1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059    1000.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.754    1001.783         _N3              
 USCM_74_107/CLK_USCM              td                    0.000    1001.783 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.530    1003.313         ntclkbufg_1      
 CLMA_118_133/CLK                                                          r       hdmi_input_inst/block_re_ch1/registR[12]/opit_0/CLK
 clock pessimism                                         0.457    1003.770                          
 clock uncertainty                                      -0.050    1003.720                          

 Setup time                                             -0.277    1003.443                          

 Data required time                                               1003.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.443                          
 Data arrival time                                                 505.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.204                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/registR[13]/opit_0/CE
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  4.068
  Clock Pessimism Removal :  0.457
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     501.259 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.259         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     501.325 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.915     502.240         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     502.240 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.828     504.068         ntclkbufg_1      
 CLMA_102_112/CLK                                                          f       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK

 CLMA_102_112/Q1                   tco                   0.241     504.309 r       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/Q
                                   net (fanout=48)       0.930     505.239         hdmi_input_inst/block_re_ch1/ready
 CLMA_118_133/CE                                                           r       hdmi_input_inst/block_re_ch1/registR[13]/opit_0/CE

 Data arrival time                                                 505.239         Logic Levels: 0  
                                                                                   Logic: 0.241ns(20.581%), Route: 0.930ns(79.419%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                     1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059    1000.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.754    1001.783         _N3              
 USCM_74_107/CLK_USCM              td                    0.000    1001.783 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.530    1003.313         ntclkbufg_1      
 CLMA_118_133/CLK                                                          r       hdmi_input_inst/block_re_ch1/registR[13]/opit_0/CLK
 clock pessimism                                         0.457    1003.770                          
 clock uncertainty                                      -0.050    1003.720                          

 Setup time                                             -0.277    1003.443                          

 Data required time                                               1003.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.443                          
 Data arrival time                                                 505.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.204                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/data_calG[13]/opit_0_inv_L5Q/L0
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.060
  Launch Clock Delay      :  3.416
  Clock Pessimism Removal :  -0.367
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.999     501.058 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.058         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     501.112 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.761     501.873         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.873 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.543     503.416         ntclkbufg_1      
 CLMA_106_117/CLK                                                          f       hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_106_117/Q3                   tco                   0.203     503.619 f       hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=62)       0.346     503.965         hdmi_input_inst/block_re_ch1/state_0
 CLMA_106_136/D0                                                           f       hdmi_input_inst/block_re_ch1/data_calG[13]/opit_0_inv_L5Q/L0

 Data arrival time                                                 503.965         Logic Levels: 0  
                                                                                   Logic: 0.203ns(36.976%), Route: 0.346ns(63.024%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     501.259 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.259         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     501.325 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.915     502.240         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     502.240 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.820     504.060         ntclkbufg_1      
 CLMA_106_136/CLK                                                          f       hdmi_input_inst/block_re_ch1/data_calG[13]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.367     503.693                          
 clock uncertainty                                       0.000     503.693                          

 Hold time                                              -0.105     503.588                          

 Data required time                                                503.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.588                          
 Data arrival time                                                 503.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/data_calG[11]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  3.416
  Clock Pessimism Removal :  -0.367
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.999     501.058 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.058         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     501.112 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.761     501.873         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.873 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.543     503.416         ntclkbufg_1      
 CLMA_106_117/CLK                                                          f       hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_106_117/Q3                   tco                   0.203     503.619 f       hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=62)       0.376     503.995         hdmi_input_inst/block_re_ch1/state_0
 CLMA_106_124/D0                                                           f       hdmi_input_inst/block_re_ch1/data_calG[11]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 503.995         Logic Levels: 0  
                                                                                   Logic: 0.203ns(35.060%), Route: 0.376ns(64.940%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     501.259 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.259         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     501.325 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.915     502.240         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     502.240 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.835     504.075         ntclkbufg_1      
 CLMA_106_124/CLK                                                          f       hdmi_input_inst/block_re_ch1/data_calG[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.367     503.708                          
 clock uncertainty                                       0.000     503.708                          

 Hold time                                              -0.105     503.603                          

 Data required time                                                503.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.603                          
 Data arrival time                                                 503.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.392                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/data_calG[5]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  3.416
  Clock Pessimism Removal :  -0.367
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.999     501.058 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.058         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     501.112 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.761     501.873         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.873 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.543     503.416         ntclkbufg_1      
 CLMA_106_117/CLK                                                          f       hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_106_117/Q3                   tco                   0.203     503.619 f       hdmi_input_inst/block_re_ch1/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=62)       0.376     503.995         hdmi_input_inst/block_re_ch1/state_0
 CLMA_106_124/C0                                                           f       hdmi_input_inst/block_re_ch1/data_calG[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 503.995         Logic Levels: 0  
                                                                                   Logic: 0.203ns(35.060%), Route: 0.376ns(64.940%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     501.259 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.259         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     501.325 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.915     502.240         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     502.240 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.835     504.075         ntclkbufg_1      
 CLMA_106_124/CLK                                                          f       hdmi_input_inst/block_re_ch1/data_calG[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.367     503.708                          
 clock uncertainty                                       0.000     503.708                          

 Hold time                                              -0.106     503.602                          

 Data required time                                                503.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.602                          
 Data arrival time                                                 503.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.393                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[0]/opit_0_inv_L5Q_perm/CE
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.667
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.725
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.828       4.392         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.261       4.653 r       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.419       5.072         reset_counter[2] 
 CLMA_94_208/Y0                    td                    0.387       5.459 r       N298/gateop_perm/Z
                                   net (fanout=4)        0.536       5.995         N298             
 CLMA_94_212/CE                                                            r       reset_counter[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.995         Logic Levels: 1  
                                                                                   Logic: 0.648ns(40.424%), Route: 0.955ns(59.576%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1001.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N2              
 USCM_74_108/CLK_USCM              td                    0.000    1002.148 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.519    1003.667         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.725    1004.392                          
 clock uncertainty                                      -0.050    1004.342                          

 Setup time                                             -0.277    1004.065                          

 Data required time                                               1004.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.065                          
 Data arrival time                                                   5.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.070                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[1]/opit_0_inv_L5Q_perm/CE
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.667
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.725
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.828       4.392         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.261       4.653 r       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.419       5.072         reset_counter[2] 
 CLMA_94_208/Y0                    td                    0.387       5.459 r       N298/gateop_perm/Z
                                   net (fanout=4)        0.536       5.995         N298             
 CLMA_94_212/CE                                                            r       reset_counter[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.995         Logic Levels: 1  
                                                                                   Logic: 0.648ns(40.424%), Route: 0.955ns(59.576%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1001.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N2              
 USCM_74_108/CLK_USCM              td                    0.000    1002.148 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.519    1003.667         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.725    1004.392                          
 clock uncertainty                                      -0.050    1004.342                          

 Setup time                                             -0.277    1004.065                          

 Data required time                                               1004.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.065                          
 Data arrival time                                                   5.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.070                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[2]/opit_0_inv_L5Q_perm/CE
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.667
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.725
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.828       4.392         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.261       4.653 r       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.419       5.072         reset_counter[2] 
 CLMA_94_208/Y0                    td                    0.387       5.459 r       N298/gateop_perm/Z
                                   net (fanout=4)        0.536       5.995         N298             
 CLMA_94_212/CE                                                            r       reset_counter[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.995         Logic Levels: 1  
                                                                                   Logic: 0.648ns(40.424%), Route: 0.955ns(59.576%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1001.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N2              
 USCM_74_108/CLK_USCM              td                    0.000    1002.148 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.519    1003.667         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.725    1004.392                          
 clock uncertainty                                      -0.050    1004.342                          

 Setup time                                             -0.277    1004.065                          

 Data required time                                               1004.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.065                          
 Data arrival time                                                   5.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.070                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : block_reset/opit_0_inv_L5Q_perm/L4
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.395
  Launch Clock Delay      :  3.667
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.148 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.519       3.667         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.218       3.885 f       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.175       4.060         reset_counter[2] 
 CLMA_90_213/A4                                                            f       block_reset/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.060         Logic Levels: 0  
                                                                                   Logic: 0.218ns(55.471%), Route: 0.175ns(44.529%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.831       4.395         ntclkbufg_0      
 CLMA_90_213/CLK                                                           r       block_reset/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.667       3.728                          
 clock uncertainty                                       0.000       3.728                          

 Hold time                                              -0.081       3.647                          

 Data required time                                                  3.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.647                          
 Data arrival time                                                   4.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  3.667
  Clock Pessimism Removal :  -0.725
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.148 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.519       3.667         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q3                    tco                   0.218       3.885 f       reset_counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.141       4.026         reset_counter[0] 
 CLMA_94_212/A4                                                            f       reset_counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.026         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.828       4.392         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.725       3.667                          
 clock uncertainty                                       0.000       3.667                          

 Hold time                                              -0.081       3.586                          

 Data required time                                                  3.586                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.586                          
 Data arrival time                                                   4.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  3.667
  Clock Pessimism Removal :  -0.725
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.148 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.519       3.667         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.218       3.885 f       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.141       4.026         reset_counter[2] 
 CLMA_94_212/C4                                                            f       reset_counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.026         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       2.564 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.828       4.392         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.725       3.667                          
 clock uncertainty                                       0.000       3.667                          

 Hold time                                              -0.082       3.585                          

 Data required time                                                  3.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.585                          
 Data arrival time                                                   4.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK
Endpoint    : hdmi_input_inst/regester_inst/insid[36]/opit_0_L5Q_perm/L4
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.682
  Launch Clock Delay      :  4.570
  Clock Pessimism Removal :  0.583
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     292.925 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.925         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     292.991 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405     293.396         _N3              
 PLL_82_71/CLK_OUT0                td                    0.521     293.917 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485     294.402         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     294.402 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.834     296.236         ntclkbufg_3      
 CLMS_94_237/CLK                                                           f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK

 CLMS_94_237/Y0                    tco                   0.720     296.956 r       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/RD
                                   net (fanout=1)        1.903     298.859         hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/_N4375
 CLMA_22_244/Y6AB                  td                    0.382     299.241 r       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_mux_b_7[27]_muxf6/F
                                   net (fanout=1)        2.666     301.907         hdmi_input_inst/regester_inst/out_buf [27]
 CLMA_106_116/Y0                   td                    0.164     302.071 r       hdmi_input_inst/regester_inst/N56[20]_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.667     302.738         hdmi_input_inst/regester_inst/nb2 [7]
                                                         0.169     302.907 r       hdmi_input_inst/regester_inst/N56_4_7[20]/gateop_A2/Cout
                                                         0.000     302.907         hdmi_input_inst/regester_inst/_N4417
 CLMA_114_116/COUT                 td                    0.097     303.004 r       hdmi_input_inst/regester_inst/N56_4_9[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     303.004         hdmi_input_inst/regester_inst/_N4419
                                                         0.060     303.064 r       hdmi_input_inst/regester_inst/N56_4_11[20]/gateop_A2/Cout
                                                         0.000     303.064         hdmi_input_inst/regester_inst/_N4421
 CLMA_114_120/COUT                 td                    0.097     303.161 r       hdmi_input_inst/regester_inst/N56_4_13[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     303.161         hdmi_input_inst/regester_inst/_N4423
 CLMA_114_124/Y1                   td                    0.381     303.542 r       hdmi_input_inst/regester_inst/N56_4_15[20]/gateop_A2/Y1
                                   net (fanout=1)        0.794     304.336         hdmi_input_inst/regester_inst/N56 [36]
 CLMA_106_104/C4                                                           r       hdmi_input_inst/regester_inst/insid[36]/opit_0_L5Q_perm/L4

 Data arrival time                                                 304.336         Logic Levels: 5  
                                                                                   Logic: 2.070ns(25.556%), Route: 6.030ns(74.444%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       541.666     541.666 r                        
 T18                                                     0.000     541.666 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059     541.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.916     542.641 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     542.641         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     542.695 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     542.990         _N3              
 PLL_82_71/CLK_OUT0                td                    0.433     543.423 r       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396     543.819         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     543.819 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.529     545.348         ntclkbufg_3      
 CLMA_106_104/CLK                                                          r       hdmi_input_inst/regester_inst/insid[36]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.583     545.931                          
 clock uncertainty                                      -0.150     545.781                          

 Setup time                                             -0.133     545.648                          

 Data required time                                                545.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                545.648                          
 Data arrival time                                                 304.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       241.312                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK
Endpoint    : hdmi_input_inst/regester_inst/insid[35]/opit_0_L5Q_perm/L4
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.669
  Launch Clock Delay      :  4.570
  Clock Pessimism Removal :  0.583
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     292.925 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.925         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     292.991 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405     293.396         _N3              
 PLL_82_71/CLK_OUT0                td                    0.521     293.917 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485     294.402         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     294.402 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.834     296.236         ntclkbufg_3      
 CLMS_94_237/CLK                                                           f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK

 CLMS_94_237/Y0                    tco                   0.720     296.956 r       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/RD
                                   net (fanout=1)        1.903     298.859         hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/_N4375
 CLMA_22_244/Y6AB                  td                    0.382     299.241 r       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_mux_b_7[27]_muxf6/F
                                   net (fanout=1)        2.666     301.907         hdmi_input_inst/regester_inst/out_buf [27]
 CLMA_106_116/Y0                   td                    0.164     302.071 r       hdmi_input_inst/regester_inst/N56[20]_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.667     302.738         hdmi_input_inst/regester_inst/nb2 [7]
                                                         0.169     302.907 r       hdmi_input_inst/regester_inst/N56_4_7[20]/gateop_A2/Cout
                                                         0.000     302.907         hdmi_input_inst/regester_inst/_N4417
 CLMA_114_116/COUT                 td                    0.097     303.004 r       hdmi_input_inst/regester_inst/N56_4_9[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     303.004         hdmi_input_inst/regester_inst/_N4419
                                                         0.060     303.064 r       hdmi_input_inst/regester_inst/N56_4_11[20]/gateop_A2/Cout
                                                         0.000     303.064         hdmi_input_inst/regester_inst/_N4421
 CLMA_114_120/COUT                 td                    0.097     303.161 r       hdmi_input_inst/regester_inst/N56_4_13[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     303.161         hdmi_input_inst/regester_inst/_N4423
 CLMA_114_124/Y0                   td                    0.198     303.359 r       hdmi_input_inst/regester_inst/N56_4_15[20]/gateop_A2/Y0
                                   net (fanout=1)        0.751     304.110         hdmi_input_inst/regester_inst/N56 [35]
 CLMA_118_100/B4                                                           r       hdmi_input_inst/regester_inst/insid[35]/opit_0_L5Q_perm/L4

 Data arrival time                                                 304.110         Logic Levels: 5  
                                                                                   Logic: 1.887ns(23.965%), Route: 5.987ns(76.035%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       541.666     541.666 r                        
 T18                                                     0.000     541.666 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059     541.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.916     542.641 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     542.641         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     542.695 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     542.990         _N3              
 PLL_82_71/CLK_OUT0                td                    0.433     543.423 r       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396     543.819         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     543.819 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.516     545.335         ntclkbufg_3      
 CLMA_118_100/CLK                                                          r       hdmi_input_inst/regester_inst/insid[35]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.583     545.918                          
 clock uncertainty                                      -0.150     545.768                          

 Setup time                                             -0.133     545.635                          

 Data required time                                                545.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                545.635                          
 Data arrival time                                                 304.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       241.525                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK
Endpoint    : hdmi_input_inst/regester_inst/insid[34]/opit_0_L5Q_perm/L4
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.669
  Launch Clock Delay      :  4.570
  Clock Pessimism Removal :  0.583
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     292.925 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.925         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     292.991 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405     293.396         _N3              
 PLL_82_71/CLK_OUT0                td                    0.521     293.917 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485     294.402         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     294.402 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.834     296.236         ntclkbufg_3      
 CLMS_94_237/CLK                                                           f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK

 CLMS_94_237/Y0                    tco                   0.720     296.956 r       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/RD
                                   net (fanout=1)        1.903     298.859         hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/_N4375
 CLMA_22_244/Y6AB                  td                    0.382     299.241 r       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_mux_b_7[27]_muxf6/F
                                   net (fanout=1)        2.666     301.907         hdmi_input_inst/regester_inst/out_buf [27]
 CLMA_106_116/Y0                   td                    0.164     302.071 r       hdmi_input_inst/regester_inst/N56[20]_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.667     302.738         hdmi_input_inst/regester_inst/nb2 [7]
                                                         0.169     302.907 r       hdmi_input_inst/regester_inst/N56_4_7[20]/gateop_A2/Cout
                                                         0.000     302.907         hdmi_input_inst/regester_inst/_N4417
 CLMA_114_116/COUT                 td                    0.097     303.004 r       hdmi_input_inst/regester_inst/N56_4_9[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     303.004         hdmi_input_inst/regester_inst/_N4419
                                                         0.060     303.064 r       hdmi_input_inst/regester_inst/N56_4_11[20]/gateop_A2/Cout
                                                         0.000     303.064         hdmi_input_inst/regester_inst/_N4421
 CLMA_114_120/Y3                   td                    0.380     303.444 r       hdmi_input_inst/regester_inst/N56_4_13[20]/gateop_A2/Y1
                                   net (fanout=1)        0.613     304.057         hdmi_input_inst/regester_inst/N56 [34]
 CLMA_118_100/D4                                                           r       hdmi_input_inst/regester_inst/insid[34]/opit_0_L5Q_perm/L4

 Data arrival time                                                 304.057         Logic Levels: 4  
                                                                                   Logic: 1.972ns(25.214%), Route: 5.849ns(74.786%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       541.666     541.666 r                        
 T18                                                     0.000     541.666 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059     541.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.916     542.641 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     542.641         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     542.695 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     542.990         _N3              
 PLL_82_71/CLK_OUT0                td                    0.433     543.423 r       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396     543.819         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     543.819 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.516     545.335         ntclkbufg_3      
 CLMA_118_100/CLK                                                          r       hdmi_input_inst/regester_inst/insid[34]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.583     545.918                          
 clock uncertainty                                      -0.150     545.768                          

 Setup time                                             -0.132     545.636                          

 Data required time                                                545.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                545.636                          
 Data arrival time                                                 304.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       241.579                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/B/sqrt_stepx[8].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/B/sqrt_stepx[9].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.587
  Launch Clock Delay      :  3.828
  Clock Pessimism Removal :  -0.457
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.999     292.724 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.724         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     292.778 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331     293.109         _N3              
 PLL_82_71/CLK_OUT0                td                    0.433     293.542 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.403     293.945         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.945 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.549     295.494         ntclkbufg_3      
 CLMA_138_241/CLK                                                          f       hdmi_input_inst/B/sqrt_stepx[8].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_241/Q0                   tco                   0.203     295.697 f       hdmi_input_inst/B/sqrt_stepx[8].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.112     295.809         hdmi_input_inst/B/dividend_t[8] [5]
 CLMA_138_249/A0                                                           f       hdmi_input_inst/B/sqrt_stepx[9].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 295.809         Logic Levels: 0  
                                                                                   Logic: 0.203ns(64.444%), Route: 0.112ns(35.556%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     292.925 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.925         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     292.991 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405     293.396         _N3              
 PLL_82_71/CLK_OUT0                td                    0.521     293.917 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485     294.402         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     294.402 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.851     296.253         ntclkbufg_3      
 CLMA_138_249/CLK                                                          f       hdmi_input_inst/B/sqrt_stepx[9].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.457     295.796                          
 clock uncertainty                                       0.000     295.796                          

 Hold time                                              -0.106     295.690                          

 Data required time                                                295.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                295.690                          
 Data arrival time                                                 295.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[1]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.578
  Launch Clock Delay      :  3.809
  Clock Pessimism Removal :  -0.457
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.999     292.724 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.724         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     292.778 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331     293.109         _N3              
 PLL_82_71/CLK_OUT0                td                    0.433     293.542 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.403     293.945         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.945 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.530     295.475         ntclkbufg_3      
 CLMA_126_232/CLK                                                          f       hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_232/Q1                   tco                   0.203     295.678 f       hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.226     295.904         hdmi_input_inst/G/remainder_t[6] [0]
 CLMS_126_249/A0                                                           f       hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 295.904         Logic Levels: 0  
                                                                                   Logic: 0.203ns(47.319%), Route: 0.226ns(52.681%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     292.925 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.925         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     292.991 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405     293.396         _N3              
 PLL_82_71/CLK_OUT0                td                    0.521     293.917 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485     294.402         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     294.402 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.842     296.244         ntclkbufg_3      
 CLMS_126_249/CLK                                                          f       hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.457     295.787                          
 clock uncertainty                                       0.000     295.787                          

 Hold time                                              -0.106     295.681                          

 Data required time                                                295.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                295.681                          
 Data arrival time                                                 295.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[7]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.579
  Launch Clock Delay      :  3.822
  Clock Pessimism Removal :  -0.457
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.999     292.724 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.724         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054     292.778 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.331     293.109         _N3              
 PLL_82_71/CLK_OUT0                td                    0.433     293.542 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.403     293.945         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.945 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.543     295.488         ntclkbufg_3      
 CLMA_130_241/CLK                                                          f       hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_241/Q2                   tco                   0.203     295.691 f       hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.223     295.914         hdmi_input_inst/G/remainder_t[6] [6]
 CLMA_134_252/C0                                                           f       hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 295.914         Logic Levels: 0  
                                                                                   Logic: 0.203ns(47.653%), Route: 0.223ns(52.347%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    1.200     292.925 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.925         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.066     292.991 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405     293.396         _N3              
 PLL_82_71/CLK_OUT0                td                    0.521     293.917 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485     294.402         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     294.402 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.843     296.245         ntclkbufg_3      
 CLMA_134_252/CLK                                                          f       hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.457     295.788                          
 clock uncertainty                                       0.000     295.788                          

 Hold time                                              -0.106     295.682                          

 Data required time                                                295.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                295.682                          
 Data arrival time                                                 295.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/CLK
Endpoint    : led_top_down/led_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.038
  Launch Clock Delay      :  4.863
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.839       4.863         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/CLK

 CLMA_86_28/Q1                     tco                   0.261       5.124 r       led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.662       5.786         led_top_down/led_inst/small_counter [4]
 CLMA_82_33/Y0                     td                    0.282       6.068 r       led_top_down/led_inst/N77_4/gateop_perm/Z
                                   net (fanout=4)        0.264       6.332         led_top_down/led_inst/_N38156
 CLMA_82_33/Y1                     td                    0.169       6.501 r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.793       7.294         led_top_down/led_inst/N87
 CLMA_86_48/Y0                     td                    0.282       7.576 r       led_top_down/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.944       8.520         led_top_down/led_inst/N94
 CLMA_70_36/CE                                                             r       led_top_down/led_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.520         Logic Levels: 3  
                                                                                   Logic: 0.994ns(27.181%), Route: 2.663ns(72.819%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       166.666     166.666 r                        
 B5                                                      0.000     166.666 r       sys_clk (port)   
                                   net (fanout=1)        0.093     166.759         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     167.675 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     167.675         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     167.729 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     168.024         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435     168.459 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     169.187         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     169.187 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.517     170.704         ntclkbufg_4      
 CLMA_70_36/CLK                                                            r       led_top_down/led_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.503     171.207                          
 clock uncertainty                                      -0.150     171.057                          

 Setup time                                             -0.277     170.780                          

 Data required time                                                170.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                170.780                          
 Data arrival time                                                   8.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.260                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/CLK
Endpoint    : led_top_down/led_inst/state_3/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.048
  Launch Clock Delay      :  4.863
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.839       4.863         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/CLK

 CLMA_86_28/Q1                     tco                   0.261       5.124 r       led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.662       5.786         led_top_down/led_inst/small_counter [4]
 CLMA_82_33/Y0                     td                    0.282       6.068 r       led_top_down/led_inst/N77_4/gateop_perm/Z
                                   net (fanout=4)        0.264       6.332         led_top_down/led_inst/_N38156
 CLMA_82_33/Y1                     td                    0.169       6.501 r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.793       7.294         led_top_down/led_inst/N87
 CLMA_86_48/Y0                     td                    0.282       7.576 r       led_top_down/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.745       8.321         led_top_down/led_inst/N94
 CLMA_82_33/CE                                                             r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.321         Logic Levels: 3  
                                                                                   Logic: 0.994ns(28.745%), Route: 2.464ns(71.255%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       166.666     166.666 r                        
 B5                                                      0.000     166.666 r       sys_clk (port)   
                                   net (fanout=1)        0.093     166.759         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     167.675 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     167.675         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     167.729 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     168.024         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435     168.459 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     169.187         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     169.187 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.527     170.714         ntclkbufg_4      
 CLMA_82_33/CLK                                                            r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.503     171.217                          
 clock uncertainty                                      -0.150     171.067                          

 Setup time                                             -0.277     170.790                          

 Data required time                                                170.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                170.790                          
 Data arrival time                                                   8.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.469                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/small_counter[1]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_up/led_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.032
  Launch Clock Delay      :  4.848
  Clock Pessimism Removal :  0.754
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.824       4.848         ntclkbufg_4      
 CLMA_30_152/CLK                                                           r       led_top_up/led_inst/small_counter[1]/opit_0_L5Q_perm/CLK

 CLMA_30_152/Q0                    tco                   0.261       5.109 r       led_top_up/led_inst/small_counter[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.665       5.774         led_top_up/led_inst/small_counter [1]
 CLMA_42_141/Y0                    td                    0.387       6.161 r       led_top_up/led_inst/N77_4/gateop_perm/Z
                                   net (fanout=4)        0.441       6.602         led_top_up/led_inst/_N38110
 CLMA_42_149/Y0                    td                    0.282       6.884 r       led_top_up/led_inst/state_3/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.463       7.347         led_top_up/led_inst/N87
 CLMA_38_128/Y0                    td                    0.164       7.511 r       led_top_up/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.851       8.362         led_top_up/led_inst/N94
 CLMA_42_149/CE                                                            r       led_top_up/led_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.362         Logic Levels: 3  
                                                                                   Logic: 1.094ns(31.133%), Route: 2.420ns(68.867%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       166.666     166.666 r                        
 B5                                                      0.000     166.666 r       sys_clk (port)   
                                   net (fanout=1)        0.093     166.759         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     167.675 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     167.675         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     167.729 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     168.024         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435     168.459 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     169.187         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     169.187 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.511     170.698         ntclkbufg_4      
 CLMA_42_149/CLK                                                           r       led_top_up/led_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.754     171.452                          
 clock uncertainty                                      -0.150     171.302                          

 Setup time                                             -0.277     171.025                          

 Data required time                                                171.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                171.025                          
 Data arrival time                                                   8.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.663                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/collect_inst/chosen_data_reg[20]/opit_0_MUX32TO1Q/CLK
Endpoint    : led_top_down/led_inst/GRB_buffer[20]/opit_0/D
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.851
  Launch Clock Delay      :  4.045
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.521 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.524       4.045         ntclkbufg_4      
 CLMA_86_32/CLK                                                            r       led_top_down/collect_inst/chosen_data_reg[20]/opit_0_MUX32TO1Q/CLK

 CLMA_86_32/Q3                     tco                   0.218       4.263 f       led_top_down/collect_inst/chosen_data_reg[20]/opit_0_MUX32TO1Q/Q
                                   net (fanout=1)        0.396       4.659         led_top_down/chosen_data [20]
 CLMA_82_40/M0                                                             f       led_top_down/led_inst/GRB_buffer[20]/opit_0/D

 Data arrival time                                                   4.659         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.505%), Route: 0.396ns(64.495%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.827       4.851         ntclkbufg_4      
 CLMA_82_40/CLK                                                            r       led_top_down/led_inst/GRB_buffer[20]/opit_0/CLK
 clock pessimism                                        -0.503       4.348                          
 clock uncertainty                                       0.000       4.348                          

 Hold time                                              -0.016       4.332                          

 Data required time                                                  4.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.332                          
 Data arrival time                                                   4.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[3]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/state_3/opit_0_L5Q_perm/L0
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.521 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.529       4.050         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[3]/opit_0_L5Q_perm/CLK

 CLMA_86_28/Q2                     tco                   0.218       4.268 f       led_top_down/led_inst/small_counter[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.290       4.558         led_top_down/led_inst/small_counter [3]
 CLMA_82_33/B0                                                             f       led_top_down/led_inst/state_3/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.558         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.913%), Route: 0.290ns(57.087%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.837       4.861         ntclkbufg_4      
 CLMA_82_33/CLK                                                            r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.503       4.358                          
 clock uncertainty                                       0.000       4.358                          

 Hold time                                              -0.127       4.231                          

 Data required time                                                  4.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.231                          
 Data arrival time                                                   4.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[2]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/state_3/opit_0_L5Q_perm/L1
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.861
  Launch Clock Delay      :  4.050
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.521 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.529       4.050         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[2]/opit_0_L5Q_perm/CLK

 CLMA_86_28/Q3                     tco                   0.218       4.268 f       led_top_down/led_inst/small_counter[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286       4.554         led_top_down/led_inst/small_counter [2]
 CLMA_82_33/B1                                                             f       led_top_down/led_inst/state_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.554         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.254%), Route: 0.286ns(56.746%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.837       4.861         ntclkbufg_4      
 CLMA_82_33/CLK                                                            r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.503       4.358                          
 clock uncertainty                                       0.000       4.358                          

 Hold time                                              -0.167       4.191                          

 Data required time                                                  4.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.191                          
 Data arrival time                                                   4.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_up/led_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.032
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    1001.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    1001.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1001.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521    1002.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875    1003.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1003.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.829    1004.851         ntclkbufg_2      
 CLMA_30_148/CLK                                                           r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_30_148/Q0                    tco                   0.261    1005.112 r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.683    1005.795         led_top_up/led_inst/finisho
 CLMA_42_152/Y0                    td                    0.282    1006.077 r       led_top_up/led_inst/N88_0_3/gateop_perm/Z
                                   net (fanout=7)        0.797    1006.874         led_top_up/led_inst/N88
 CLMA_38_128/Y0                    td                    0.282    1007.156 r       led_top_up/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.851    1008.007         led_top_up/led_inst/N94
 CLMA_42_149/CE                                                            r       led_top_up/led_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                1008.007         Logic Levels: 2  
                                                                                   Logic: 0.825ns(26.141%), Route: 2.331ns(73.859%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1166.662    1166.662 r                        
 B5                                                      0.000    1166.662 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1166.755         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1167.671 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1167.671         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1167.725 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1168.020         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435    1168.455 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1169.183         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1169.183 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.511    1170.694         ntclkbufg_4      
 CLMA_42_149/CLK                                                           r       led_top_up/led_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268    1170.962                          
 clock uncertainty                                      -0.150    1170.812                          

 Setup time                                             -0.277    1170.535                          

 Data required time                                               1170.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1170.535                          
 Data arrival time                                                1008.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.528                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_up/led_inst/state_3/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.032
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    1001.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    1001.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1001.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521    1002.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875    1003.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1003.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.829    1004.851         ntclkbufg_2      
 CLMA_30_148/CLK                                                           r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_30_148/Q0                    tco                   0.261    1005.112 r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.683    1005.795         led_top_up/led_inst/finisho
 CLMA_42_152/Y0                    td                    0.282    1006.077 r       led_top_up/led_inst/N88_0_3/gateop_perm/Z
                                   net (fanout=7)        0.797    1006.874         led_top_up/led_inst/N88
 CLMA_38_128/Y0                    td                    0.282    1007.156 r       led_top_up/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.851    1008.007         led_top_up/led_inst/N94
 CLMA_42_149/CE                                                            r       led_top_up/led_inst/state_3/opit_0_L5Q_perm/CE

 Data arrival time                                                1008.007         Logic Levels: 2  
                                                                                   Logic: 0.825ns(26.141%), Route: 2.331ns(73.859%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1166.662    1166.662 r                        
 B5                                                      0.000    1166.662 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1166.755         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1167.671 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1167.671         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1167.725 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1168.020         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435    1168.455 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1169.183         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1169.183 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.511    1170.694         ntclkbufg_4      
 CLMA_42_149/CLK                                                           r       led_top_up/led_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268    1170.962                          
 clock uncertainty                                      -0.150    1170.812                          

 Setup time                                             -0.277    1170.535                          

 Data required time                                               1170.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1170.535                          
 Data arrival time                                                1008.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.528                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.038
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    1001.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    1001.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1001.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521    1002.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875    1003.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1003.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.837    1004.859         ntclkbufg_2      
 CLMA_82_32/CLK                                                            r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_82_32/Q0                     tco                   0.261    1005.120 r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.428    1005.548         led_top_down/led_inst/finisho
 CLMA_82_36/Y1                     td                    0.276    1005.824 r       led_top_down/led_inst/N88_0_3/gateop_perm/Z
                                   net (fanout=7)        0.659    1006.483         led_top_down/led_inst/N88
 CLMA_86_48/Y0                     td                    0.164    1006.647 r       led_top_down/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.944    1007.591         led_top_down/led_inst/N94
 CLMA_70_36/CE                                                             r       led_top_down/led_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                1007.591         Logic Levels: 2  
                                                                                   Logic: 0.701ns(25.659%), Route: 2.031ns(74.341%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1166.662    1166.662 r                        
 B5                                                      0.000    1166.662 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1166.755         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1167.671 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1167.671         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1167.725 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1168.020         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435    1168.455 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1169.183         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1169.183 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.517    1170.700         ntclkbufg_4      
 CLMA_70_36/CLK                                                            r       led_top_down/led_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268    1170.968                          
 clock uncertainty                                      -0.150    1170.818                          

 Setup time                                             -0.277    1170.541                          

 Data required time                                               1170.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1170.541                          
 Data arrival time                                                1007.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       162.950                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/small_counter[0]/opit_0_L5Q_perm/L4
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.845
  Launch Clock Delay      :  4.023
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.504       4.023         ntclkbufg_2      
 CLMA_58_300/CLK                                                           r       led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_58_300/Q0                    tco                   0.218       4.241 f       led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.522       4.763         led_top_right/led_inst/finisho
 CLMA_58_296/B4                                                            f       led_top_right/led_inst/small_counter[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.763         Logic Levels: 0  
                                                                                   Logic: 0.218ns(29.459%), Route: 0.522ns(70.541%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.821       4.845         ntclkbufg_4      
 CLMA_58_296/CLK                                                           r       led_top_right/led_inst/small_counter[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       4.577                          
 clock uncertainty                                       0.150       4.727                          

 Hold time                                              -0.084       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                   4.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_up/led_inst/small_counter[0]/opit_0_L5Q_perm/L1
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.548  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.038
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.519       4.038         ntclkbufg_2      
 CLMA_30_148/CLK                                                           r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_30_148/Q0                    tco                   0.218       4.256 f       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.536       4.792         led_top_up/led_inst/finisho
 CLMA_42_141/B1                                                            f       led_top_up/led_inst/small_counter[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.792         Logic Levels: 0  
                                                                                   Logic: 0.218ns(28.912%), Route: 0.536ns(71.088%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.830       4.854         ntclkbufg_4      
 CLMA_42_141/CLK                                                           r       led_top_up/led_inst/small_counter[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       4.586                          
 clock uncertainty                                       0.150       4.736                          

 Hold time                                              -0.167       4.569                          

 Data required time                                                  4.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.569                          
 Data arrival time                                                   4.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/state_1/opit_0_L5Q_perm/L4
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.838
  Launch Clock Delay      :  4.046
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.527       4.046         ntclkbufg_2      
 CLMA_82_32/CLK                                                            r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_82_32/Q0                     tco                   0.218       4.264 f       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.618       4.882         led_top_down/led_inst/finisho
 CLMA_86_48/B4                                                             f       led_top_down/led_inst/state_1/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.882         Logic Levels: 0  
                                                                                   Logic: 0.218ns(26.077%), Route: 0.618ns(73.923%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       3.024 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.814       4.838         ntclkbufg_4      
 CLMA_86_48/CLK                                                            r       led_top_down/led_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       4.570                          
 clock uncertainty                                       0.150       4.720                          

 Hold time                                              -0.084       4.636                          

 Data required time                                                  4.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.636                          
 Data arrival time                                                   4.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.849       4.871         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.261       5.132 r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.621       5.753         led_top_left/led_inst/outputdata_inst/counter [8]
 CLMS_38_105/Y0                    td                    0.282       6.035 r       led_top_left/led_inst/outputdata_inst/N116_8/gateop_perm/Z
                                   net (fanout=2)        0.418       6.453         led_top_left/led_inst/outputdata_inst/_N26655
 CLMA_42_105/Y3                    td                    0.209       6.662 r       led_top_left/led_inst/outputdata_inst/N130_13/gateop_perm/Z
                                   net (fanout=15)       3.274       9.936         led_top_left/led_inst/outputdata_inst/N130
 CLMA_86_296/Y3                    td                    0.209      10.145 r       led_top_left/led_inst/outputdata_inst/state_fsm_8_0/gateop_perm[3:0]/Z
                                   net (fanout=1)        0.424      10.569         led_top_left/led_inst/outputdata_inst/_N25788
 CLMA_86_304/Y0                    td                    0.164      10.733 r       led_top_left/led_inst/outputdata_inst/N157_3/gateop_perm/Z
                                   net (fanout=3)        0.389      11.122         led_top_left/led_inst/outputdata_inst/N157
 CLMA_86_296/CECO                  td                    0.118      11.240 r       led_top_left/led_inst/outputdata_inst/state_4/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      11.240         ntR334           
 CLMA_86_300/CECO                  td                    0.000      11.240 r       led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      11.240         ntR333           
 CLMA_86_304/CECI                                                          r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CE

 Data arrival time                                                  11.240         Logic Levels: 6  
                                                                                   Logic: 1.243ns(19.516%), Route: 5.126ns(80.484%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     501.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     501.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     501.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     501.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     502.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     502.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.511     504.030         ntclkbufg_2      
 CLMA_86_304/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.503     504.533                          
 clock uncertainty                                      -0.150     504.383                          

 Setup time                                             -0.291     504.092                          

 Data required time                                                504.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.092                          
 Data arrival time                                                  11.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.852                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.333  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.035
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.849       4.871         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.261       5.132 r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.621       5.753         led_top_left/led_inst/outputdata_inst/counter [8]
 CLMS_38_105/Y0                    td                    0.282       6.035 r       led_top_left/led_inst/outputdata_inst/N116_8/gateop_perm/Z
                                   net (fanout=2)        0.418       6.453         led_top_left/led_inst/outputdata_inst/_N26655
 CLMA_42_105/Y3                    td                    0.209       6.662 r       led_top_left/led_inst/outputdata_inst/N130_13/gateop_perm/Z
                                   net (fanout=15)       3.274       9.936         led_top_left/led_inst/outputdata_inst/N130
 CLMA_86_296/Y3                    td                    0.209      10.145 r       led_top_left/led_inst/outputdata_inst/state_fsm_8_0/gateop_perm[3:0]/Z
                                   net (fanout=1)        0.424      10.569         led_top_left/led_inst/outputdata_inst/_N25788
 CLMA_86_304/Y0                    td                    0.164      10.733 r       led_top_left/led_inst/outputdata_inst/N157_3/gateop_perm/Z
                                   net (fanout=3)        0.389      11.122         led_top_left/led_inst/outputdata_inst/N157
 CLMA_86_296/CECO                  td                    0.118      11.240 r       led_top_left/led_inst/outputdata_inst/state_4/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      11.240         ntR334           
 CLMA_86_300/CECI                                                          r       led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CE

 Data arrival time                                                  11.240         Logic Levels: 5  
                                                                                   Logic: 1.243ns(19.516%), Route: 5.126ns(80.484%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     501.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     501.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     501.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     501.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     502.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     502.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.516     504.035         ntclkbufg_2      
 CLMA_86_300/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.503     504.538                          
 clock uncertainty                                      -0.150     504.388                          

 Setup time                                             -0.291     504.097                          

 Data required time                                                504.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.097                          
 Data arrival time                                                  11.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.857                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  4.871
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.849       4.871         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.261       5.132 r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.621       5.753         led_top_left/led_inst/outputdata_inst/counter [8]
 CLMS_38_105/Y0                    td                    0.282       6.035 r       led_top_left/led_inst/outputdata_inst/N116_8/gateop_perm/Z
                                   net (fanout=2)        0.418       6.453         led_top_left/led_inst/outputdata_inst/_N26655
 CLMA_42_105/Y3                    td                    0.209       6.662 r       led_top_left/led_inst/outputdata_inst/N130_13/gateop_perm/Z
                                   net (fanout=15)       3.274       9.936         led_top_left/led_inst/outputdata_inst/N130
 CLMA_86_296/Y3                    td                    0.209      10.145 r       led_top_left/led_inst/outputdata_inst/state_fsm_8_0/gateop_perm[3:0]/Z
                                   net (fanout=1)        0.424      10.569         led_top_left/led_inst/outputdata_inst/_N25788
 CLMA_86_304/Y0                    td                    0.164      10.733 r       led_top_left/led_inst/outputdata_inst/N157_3/gateop_perm/Z
                                   net (fanout=3)        0.389      11.122         led_top_left/led_inst/outputdata_inst/N157
 CLMA_86_296/CE                                                            r       led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                  11.122         Logic Levels: 4  
                                                                                   Logic: 1.125ns(17.997%), Route: 5.126ns(82.003%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     501.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     501.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     501.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     501.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     502.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     502.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.520     504.039         ntclkbufg_2      
 CLMA_86_296/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.503     504.542                          
 clock uncertainty                                      -0.150     504.392                          

 Setup time                                             -0.277     504.115                          

 Data required time                                                504.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.115                          
 Data arrival time                                                  11.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.993                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/L4
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.855
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  -0.779
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.511       4.030         ntclkbufg_2      
 CLMA_86_304/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK

 CLMA_86_304/Q1                    tco                   0.218       4.248 f       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.116       4.364         led_top_left/led_inst/outputdata_inst/state_1
 CLMA_86_296/B4                                                            f       led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.364         Logic Levels: 0  
                                                                                   Logic: 0.218ns(65.269%), Route: 0.116ns(34.731%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.833       4.855         ntclkbufg_2      
 CLMA_86_296/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.779       4.076                          
 clock uncertainty                                       0.000       4.076                          

 Hold time                                              -0.084       3.992                          

 Data required time                                                  3.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.992                          
 Data arrival time                                                   4.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/outputdata_inst/counter[2]/opit_0_L5Q_perm/L0
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.880
  Launch Clock Delay      :  4.075
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.556       4.075         ntclkbufg_2      
 CLMA_78_344/CLK                                                           r       led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/CLK

 CLMA_78_344/Q3                    tco                   0.218       4.293 f       led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/Q
                                   net (fanout=15)       0.330       4.623         led_top_right/led_inst/outputdata_inst/counter [5]
 CLMA_86_340/C0                                                            f       led_top_right/led_inst/outputdata_inst/counter[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.623         Logic Levels: 0  
                                                                                   Logic: 0.218ns(39.781%), Route: 0.330ns(60.219%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.858       4.880         ntclkbufg_2      
 CLMA_86_340/CLK                                                           r       led_top_right/led_inst/outputdata_inst/counter[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.503       4.377                          
 clock uncertainty                                       0.000       4.377                          

 Hold time                                              -0.126       4.251                          

 Data required time                                                  4.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.251                          
 Data arrival time                                                   4.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/outputdata_inst/counter[7]/opit_0_L5Q_perm/L0
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.890
  Launch Clock Delay      :  4.075
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.556       4.075         ntclkbufg_2      
 CLMA_78_344/CLK                                                           r       led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/CLK

 CLMA_78_344/Q3                    tco                   0.218       4.293 f       led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/Q
                                   net (fanout=15)       0.343       4.636         led_top_right/led_inst/outputdata_inst/counter [5]
 CLMA_86_348/A0                                                            f       led_top_right/led_inst/outputdata_inst/counter[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.636         Logic Levels: 0  
                                                                                   Logic: 0.218ns(38.859%), Route: 0.343ns(61.141%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.868       4.890         ntclkbufg_2      
 CLMA_86_348/CLK                                                           r       led_top_right/led_inst/outputdata_inst/counter[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.503       4.387                          
 clock uncertainty                                       0.000       4.387                          

 Hold time                                              -0.125       4.262                          

 Data required time                                                  4.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.262                          
 Data arrival time                                                   4.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/L3
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.046
  Launch Clock Delay      :  4.866
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       333.332     333.332 r                        
 B5                                                      0.000     333.332 r       sys_clk (port)   
                                   net (fanout=1)        0.093     333.425         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     334.525 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     334.525         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     334.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366     334.958         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523     335.481 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875     336.356         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     336.356 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.842     338.198         ntclkbufg_4      
 CLMA_82_29/CLK                                                            r       led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.261     338.459 r       led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.882     340.341         led_top_down/led_inst/pixel_out_on_wire
 CLMA_82_32/A3                                                             r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/L3

 Data arrival time                                                 340.341         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.179%), Route: 1.882ns(87.821%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     501.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     501.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     501.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     501.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     502.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     502.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.527     504.046         ntclkbufg_2      
 CLMA_82_32/CLK                                                            r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268     504.314                          
 clock uncertainty                                      -0.150     504.164                          

 Setup time                                             -0.349     503.815                          

 Data required time                                                503.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.815                          
 Data arrival time                                                 340.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.474                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/L2
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.023
  Launch Clock Delay      :  4.837
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       333.332     333.332 r                        
 B5                                                      0.000     333.332 r       sys_clk (port)   
                                   net (fanout=1)        0.093     333.425         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     334.525 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     334.525         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     334.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366     334.958         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523     335.481 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875     336.356         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     336.356 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.813     338.169         ntclkbufg_4      
 CLMS_54_301/CLK                                                           r       led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMS_54_301/Q1                    tco                   0.261     338.430 r       led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.691     340.121         led_top_right/led_inst/pixel_out_on_wire
 CLMA_58_300/A2                                                            r       led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/L2

 Data arrival time                                                 340.121         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.371%), Route: 1.691ns(86.629%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     501.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     501.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     501.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     501.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     502.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     502.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.504     504.023         ntclkbufg_2      
 CLMA_58_300/CLK                                                           r       led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268     504.291                          
 clock uncertainty                                      -0.150     504.141                          

 Setup time                                             -0.353     503.788                          

 Data required time                                                503.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.788                          
 Data arrival time                                                 340.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.667                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.553  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.851
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       333.332     333.332 r                        
 B5                                                      0.000     333.332 r       sys_clk (port)   
                                   net (fanout=1)        0.093     333.425         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     334.525 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     334.525         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     334.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366     334.958         _N2              
 PLL_82_319/CLK_OUT1               td                    0.523     335.481 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875     336.356         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     336.356 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.827     338.183         ntclkbufg_4      
 CLMS_94_321/CLK                                                           r       led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMS_94_321/Q0                    tco                   0.261     338.444 r       led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.792     339.236         led_top_left/led_inst/pixel_out_on_wire
 CLMA_86_304/Y0                    td                    0.214     339.450 r       led_top_left/led_inst/outputdata_inst/N157_3/gateop_perm/Z
                                   net (fanout=3)        0.389     339.839         led_top_left/led_inst/outputdata_inst/N157
 CLMA_86_296/CECO                  td                    0.118     339.957 r       led_top_left/led_inst/outputdata_inst/state_4/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000     339.957         ntR334           
 CLMA_86_300/CECO                  td                    0.000     339.957 r       led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000     339.957         ntR333           
 CLMA_86_304/CECI                                                          r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CE

 Data arrival time                                                 339.957         Logic Levels: 3  
                                                                                   Logic: 0.593ns(33.427%), Route: 1.181ns(66.573%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     501.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     501.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     501.358         _N2              
 PLL_82_319/CLK_OUT0               td                    0.433     501.791 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     502.519         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     502.519 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.511     504.030         ntclkbufg_2      
 CLMA_86_304/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268     504.298                          
 clock uncertainty                                      -0.150     504.148                          

 Setup time                                             -0.291     503.857                          

 Data required time                                                503.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.857                          
 Data arrival time                                                 339.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.900                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L1
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.839
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1499.994    1499.994 r                        
 B5                                                      0.000    1499.994 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.087         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1501.003 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1501.003         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1501.057 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1501.352         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435    1501.787 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1502.515         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1502.515 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.501    1504.016         ntclkbufg_4      
 CLMS_54_301/CLK                                                           r       led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMS_54_301/Q1                    tco                   0.218    1504.234 f       led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.409    1504.643         led_top_right/led_inst/pixel_out_on_wire
 CLMA_66_304/C1                                                            f       led_top_right/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L1

 Data arrival time                                                1504.643         Logic Levels: 0  
                                                                                   Logic: 0.218ns(34.769%), Route: 0.409ns(65.231%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1500.000    1500.000 r                        
 B5                                                      0.000    1500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    1501.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1501.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    1501.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1501.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521    1502.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875    1503.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1503.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.817    1504.839         ntclkbufg_2      
 CLMA_66_304/CLK                                                           r       led_top_right/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268    1504.571                          
 clock uncertainty                                       0.150    1504.721                          

 Hold time                                              -0.166    1504.555                          

 Data required time                                               1504.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1504.555                          
 Data arrival time                                                1504.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.088                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L4
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  4.053
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1499.994    1499.994 r                        
 B5                                                      0.000    1499.994 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.087         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1501.003 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1501.003         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1501.057 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1501.352         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435    1501.787 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1502.515         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1502.515 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.532    1504.047         ntclkbufg_4      
 CLMA_82_29/CLK                                                            r       led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.218    1504.265 f       led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.505    1504.770         led_top_down/led_inst/pixel_out_on_wire
 CLMA_98_20/A4                                                             f       led_top_down/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L4

 Data arrival time                                                1504.770         Logic Levels: 0  
                                                                                   Logic: 0.218ns(30.152%), Route: 0.505ns(69.848%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1500.000    1500.000 r                        
 B5                                                      0.000    1500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    1501.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1501.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    1501.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1501.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521    1502.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875    1503.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1503.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.840    1504.862         ntclkbufg_2      
 CLMA_98_20/CLK                                                            r       led_top_down/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268    1504.594                          
 clock uncertainty                                       0.150    1504.744                          

 Hold time                                              -0.081    1504.663                          

 Data required time                                               1504.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1504.663                          
 Data arrival time                                                1504.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L3
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.541  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.845
  Launch Clock Delay      :  4.036
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1499.994    1499.994 r                        
 B5                                                      0.000    1499.994 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.087         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    1501.003 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1501.003         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    1501.057 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1501.352         _N2              
 PLL_82_319/CLK_OUT1               td                    0.435    1501.787 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728    1502.515         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1502.515 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.515    1504.030         ntclkbufg_4      
 CLMS_94_321/CLK                                                           r       led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMS_94_321/Q0                    tco                   0.218    1504.248 f       led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.440    1504.688         led_top_left/led_inst/pixel_out_on_wire
 CLMA_86_304/B3                                                            f       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L3

 Data arrival time                                                1504.688         Logic Levels: 0  
                                                                                   Logic: 0.218ns(33.131%), Route: 0.440ns(66.869%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1500.000    1500.000 r                        
 B5                                                      0.000    1500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    1501.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1501.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    1501.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1501.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521    1502.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875    1503.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1503.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.823    1504.845         ntclkbufg_2      
 CLMA_86_304/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268    1504.577                          
 clock uncertainty                                       0.150    1504.727                          

 Hold time                                              -0.235    1504.492                          

 Data required time                                               1504.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1504.492                          
 Data arrival time                                                1504.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK
Endpoint    : signal4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.864       4.886         ntclkbufg_2      
 CLMA_78_340/CLK                                                           r       led_top_right/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK

 CLMA_78_340/Q0                    tco                   0.261       5.147 r       led_top_right/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/Q
                                   net (fanout=2)        3.308       8.455         nt_signal4       
 IOL_151_174/DO                    td                    0.128       8.583 r       signal4_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.583         signal4_obuf/ntO 
 IOBD_152_174/PAD                  td                    2.104      10.687 r       signal4_obuf/opit_0/O
                                   net (fanout=1)        0.062      10.749         signal4          
 J18                                                                       r       signal4 (port)   

 Data arrival time                                                  10.749         Logic Levels: 2  
                                                                                   Logic: 2.493ns(42.521%), Route: 3.370ns(57.479%)
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK
Endpoint    : signal2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.825       4.847         ntclkbufg_2      
 CLMA_118_21/CLK                                                           r       led_top_down/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK

 CLMA_118_21/Q0                    tco                   0.261       5.108 r       led_top_down/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.906       8.014         nt_signal2       
 IOL_151_210/DO                    td                    0.128       8.142 r       signal2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.142         signal2_obuf/ntO 
 IOBD_152_210/PAD                  td                    2.104      10.246 r       signal2_obuf/opit_0/O
                                   net (fanout=1)        0.026      10.272         signal2          
 J15                                                                       r       signal2 (port)   

 Data arrival time                                                  10.272         Logic Levels: 2  
                                                                                   Logic: 2.493ns(45.954%), Route: 2.932ns(54.046%)
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK
Endpoint    : signal1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N2              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       3.022 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.845       4.867         ntclkbufg_2      
 CLMA_42_241/CLK                                                           r       led_top_up/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK

 CLMA_42_241/Q0                    tco                   0.261       5.128 r       led_top_up/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.551       7.679         nt_signal1       
 IOL_151_209/DO                    td                    0.128       7.807 r       signal1_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.807         signal1_obuf/ntO 
 IOBR_152_209/PAD                  td                    2.104       9.911 r       signal1_obuf/opit_0/O
                                   net (fanout=1)        0.029       9.940         signal1          
 J14                                                                       r       signal1 (port)   

 Data arrival time                                                   9.940         Logic Levels: 2  
                                                                                   Logic: 2.493ns(49.143%), Route: 2.580ns(50.857%)
====================================================================================================

====================================================================================================

Startpoint  : B_data_input[4] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calR[4]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L14                                                     0.000       0.000 r       B_data_input[4] (port)
                                   net (fanout=1)        0.035       0.035         B_data_input[4]  
 IOBS_152_129/DIN                  td                    0.916       0.951 r       B_data_input_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.951         B_data_input_ibuf[4]/ntD
 IOL_151_129/RX_DATA_DD            td                    0.092       1.043 r       B_data_input_ibuf[4]/opit_1/OUT
                                   net (fanout=3)        0.563       1.606         nt_B_data_input[4]
 CLMA_126_116/A1                                                           r       hdmi_input_inst/block_re_ch1/data_calR[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.606         Logic Levels: 2  
                                                                                   Logic: 1.008ns(62.765%), Route: 0.598ns(37.235%)
====================================================================================================

====================================================================================================

Startpoint  : B_data_input[6] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calR[6]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       B_data_input[6] (port)
                                   net (fanout=1)        0.051       0.051         B_data_input[6]  
 IOBD_152_146/DIN                  td                    0.916       0.967 r       B_data_input_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.967         B_data_input_ibuf[6]/ntD
 IOL_151_146/RX_DATA_DD            td                    0.092       1.059 r       B_data_input_ibuf[6]/opit_1/OUT
                                   net (fanout=3)        0.673       1.732         nt_B_data_input[6]
 CLMA_126_116/C1                                                           r       hdmi_input_inst/block_re_ch1/data_calR[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.732         Logic Levels: 2  
                                                                                   Logic: 1.008ns(58.199%), Route: 0.724ns(41.801%)
====================================================================================================

====================================================================================================

Startpoint  : B_data_input[5] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calR[5]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       B_data_input[5] (port)
                                   net (fanout=1)        0.045       0.045         B_data_input[5]  
 IOBS_152_145/DIN                  td                    0.916       0.961 r       B_data_input_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.961         B_data_input_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.092       1.053 r       B_data_input_ibuf[5]/opit_1/OUT
                                   net (fanout=3)        0.700       1.753         nt_B_data_input[5]
 CLMA_126_116/B3                                                           r       hdmi_input_inst/block_re_ch1/data_calR[5]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.753         Logic Levels: 2  
                                                                                   Logic: 1.008ns(57.501%), Route: 0.745ns(42.499%)
====================================================================================================

{top|hdmi_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_94_349/CLK         led_test/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_94_349/CLK         led_test/opit_0_L5Q_perm/CLK
 499.580     500.000         0.420           Low Pulse Width   CLMA_90_145/CLK         hdmi_input_inst/block_re_ch1/channel/opit_0/CLK
====================================================================================================

{top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.580     500.000         0.420           High Pulse Width  CLMA_90_213/CLK         block_reset/opit_0_inv_L5Q_perm/CLK
 499.580     500.000         0.420           Low Pulse Width   CLMA_90_213/CLK         block_reset/opit_0_inv_L5Q_perm/CLK
 499.580     500.000         0.420           High Pulse Width  CLMA_94_212/CLK         reset_counter[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 248.100     250.000         1.900           Low Pulse Width   CLMS_26_97/CLK          hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_0/gateop_inv/WCLK
 248.100     250.000         1.900           High Pulse Width  CLMS_26_97/CLK          hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_0/gateop_inv/WCLK
 248.100     250.000         1.900           High Pulse Width  CLMS_66_225/CLK         hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_1/gateop_inv/WCLK
====================================================================================================

{top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 82.713      83.333          0.620           High Pulse Width  CLMS_66_37/CLK          led_top_down/led_inst/GRB_buffer[2]/opit_0/CLK
 82.713      83.333          0.620           Low Pulse Width   CLMS_66_37/CLK          led_top_down/led_inst/GRB_buffer[2]/opit_0/CLK
 82.713      83.333          0.620           High Pulse Width  CLMS_66_37/CLK          led_top_down/led_inst/GRB_buffer[3]/opit_0/CLK
====================================================================================================

{top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 249.380     250.000         0.620           High Pulse Width  CLMS_114_9/CLK          led_top_down/led_inst/outputdata_inst/counter[0]/opit_0_L5Q_perm/CLK
 249.380     250.000         0.620           Low Pulse Width   CLMS_114_9/CLK          led_top_down/led_inst/outputdata_inst/counter[0]/opit_0_L5Q_perm/CLK
 249.380     250.000         0.620           High Pulse Width  CLMS_114_9/CLK          led_top_down/led_inst/outputdata_inst/counter[1]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/registR[11]/opit_0/CE
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.636
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  0.288
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     500.976 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.976         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     501.021 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.686     501.707         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.707 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.414     503.121         ntclkbufg_1      
 CLMA_102_112/CLK                                                          f       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK

 CLMA_102_112/Q1                   tco                   0.184     503.305 r       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/Q
                                   net (fanout=48)       0.691     503.996         hdmi_input_inst/block_re_ch1/ready
 CLMA_118_133/CE                                                           r       hdmi_input_inst/block_re_ch1/registR[11]/opit_0/CE

 Data arrival time                                                 503.996         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.029%), Route: 0.691ns(78.971%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                     1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059    1000.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.588    1001.419         _N3              
 USCM_74_107/CLK_USCM              td                    0.000    1001.419 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.217    1002.636         ntclkbufg_1      
 CLMA_118_133/CLK                                                          r       hdmi_input_inst/block_re_ch1/registR[11]/opit_0/CLK
 clock pessimism                                         0.288    1002.924                          
 clock uncertainty                                      -0.050    1002.874                          

 Setup time                                             -0.213    1002.661                          

 Data required time                                               1002.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.661                          
 Data arrival time                                                 503.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.665                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/registR[12]/opit_0/CE
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.636
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  0.288
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     500.976 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.976         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     501.021 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.686     501.707         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.707 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.414     503.121         ntclkbufg_1      
 CLMA_102_112/CLK                                                          f       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK

 CLMA_102_112/Q1                   tco                   0.184     503.305 r       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/Q
                                   net (fanout=48)       0.691     503.996         hdmi_input_inst/block_re_ch1/ready
 CLMA_118_133/CE                                                           r       hdmi_input_inst/block_re_ch1/registR[12]/opit_0/CE

 Data arrival time                                                 503.996         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.029%), Route: 0.691ns(78.971%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                     1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059    1000.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.588    1001.419         _N3              
 USCM_74_107/CLK_USCM              td                    0.000    1001.419 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.217    1002.636         ntclkbufg_1      
 CLMA_118_133/CLK                                                          r       hdmi_input_inst/block_re_ch1/registR[12]/opit_0/CLK
 clock pessimism                                         0.288    1002.924                          
 clock uncertainty                                      -0.050    1002.874                          

 Setup time                                             -0.213    1002.661                          

 Data required time                                               1002.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.661                          
 Data arrival time                                                 503.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.665                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/registR[13]/opit_0/CE
Path Group  : top|hdmi_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.636
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  0.288
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     500.976 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.976         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     501.021 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.686     501.707         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.707 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.414     503.121         ntclkbufg_1      
 CLMA_102_112/CLK                                                          f       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/CLK

 CLMA_102_112/Q1                   tco                   0.184     503.305 r       hdmi_input_inst/block_re_ch1/ready/opit_0_inv/Q
                                   net (fanout=48)       0.691     503.996         hdmi_input_inst/block_re_ch1/ready
 CLMA_118_133/CE                                                           r       hdmi_input_inst/block_re_ch1/registR[13]/opit_0/CE

 Data arrival time                                                 503.996         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.029%), Route: 0.691ns(78.971%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (rising edge)                     1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059    1000.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.588    1001.419         _N3              
 USCM_74_107/CLK_USCM              td                    0.000    1001.419 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.217    1002.636         ntclkbufg_1      
 CLMA_118_133/CLK                                                          r       hdmi_input_inst/block_re_ch1/registR[13]/opit_0/CLK
 clock pessimism                                         0.288    1002.924                          
 clock uncertainty                                      -0.050    1002.874                          

 Setup time                                             -0.213    1002.661                          

 Data required time                                               1002.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.661                          
 Data arrival time                                                 503.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.665                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/col_counter[3]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  2.701
  Clock Pessimism Removal :  -0.422
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.784     500.843 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.843         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     500.881 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.585     501.466         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.466 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.235     502.701         ntclkbufg_1      
 CLMA_98_121/CLK                                                           f       hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_121/Q1                    tco                   0.172     502.873 f       hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.130     503.003         hdmi_input_inst/block_re_ch1/col_counter [4]
 CLMA_98_120/D0                                                            f       hdmi_input_inst/block_re_ch1/col_counter[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 503.003         Logic Levels: 0  
                                                                                   Logic: 0.172ns(56.954%), Route: 0.130ns(43.046%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     500.976 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.976         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     501.021 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.686     501.707         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.707 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.425     503.132         ntclkbufg_1      
 CLMA_98_120/CLK                                                           f       hdmi_input_inst/block_re_ch1/col_counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.422     502.710                          
 clock uncertainty                                       0.000     502.710                          

 Hold time                                              -0.053     502.657                          

 Data required time                                                502.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.657                          
 Data arrival time                                                 503.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/col_counter[6]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  2.701
  Clock Pessimism Removal :  -0.431
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.784     500.843 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.843         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     500.881 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.585     501.466         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.466 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.235     502.701         ntclkbufg_1      
 CLMA_98_121/CLK                                                           f       hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_121/Q1                    tco                   0.172     502.873 f       hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.130     503.003         hdmi_input_inst/block_re_ch1/col_counter [4]
 CLMA_98_121/A0                                                            f       hdmi_input_inst/block_re_ch1/col_counter[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 503.003         Logic Levels: 0  
                                                                                   Logic: 0.172ns(56.954%), Route: 0.130ns(43.046%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     500.976 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.976         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     501.021 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.686     501.707         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.707 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.425     503.132         ntclkbufg_1      
 CLMA_98_121/CLK                                                           f       hdmi_input_inst/block_re_ch1/col_counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431     502.701                          
 clock uncertainty                                       0.000     502.701                          

 Hold time                                              -0.053     502.648                          

 Data required time                                                502.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.648                          
 Data arrival time                                                 503.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.132
  Launch Clock Delay      :  2.701
  Clock Pessimism Removal :  -0.431
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.784     500.843 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.843         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     500.881 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.585     501.466         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.466 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.235     502.701         ntclkbufg_1      
 CLMA_98_121/CLK                                                           f       hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_121/Q1                    tco                   0.172     502.873 f       hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.130     503.003         hdmi_input_inst/block_re_ch1/col_counter [4]
 CLMA_98_121/B0                                                            f       hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 503.003         Logic Levels: 0  
                                                                                   Logic: 0.172ns(56.954%), Route: 0.130ns(43.046%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk (falling edge)                     500.000     500.000 f                        
 T18                                                     0.000     500.000 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     500.059         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     500.976 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.976         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     501.021 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.686     501.707         _N3              
 USCM_74_107/CLK_USCM              td                    0.000     501.707 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=129)      1.425     503.132         ntclkbufg_1      
 CLMA_98_121/CLK                                                           f       hdmi_input_inst/block_re_ch1/col_counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.431     502.701                          
 clock uncertainty                                       0.000     502.701                          

 Hold time                                              -0.054     502.647                          

 Data required time                                                502.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.647                          
 Data arrival time                                                 503.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[0]/opit_0_inv_L5Q_perm/CE
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  3.402
  Clock Pessimism Removal :  0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.421       3.402         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.200       3.602 r       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.342       3.944         reset_counter[2] 
 CLMA_94_208/Y0                    td                    0.297       4.241 r       N298/gateop_perm/Z
                                   net (fanout=4)        0.415       4.656         N298             
 CLMA_94_212/CE                                                            r       reset_counter[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.656         Logic Levels: 1  
                                                                                   Logic: 0.497ns(39.633%), Route: 0.757ns(60.367%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1000.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N2              
 USCM_74_108/CLK_USCM              td                    0.000    1001.705 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.210    1002.915         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.486    1003.401                          
 clock uncertainty                                      -0.050    1003.351                          

 Setup time                                             -0.213    1003.138                          

 Data required time                                               1003.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.138                          
 Data arrival time                                                   4.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.482                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[1]/opit_0_inv_L5Q_perm/CE
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  3.402
  Clock Pessimism Removal :  0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.421       3.402         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.200       3.602 r       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.342       3.944         reset_counter[2] 
 CLMA_94_208/Y0                    td                    0.297       4.241 r       N298/gateop_perm/Z
                                   net (fanout=4)        0.415       4.656         N298             
 CLMA_94_212/CE                                                            r       reset_counter[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.656         Logic Levels: 1  
                                                                                   Logic: 0.497ns(39.633%), Route: 0.757ns(60.367%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1000.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N2              
 USCM_74_108/CLK_USCM              td                    0.000    1001.705 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.210    1002.915         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.486    1003.401                          
 clock uncertainty                                      -0.050    1003.351                          

 Setup time                                             -0.213    1003.138                          

 Data required time                                               1003.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.138                          
 Data arrival time                                                   4.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.482                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[3]/opit_0_inv_L5Q_perm/CE
Path Group  : top|sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  3.402
  Clock Pessimism Removal :  0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.421       3.402         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.200       3.602 r       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.342       3.944         reset_counter[2] 
 CLMA_94_208/Y0                    td                    0.297       4.241 r       N298/gateop_perm/Z
                                   net (fanout=4)        0.415       4.656         N298             
 CLMA_94_212/CE                                                            r       reset_counter[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.656         Logic Levels: 1  
                                                                                   Logic: 0.497ns(39.633%), Route: 0.757ns(60.367%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1000.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N2              
 USCM_74_108/CLK_USCM              td                    0.000    1001.705 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.210    1002.915         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.486    1003.401                          
 clock uncertainty                                      -0.050    1003.351                          

 Setup time                                             -0.213    1003.138                          

 Data required time                                               1003.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.138                          
 Data arrival time                                                   4.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.482                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : block_reset/opit_0_inv_L5Q_perm/L4
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.405
  Launch Clock Delay      :  2.915
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.705 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.210       2.915         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.185       3.100 f       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.162       3.262         reset_counter[2] 
 CLMA_90_213/A4                                                            f       block_reset/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.262         Logic Levels: 0  
                                                                                   Logic: 0.185ns(53.314%), Route: 0.162ns(46.686%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.424       3.405         ntclkbufg_0      
 CLMA_90_213/CLK                                                           r       block_reset/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       2.959                          
 clock uncertainty                                       0.000       2.959                          

 Hold time                                              -0.043       2.916                          

 Data required time                                                  2.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.916                          
 Data arrival time                                                   3.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[2]/opit_0_inv_L5Q_perm/L4
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.402
  Launch Clock Delay      :  2.915
  Clock Pessimism Removal :  -0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.705 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.210       2.915         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q3                    tco                   0.185       3.100 f       reset_counter[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.130       3.230         reset_counter[0] 
 CLMA_94_212/A4                                                            f       reset_counter[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.230         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.421       3.402         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.486       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Hold time                                              -0.043       2.873                          

 Data required time                                                  2.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.873                          
 Data arrival time                                                   3.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : reset_counter[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : reset_counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : top|sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.402
  Launch Clock Delay      :  2.915
  Clock Pessimism Removal :  -0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.705 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.210       2.915         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_212/Q0                    tco                   0.185       3.100 f       reset_counter[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.130       3.230         reset_counter[2] 
 CLMA_94_212/C4                                                            f       reset_counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.230         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk (rising edge)                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N2              
 USCM_74_108/CLK_USCM              td                    0.000       1.981 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.421       3.402         ntclkbufg_0      
 CLMA_94_212/CLK                                                           r       reset_counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.486       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Hold time                                              -0.044       2.872                          

 Data required time                                                  2.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.872                          
 Data arrival time                                                   3.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK
Endpoint    : hdmi_input_inst/regester_inst/insid[36]/opit_0_L5Q_perm/L4
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.916
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.377
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     292.642 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.642         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     292.687 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330     293.017         _N3              
 PLL_82_71/CLK_OUT0                td                    0.372     293.389 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352     293.741         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.741 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.419     295.160         ntclkbufg_3      
 CLMS_94_237/CLK                                                           f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK

 CLMS_94_237/Y0                    tco                   0.553     295.713 f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/RD
                                   net (fanout=1)        1.906     297.619         hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/_N4375
 CLMA_22_244/Y6AB                  td                    0.270     297.889 f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_mux_b_7[27]_muxf6/F
                                   net (fanout=1)        2.338     300.227         hdmi_input_inst/regester_inst/out_buf [27]
 CLMA_106_116/Y0                   td                    0.125     300.352 r       hdmi_input_inst/regester_inst/N56[20]_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.511     300.863         hdmi_input_inst/regester_inst/nb2 [7]
                                                         0.129     300.992 r       hdmi_input_inst/regester_inst/N56_4_7[20]/gateop_A2/Cout
                                                         0.000     300.992         hdmi_input_inst/regester_inst/_N4417
 CLMA_114_116/COUT                 td                    0.080     301.072 r       hdmi_input_inst/regester_inst/N56_4_9[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     301.072         hdmi_input_inst/regester_inst/_N4419
                                                         0.052     301.124 f       hdmi_input_inst/regester_inst/N56_4_11[20]/gateop_A2/Cout
                                                         0.000     301.124         hdmi_input_inst/regester_inst/_N4421
 CLMA_114_120/COUT                 td                    0.080     301.204 r       hdmi_input_inst/regester_inst/N56_4_13[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     301.204         hdmi_input_inst/regester_inst/_N4423
 CLMA_114_124/Y1                   td                    0.292     301.496 r       hdmi_input_inst/regester_inst/N56_4_15[20]/gateop_A2/Y1
                                   net (fanout=1)        0.606     302.102         hdmi_input_inst/regester_inst/N56 [36]
 CLMA_106_104/C4                                                           r       hdmi_input_inst/regester_inst/insid[36]/opit_0_L5Q_perm/L4

 Data arrival time                                                 302.102         Logic Levels: 5  
                                                                                   Logic: 1.581ns(22.774%), Route: 5.361ns(77.226%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       541.666     541.666 r                        
 T18                                                     0.000     541.666 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059     541.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.734     542.459 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     542.459         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     542.497 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     542.746         _N3              
 PLL_82_71/CLK_OUT0                td                    0.318     543.064 r       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300     543.364         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     543.364 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.218     544.582         ntclkbufg_3      
 CLMA_106_104/CLK                                                          r       hdmi_input_inst/regester_inst/insid[36]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.377     544.959                          
 clock uncertainty                                      -0.150     544.809                          

 Setup time                                             -0.070     544.739                          

 Data required time                                                544.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                544.739                          
 Data arrival time                                                 302.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       242.637                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK
Endpoint    : hdmi_input_inst/regester_inst/insid[35]/opit_0_L5Q_perm/L4
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.377
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     292.642 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.642         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     292.687 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330     293.017         _N3              
 PLL_82_71/CLK_OUT0                td                    0.372     293.389 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352     293.741         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.741 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.419     295.160         ntclkbufg_3      
 CLMS_94_237/CLK                                                           f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK

 CLMS_94_237/Y0                    tco                   0.553     295.713 f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/RD
                                   net (fanout=1)        1.906     297.619         hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/_N4375
 CLMA_22_244/Y6AB                  td                    0.270     297.889 f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_mux_b_7[27]_muxf6/F
                                   net (fanout=1)        2.338     300.227         hdmi_input_inst/regester_inst/out_buf [27]
 CLMA_106_116/Y0                   td                    0.125     300.352 r       hdmi_input_inst/regester_inst/N56[20]_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.511     300.863         hdmi_input_inst/regester_inst/nb2 [7]
                                                         0.129     300.992 r       hdmi_input_inst/regester_inst/N56_4_7[20]/gateop_A2/Cout
                                                         0.000     300.992         hdmi_input_inst/regester_inst/_N4417
 CLMA_114_116/COUT                 td                    0.080     301.072 r       hdmi_input_inst/regester_inst/N56_4_9[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     301.072         hdmi_input_inst/regester_inst/_N4419
                                                         0.052     301.124 f       hdmi_input_inst/regester_inst/N56_4_11[20]/gateop_A2/Cout
                                                         0.000     301.124         hdmi_input_inst/regester_inst/_N4421
 CLMA_114_120/COUT                 td                    0.080     301.204 r       hdmi_input_inst/regester_inst/N56_4_13[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     301.204         hdmi_input_inst/regester_inst/_N4423
 CLMA_114_124/Y0                   td                    0.151     301.355 r       hdmi_input_inst/regester_inst/N56_4_15[20]/gateop_A2/Y0
                                   net (fanout=1)        0.576     301.931         hdmi_input_inst/regester_inst/N56 [35]
 CLMA_118_100/B4                                                           r       hdmi_input_inst/regester_inst/insid[35]/opit_0_L5Q_perm/L4

 Data arrival time                                                 301.931         Logic Levels: 5  
                                                                                   Logic: 1.440ns(21.267%), Route: 5.331ns(78.733%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       541.666     541.666 r                        
 T18                                                     0.000     541.666 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059     541.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.734     542.459 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     542.459         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     542.497 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     542.746         _N3              
 PLL_82_71/CLK_OUT0                td                    0.318     543.064 r       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300     543.364         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     543.364 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.204     544.568         ntclkbufg_3      
 CLMA_118_100/CLK                                                          r       hdmi_input_inst/regester_inst/insid[35]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.377     544.945                          
 clock uncertainty                                      -0.150     544.795                          

 Setup time                                             -0.070     544.725                          

 Data required time                                                544.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                544.725                          
 Data arrival time                                                 301.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       242.794                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK
Endpoint    : hdmi_input_inst/regester_inst/insid[34]/opit_0_L5Q_perm/L4
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  0.377
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     292.642 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.642         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     292.687 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330     293.017         _N3              
 PLL_82_71/CLK_OUT0                td                    0.372     293.389 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352     293.741         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.741 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.419     295.160         ntclkbufg_3      
 CLMS_94_237/CLK                                                           f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/WCLK

 CLMS_94_237/Y0                    tco                   0.553     295.713 f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_7_27/gateop_inv/RD
                                   net (fanout=1)        1.906     297.619         hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/_N4375
 CLMA_22_244/Y6AB                  td                    0.270     297.889 f       hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_mux_b_7[27]_muxf6/F
                                   net (fanout=1)        2.338     300.227         hdmi_input_inst/regester_inst/out_buf [27]
 CLMA_106_116/Y0                   td                    0.125     300.352 r       hdmi_input_inst/regester_inst/N56[20]_1[7]/gateop_perm/Z
                                   net (fanout=2)        0.511     300.863         hdmi_input_inst/regester_inst/nb2 [7]
                                                         0.129     300.992 r       hdmi_input_inst/regester_inst/N56_4_7[20]/gateop_A2/Cout
                                                         0.000     300.992         hdmi_input_inst/regester_inst/_N4417
 CLMA_114_116/COUT                 td                    0.080     301.072 r       hdmi_input_inst/regester_inst/N56_4_9[20]/gateop_A2/Cout
                                   net (fanout=1)        0.000     301.072         hdmi_input_inst/regester_inst/_N4419
                                                         0.052     301.124 f       hdmi_input_inst/regester_inst/N56_4_11[20]/gateop_A2/Cout
                                                         0.000     301.124         hdmi_input_inst/regester_inst/_N4421
 CLMA_114_120/Y3                   td                    0.292     301.416 r       hdmi_input_inst/regester_inst/N56_4_13[20]/gateop_A2/Y1
                                   net (fanout=1)        0.457     301.873         hdmi_input_inst/regester_inst/N56 [34]
 CLMA_118_100/D4                                                           r       hdmi_input_inst/regester_inst/insid[34]/opit_0_L5Q_perm/L4

 Data arrival time                                                 301.873         Logic Levels: 4  
                                                                                   Logic: 1.501ns(22.360%), Route: 5.212ns(77.640%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       541.666     541.666 r                        
 T18                                                     0.000     541.666 r       hdmi_clk (port)  
                                   net (fanout=1)        0.059     541.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.734     542.459 r       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     542.459         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     542.497 r       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     542.746         _N3              
 PLL_82_71/CLK_OUT0                td                    0.318     543.064 r       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300     543.364         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     543.364 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.204     544.568         ntclkbufg_3      
 CLMA_118_100/CLK                                                          r       hdmi_input_inst/regester_inst/insid[34]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.377     544.945                          
 clock uncertainty                                      -0.150     544.795                          

 Setup time                                             -0.070     544.725                          

 Data required time                                                544.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                544.725                          
 Data arrival time                                                 301.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       242.852                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/B/sqrt_stepx[8].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/B/sqrt_stepx[9].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.009
  Clock Pessimism Removal :  -0.297
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.784     292.509 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.509         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     292.547 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.279     292.826         _N3              
 PLL_82_71/CLK_OUT0                td                    0.318     293.144 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300     293.444         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.444 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.231     294.675         ntclkbufg_3      
 CLMA_138_241/CLK                                                          f       hdmi_input_inst/B/sqrt_stepx[8].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_241/Q0                   tco                   0.172     294.847 f       hdmi_input_inst/B/sqrt_stepx[8].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.102     294.949         hdmi_input_inst/B/dividend_t[8] [5]
 CLMA_138_249/A0                                                           f       hdmi_input_inst/B/sqrt_stepx[9].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 294.949         Logic Levels: 0  
                                                                                   Logic: 0.172ns(62.774%), Route: 0.102ns(37.226%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     292.642 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.642         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     292.687 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330     293.017         _N3              
 PLL_82_71/CLK_OUT0                td                    0.372     293.389 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352     293.741         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.741 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.436     295.177         ntclkbufg_3      
 CLMA_138_249/CLK                                                          f       hdmi_input_inst/B/sqrt_stepx[9].u_divider_step/dividend_kp[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297     294.880                          
 clock uncertainty                                       0.000     294.880                          

 Hold time                                              -0.053     294.827                          

 Data required time                                                294.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                294.827                          
 Data arrival time                                                 294.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.122                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[1]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  2.994
  Clock Pessimism Removal :  -0.297
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.784     292.509 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.509         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     292.547 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.279     292.826         _N3              
 PLL_82_71/CLK_OUT0                td                    0.318     293.144 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300     293.444         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.444 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.216     294.660         ntclkbufg_3      
 CLMA_126_232/CLK                                                          f       hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_232/Q1                   tco                   0.172     294.832 f       hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.206     295.038         hdmi_input_inst/G/remainder_t[6] [0]
 CLMS_126_249/A0                                                           f       hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 295.038         Logic Levels: 0  
                                                                                   Logic: 0.172ns(45.503%), Route: 0.206ns(54.497%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     292.642 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.642         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     292.687 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330     293.017         _N3              
 PLL_82_71/CLK_OUT0                td                    0.372     293.389 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352     293.741         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.741 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.430     295.171         ntclkbufg_3      
 CLMS_126_249/CLK                                                          f       hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297     294.874                          
 clock uncertainty                                       0.000     294.874                          

 Hold time                                              -0.053     294.821                          

 Data required time                                                294.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                294.821                          
 Data arrival time                                                 295.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[7]/opit_0_inv_L5Q_perm/L0
Path Group  : top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  3.004
  Clock Pessimism Removal :  -0.297
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.784     292.509 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.509         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038     292.547 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.279     292.826         _N3              
 PLL_82_71/CLK_OUT0                td                    0.318     293.144 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300     293.444         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.444 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.226     294.670         ntclkbufg_3      
 CLMA_130_241/CLK                                                          f       hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_241/Q2                   tco                   0.172     294.842 f       hdmi_input_inst/G/sqrt_stepx[10].u_divider_step/remainder[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.206     295.048         hdmi_input_inst/G/remainder_t[6] [6]
 CLMA_134_252/C0                                                           f       hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 295.048         Logic Levels: 0  
                                                                                   Logic: 0.172ns(45.503%), Route: 0.206ns(54.497%)
----------------------------------------------------------------------------------------------------

 Clock top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       291.666     291.666 f                        
 T18                                                     0.000     291.666 f       hdmi_clk (port)  
                                   net (fanout=1)        0.059     291.725         hdmi_clk         
 IOBD_152_74/DIN                   td                    0.917     292.642 f       hdmi_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     292.642         hdmi_clk_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045     292.687 f       hdmi_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330     293.017         _N3              
 PLL_82_71/CLK_OUT0                td                    0.372     293.389 f       instance_name/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352     293.741         cal_clk          
 USCM_74_104/CLK_USCM              td                    0.000     293.741 f       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=1559)     1.430     295.171         ntclkbufg_3      
 CLMA_134_252/CLK                                                          f       hdmi_input_inst/G/sqrt_stepx[11].u_divider_step/remainder[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297     294.874                          
 clock uncertainty                                       0.000     294.874                          

 Hold time                                              -0.054     294.820                          

 Data required time                                                294.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                294.820                          
 Data arrival time                                                 295.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/CLK
Endpoint    : led_top_down/led_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  3.747
  Clock Pessimism Removal :  0.331
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.432       3.747         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/CLK

 CLMA_86_28/Q1                     tco                   0.200       3.947 r       led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.510       4.457         led_top_down/led_inst/small_counter [4]
 CLMA_82_33/Y0                     td                    0.216       4.673 r       led_top_down/led_inst/N77_4/gateop_perm/Z
                                   net (fanout=4)        0.233       4.906         led_top_down/led_inst/_N38156
 CLMA_82_33/Y1                     td                    0.129       5.035 r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.602       5.637         led_top_down/led_inst/N87
 CLMA_86_48/Y0                     td                    0.216       5.853 r       led_top_down/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.706       6.559         led_top_down/led_inst/N94
 CLMA_70_36/CE                                                             r       led_top_down/led_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.559         Logic Levels: 3  
                                                                                   Logic: 0.761ns(27.063%), Route: 2.051ns(72.937%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       166.666     166.666 r                        
 B5                                                      0.000     166.666 r       sys_clk (port)   
                                   net (fanout=1)        0.093     166.759         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     167.493 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     167.493         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     167.531 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     167.780         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319     168.099 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     168.650         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     168.650 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.209     169.859         ntclkbufg_4      
 CLMA_70_36/CLK                                                            r       led_top_down/led_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.331     170.190                          
 clock uncertainty                                      -0.150     170.040                          

 Setup time                                             -0.213     169.827                          

 Data required time                                                169.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                169.827                          
 Data arrival time                                                   6.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.268                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/CLK
Endpoint    : led_top_down/led_inst/state_3/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  3.747
  Clock Pessimism Removal :  0.331
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.432       3.747         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/CLK

 CLMA_86_28/Q1                     tco                   0.200       3.947 r       led_top_down/led_inst/small_counter[4]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.510       4.457         led_top_down/led_inst/small_counter [4]
 CLMA_82_33/Y0                     td                    0.216       4.673 r       led_top_down/led_inst/N77_4/gateop_perm/Z
                                   net (fanout=4)        0.233       4.906         led_top_down/led_inst/_N38156
 CLMA_82_33/Y1                     td                    0.129       5.035 r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.602       5.637         led_top_down/led_inst/N87
 CLMA_86_48/Y0                     td                    0.216       5.853 r       led_top_down/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.564       6.417         led_top_down/led_inst/N94
 CLMA_82_33/CE                                                             r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.417         Logic Levels: 3  
                                                                                   Logic: 0.761ns(28.502%), Route: 1.909ns(71.498%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       166.666     166.666 r                        
 B5                                                      0.000     166.666 r       sys_clk (port)   
                                   net (fanout=1)        0.093     166.759         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     167.493 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     167.493         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     167.531 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     167.780         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319     168.099 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     168.650         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     168.650 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.220     169.870         ntclkbufg_4      
 CLMA_82_33/CLK                                                            r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.331     170.201                          
 clock uncertainty                                      -0.150     170.051                          

 Setup time                                             -0.213     169.838                          

 Data required time                                                169.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                169.838                          
 Data arrival time                                                   6.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.421                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/small_counter[1]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_up/led_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  3.730
  Clock Pessimism Removal :  0.501
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.415       3.730         ntclkbufg_4      
 CLMA_30_152/CLK                                                           r       led_top_up/led_inst/small_counter[1]/opit_0_L5Q_perm/CLK

 CLMA_30_152/Q0                    tco                   0.200       3.930 r       led_top_up/led_inst/small_counter[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.495       4.425         led_top_up/led_inst/small_counter [1]
 CLMA_42_141/Y0                    td                    0.297       4.722 r       led_top_up/led_inst/N77_4/gateop_perm/Z
                                   net (fanout=4)        0.337       5.059         led_top_up/led_inst/_N38110
 CLMA_42_149/Y0                    td                    0.216       5.275 r       led_top_up/led_inst/state_3/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.350       5.625         led_top_up/led_inst/N87
 CLMA_38_128/Y0                    td                    0.125       5.750 r       led_top_up/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.616       6.366         led_top_up/led_inst/N94
 CLMA_42_149/CE                                                            r       led_top_up/led_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.366         Logic Levels: 3  
                                                                                   Logic: 0.838ns(31.791%), Route: 1.798ns(68.209%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       166.666     166.666 r                        
 B5                                                      0.000     166.666 r       sys_clk (port)   
                                   net (fanout=1)        0.093     166.759         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     167.493 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     167.493         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     167.531 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     167.780         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319     168.099 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     168.650         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     168.650 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.199     169.849         ntclkbufg_4      
 CLMA_42_149/CLK                                                           r       led_top_up/led_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.501     170.350                          
 clock uncertainty                                      -0.150     170.200                          

 Setup time                                             -0.213     169.987                          

 Data required time                                                169.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                169.987                          
 Data arrival time                                                   6.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.621                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[3]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/state_3/opit_0_L5Q_perm/L0
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.746
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.331
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       1.984 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.221       3.205         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[3]/opit_0_L5Q_perm/CLK

 CLMA_86_28/Q2                     tco                   0.185       3.390 f       led_top_down/led_inst/small_counter[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.267       3.657         led_top_down/led_inst/small_counter [3]
 CLMA_82_33/B0                                                             f       led_top_down/led_inst/state_3/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.657         Logic Levels: 0  
                                                                                   Logic: 0.185ns(40.929%), Route: 0.267ns(59.071%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.431       3.746         ntclkbufg_4      
 CLMA_82_33/CLK                                                            r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.331       3.415                          
 clock uncertainty                                       0.000       3.415                          

 Hold time                                              -0.065       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   3.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[2]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/state_3/opit_0_L5Q_perm/L1
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.746
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.331
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       1.984 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.221       3.205         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[2]/opit_0_L5Q_perm/CLK

 CLMA_86_28/Q3                     tco                   0.185       3.390 f       led_top_down/led_inst/small_counter[2]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.263       3.653         led_top_down/led_inst/small_counter [2]
 CLMA_82_33/B1                                                             f       led_top_down/led_inst/state_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.653         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.295%), Route: 0.263ns(58.705%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.431       3.746         ntclkbufg_4      
 CLMA_82_33/CLK                                                            r       led_top_down/led_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.331       3.415                          
 clock uncertainty                                       0.000       3.415                          

 Hold time                                              -0.089       3.326                          

 Data required time                                                  3.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.326                          
 Data arrival time                                                   3.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/small_counter[0]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/small_counter[1]/opit_0_L5Q_perm/L0
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  -0.514
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       1.984 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.221       3.205         ntclkbufg_4      
 CLMA_86_28/CLK                                                            r       led_top_down/led_inst/small_counter[0]/opit_0_L5Q_perm/CLK

 CLMA_86_28/Q0                     tco                   0.185       3.390 f       led_top_down/led_inst/small_counter[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.104       3.494         led_top_down/led_inst/small_counter [0]
 CLMS_86_37/A0                                                             f       led_top_down/led_inst/small_counter[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.494         Logic Levels: 0  
                                                                                   Logic: 0.185ns(64.014%), Route: 0.104ns(35.986%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.423       3.738         ntclkbufg_4      
 CLMS_86_37/CLK                                                            r       led_top_down/led_inst/small_counter[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.514       3.224                          
 clock uncertainty                                       0.000       3.224                          

 Hold time                                              -0.065       3.159                          

 Data required time                                                  3.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.159                          
 Data arrival time                                                   3.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_up/led_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  3.733
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    1000.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    1000.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1001.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372    1001.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646    1002.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1002.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.420    1003.733         ntclkbufg_2      
 CLMA_30_148/CLK                                                           r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_30_148/Q0                    tco                   0.200    1003.933 r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.503    1004.436         led_top_up/led_inst/finisho
 CLMA_42_152/Y0                    td                    0.216    1004.652 r       led_top_up/led_inst/N88_0_3/gateop_perm/Z
                                   net (fanout=7)        0.587    1005.239         led_top_up/led_inst/N88
 CLMA_38_128/Y0                    td                    0.216    1005.455 r       led_top_up/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.616    1006.071         led_top_up/led_inst/N94
 CLMA_42_149/CE                                                            r       led_top_up/led_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                1006.071         Logic Levels: 2  
                                                                                   Logic: 0.632ns(27.032%), Route: 1.706ns(72.968%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1166.662    1166.662 r                        
 B5                                                      0.000    1166.662 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1166.755         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1167.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1167.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1167.527 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1167.776         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319    1168.095 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1168.646         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1168.646 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.199    1169.845         ntclkbufg_4      
 CLMA_42_149/CLK                                                           r       led_top_up/led_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181    1170.026                          
 clock uncertainty                                      -0.150    1169.876                          

 Setup time                                             -0.213    1169.663                          

 Data required time                                               1169.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1169.663                          
 Data arrival time                                                1006.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.592                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_up/led_inst/state_3/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.183
  Launch Clock Delay      :  3.733
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    1000.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    1000.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1001.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372    1001.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646    1002.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1002.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.420    1003.733         ntclkbufg_2      
 CLMA_30_148/CLK                                                           r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_30_148/Q0                    tco                   0.200    1003.933 r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.503    1004.436         led_top_up/led_inst/finisho
 CLMA_42_152/Y0                    td                    0.216    1004.652 r       led_top_up/led_inst/N88_0_3/gateop_perm/Z
                                   net (fanout=7)        0.587    1005.239         led_top_up/led_inst/N88
 CLMA_38_128/Y0                    td                    0.216    1005.455 r       led_top_up/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.616    1006.071         led_top_up/led_inst/N94
 CLMA_42_149/CE                                                            r       led_top_up/led_inst/state_3/opit_0_L5Q_perm/CE

 Data arrival time                                                1006.071         Logic Levels: 2  
                                                                                   Logic: 0.632ns(27.032%), Route: 1.706ns(72.968%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1166.662    1166.662 r                        
 B5                                                      0.000    1166.662 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1166.755         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1167.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1167.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1167.527 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1167.776         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319    1168.095 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1168.646         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1168.646 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.199    1169.845         ntclkbufg_4      
 CLMA_42_149/CLK                                                           r       led_top_up/led_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181    1170.026                          
 clock uncertainty                                      -0.150    1169.876                          

 Setup time                                             -0.213    1169.663                          

 Data required time                                               1169.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1169.663                          
 Data arrival time                                                1006.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.592                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  3.744
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    1000.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    1000.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1001.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372    1001.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646    1002.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1002.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.431    1003.744         ntclkbufg_2      
 CLMA_82_32/CLK                                                            r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_82_32/Q0                     tco                   0.200    1003.944 r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.352    1004.296         led_top_down/led_inst/finisho
 CLMA_82_36/Y1                     td                    0.212    1004.508 r       led_top_down/led_inst/N88_0_3/gateop_perm/Z
                                   net (fanout=7)        0.462    1004.970         led_top_down/led_inst/N88
 CLMA_86_48/Y0                     td                    0.125    1005.095 r       led_top_down/led_inst/N94_5/gateop_perm/Z
                                   net (fanout=4)        0.706    1005.801         led_top_down/led_inst/N94
 CLMA_70_36/CE                                                             r       led_top_down/led_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                1005.801         Logic Levels: 2  
                                                                                   Logic: 0.537ns(26.106%), Route: 1.520ns(73.894%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1166.662    1166.662 r                        
 B5                                                      0.000    1166.662 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1166.755         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1167.489 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1167.489         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1167.527 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1167.776         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319    1168.095 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1168.646         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1168.646 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.209    1169.855         ntclkbufg_4      
 CLMA_70_36/CLK                                                            r       led_top_down/led_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181    1170.036                          
 clock uncertainty                                      -0.150    1169.886                          

 Setup time                                             -0.213    1169.673                          

 Data required time                                               1169.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1169.673                          
 Data arrival time                                                1005.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       163.872                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/small_counter[0]/opit_0_L5Q_perm/L4
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  3.186
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.203       3.186         ntclkbufg_2      
 CLMA_58_300/CLK                                                           r       led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_58_300/Q0                    tco                   0.186       3.372 r       led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.457       3.829         led_top_right/led_inst/finisho
 CLMA_58_296/B4                                                            r       led_top_right/led_inst/small_counter[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.829         Logic Levels: 0  
                                                                                   Logic: 0.186ns(28.927%), Route: 0.457ns(71.073%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.421       3.736         ntclkbufg_4      
 CLMA_58_296/CLK                                                           r       led_top_right/led_inst/small_counter[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181       3.555                          
 clock uncertainty                                       0.150       3.705                          

 Hold time                                              -0.037       3.668                          

 Data required time                                                  3.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.668                          
 Data arrival time                                                   3.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_up/led_inst/small_counter[0]/opit_0_L5Q_perm/L1
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.734
  Launch Clock Delay      :  3.192
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.209       3.192         ntclkbufg_2      
 CLMA_30_148/CLK                                                           r       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_30_148/Q0                    tco                   0.185       3.377 f       led_top_up/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.487       3.864         led_top_up/led_inst/finisho
 CLMA_42_141/B1                                                            f       led_top_up/led_inst/small_counter[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.185ns(27.530%), Route: 0.487ns(72.470%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.419       3.734         ntclkbufg_4      
 CLMA_42_141/CLK                                                           r       led_top_up/led_inst/small_counter[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181       3.553                          
 clock uncertainty                                       0.150       3.703                          

 Hold time                                              -0.089       3.614                          

 Data required time                                                  3.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.614                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/state_1/opit_0_L5Q_perm/L4
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.220       3.203         ntclkbufg_2      
 CLMA_82_32/CLK                                                            r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK

 CLMA_82_32/Q0                     tco                   0.185       3.388 f       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.558       3.946         led_top_down/led_inst/finisho
 CLMA_86_48/B4                                                             f       led_top_down/led_inst/state_1/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.946         Logic Levels: 0  
                                                                                   Logic: 0.185ns(24.899%), Route: 0.558ns(75.101%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000       2.315 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.410       3.725         ntclkbufg_4      
 CLMA_86_48/CLK                                                            r       led_top_down/led_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181       3.544                          
 clock uncertainty                                       0.150       3.694                          

 Hold time                                              -0.045       3.649                          

 Data required time                                                  3.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.649                          
 Data arrival time                                                   3.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.750
  Clock Pessimism Removal :  0.330
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.437       3.750         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.200       3.950 r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.485       4.435         led_top_left/led_inst/outputdata_inst/counter [8]
 CLMS_38_105/Y0                    td                    0.216       4.651 r       led_top_left/led_inst/outputdata_inst/N116_8/gateop_perm/Z
                                   net (fanout=2)        0.341       4.992         led_top_left/led_inst/outputdata_inst/_N26655
 CLMA_42_105/Y3                    td                    0.177       5.169 f       led_top_left/led_inst/outputdata_inst/N130_13/gateop_perm/Z
                                   net (fanout=15)       2.614       7.783         led_top_left/led_inst/outputdata_inst/N130
 CLMA_86_296/Y3                    td                    0.160       7.943 r       led_top_left/led_inst/outputdata_inst/state_fsm_8_0/gateop_perm[3:0]/Z
                                   net (fanout=1)        0.345       8.288         led_top_left/led_inst/outputdata_inst/_N25788
 CLMA_86_304/Y0                    td                    0.125       8.413 r       led_top_left/led_inst/outputdata_inst/N157_3/gateop_perm/Z
                                   net (fanout=3)        0.313       8.726         led_top_left/led_inst/outputdata_inst/N157
 CLMA_86_296/CECO                  td                    0.090       8.816 r       led_top_left/led_inst/outputdata_inst/state_4/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.816         ntR334           
 CLMA_86_300/CECO                  td                    0.000       8.816 r       led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.816         ntR333           
 CLMA_86_304/CECI                                                          r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.816         Logic Levels: 6  
                                                                                   Logic: 0.968ns(19.108%), Route: 4.098ns(80.892%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     500.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     500.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     501.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     501.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     501.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     501.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.211     503.194         ntclkbufg_2      
 CLMA_86_304/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.330     503.524                          
 clock uncertainty                                      -0.150     503.374                          

 Setup time                                             -0.223     503.151                          

 Data required time                                                503.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.151                          
 Data arrival time                                                   8.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.335                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.199
  Launch Clock Delay      :  3.750
  Clock Pessimism Removal :  0.330
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.437       3.750         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.200       3.950 r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.485       4.435         led_top_left/led_inst/outputdata_inst/counter [8]
 CLMS_38_105/Y0                    td                    0.216       4.651 r       led_top_left/led_inst/outputdata_inst/N116_8/gateop_perm/Z
                                   net (fanout=2)        0.341       4.992         led_top_left/led_inst/outputdata_inst/_N26655
 CLMA_42_105/Y3                    td                    0.177       5.169 f       led_top_left/led_inst/outputdata_inst/N130_13/gateop_perm/Z
                                   net (fanout=15)       2.614       7.783         led_top_left/led_inst/outputdata_inst/N130
 CLMA_86_296/Y3                    td                    0.160       7.943 r       led_top_left/led_inst/outputdata_inst/state_fsm_8_0/gateop_perm[3:0]/Z
                                   net (fanout=1)        0.345       8.288         led_top_left/led_inst/outputdata_inst/_N25788
 CLMA_86_304/Y0                    td                    0.125       8.413 r       led_top_left/led_inst/outputdata_inst/N157_3/gateop_perm/Z
                                   net (fanout=3)        0.313       8.726         led_top_left/led_inst/outputdata_inst/N157
 CLMA_86_296/CECO                  td                    0.090       8.816 r       led_top_left/led_inst/outputdata_inst/state_4/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.816         ntR334           
 CLMA_86_300/CECI                                                          r       led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.816         Logic Levels: 5  
                                                                                   Logic: 0.968ns(19.108%), Route: 4.098ns(80.892%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     500.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     500.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     501.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     501.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     501.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     501.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.216     503.199         ntclkbufg_2      
 CLMA_86_300/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.330     503.529                          
 clock uncertainty                                      -0.150     503.379                          

 Setup time                                             -0.223     503.156                          

 Data required time                                                503.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.156                          
 Data arrival time                                                   8.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.340                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  3.750
  Clock Pessimism Removal :  0.330
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.437       3.750         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.200       3.950 r       led_top_left/led_inst/outputdata_inst/counter[8]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.485       4.435         led_top_left/led_inst/outputdata_inst/counter [8]
 CLMS_38_105/Y0                    td                    0.216       4.651 r       led_top_left/led_inst/outputdata_inst/N116_8/gateop_perm/Z
                                   net (fanout=2)        0.341       4.992         led_top_left/led_inst/outputdata_inst/_N26655
 CLMA_42_105/Y3                    td                    0.177       5.169 f       led_top_left/led_inst/outputdata_inst/N130_13/gateop_perm/Z
                                   net (fanout=15)       2.614       7.783         led_top_left/led_inst/outputdata_inst/N130
 CLMA_86_296/Y3                    td                    0.160       7.943 r       led_top_left/led_inst/outputdata_inst/state_fsm_8_0/gateop_perm[3:0]/Z
                                   net (fanout=1)        0.345       8.288         led_top_left/led_inst/outputdata_inst/_N25788
 CLMA_86_304/Y0                    td                    0.125       8.413 r       led_top_left/led_inst/outputdata_inst/N157_3/gateop_perm/Z
                                   net (fanout=3)        0.313       8.726         led_top_left/led_inst/outputdata_inst/N157
 CLMA_86_296/CE                                                            r       led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.726         Logic Levels: 4  
                                                                                   Logic: 0.878ns(17.645%), Route: 4.098ns(82.355%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     500.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     500.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     501.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     501.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     501.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     501.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.220     503.203         ntclkbufg_2      
 CLMA_86_296/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.330     503.533                          
 clock uncertainty                                      -0.150     503.383                          

 Setup time                                             -0.213     503.170                          

 Data required time                                                503.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.170                          
 Data arrival time                                                   8.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       494.444                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/L4
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.747
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.211       3.194         ntclkbufg_2      
 CLMA_86_304/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK

 CLMA_86_304/Q1                    tco                   0.185       3.379 f       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.107       3.486         led_top_left/led_inst/outputdata_inst/state_1
 CLMA_86_296/B4                                                            f       led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.486         Logic Levels: 0  
                                                                                   Logic: 0.185ns(63.356%), Route: 0.107ns(36.644%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.434       3.747         ntclkbufg_2      
 CLMA_86_296/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_2/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       3.231                          
 clock uncertainty                                       0.000       3.231                          

 Hold time                                              -0.045       3.186                          

 Data required time                                                  3.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.186                          
 Data arrival time                                                   3.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/outputdata_inst/counter[2]/opit_0_L5Q_perm/L0
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.769
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.330
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.252       3.235         ntclkbufg_2      
 CLMA_78_344/CLK                                                           r       led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/CLK

 CLMA_78_344/Q3                    tco                   0.185       3.420 f       led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/Q
                                   net (fanout=15)       0.302       3.722         led_top_right/led_inst/outputdata_inst/counter [5]
 CLMA_86_340/C0                                                            f       led_top_right/led_inst/outputdata_inst/counter[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.722         Logic Levels: 0  
                                                                                   Logic: 0.185ns(37.988%), Route: 0.302ns(62.012%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.456       3.769         ntclkbufg_2      
 CLMA_86_340/CLK                                                           r       led_top_right/led_inst/outputdata_inst/counter[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.330       3.439                          
 clock uncertainty                                       0.000       3.439                          

 Hold time                                              -0.065       3.374                          

 Data required time                                                  3.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.374                          
 Data arrival time                                                   3.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/outputdata_inst/counter[7]/opit_0_L5Q_perm/L0
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.330
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       1.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.252       3.235         ntclkbufg_2      
 CLMA_78_344/CLK                                                           r       led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/CLK

 CLMA_78_344/Q3                    tco                   0.185       3.420 f       led_top_right/led_inst/outputdata_inst/counter[5]/opit_0_L5Q_perm/Q
                                   net (fanout=15)       0.314       3.734         led_top_right/led_inst/outputdata_inst/counter [5]
 CLMA_86_348/A0                                                            f       led_top_right/led_inst/outputdata_inst/counter[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.734         Logic Levels: 0  
                                                                                   Logic: 0.185ns(37.074%), Route: 0.314ns(62.926%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.465       3.778         ntclkbufg_2      
 CLMA_86_348/CLK                                                           r       led_top_right/led_inst/outputdata_inst/counter[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.330       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                              -0.065       3.383                          

 Data required time                                                  3.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.383                          
 Data arrival time                                                   3.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/L3
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  3.750
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       333.332     333.332 r                        
 B5                                                      0.000     333.332 r       sys_clk (port)   
                                   net (fanout=1)        0.093     333.425         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     334.284 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     334.284         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     334.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298     334.627         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374     335.001 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646     335.647         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     335.647 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.435     337.082         ntclkbufg_4      
 CLMA_82_29/CLK                                                            r       led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.200     337.282 r       led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.414     338.696         led_top_down/led_inst/pixel_out_on_wire
 CLMA_82_32/A3                                                             r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/L3

 Data arrival time                                                 338.696         Logic Levels: 0  
                                                                                   Logic: 0.200ns(12.392%), Route: 1.414ns(87.608%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     500.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     500.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     501.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     501.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     501.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     501.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.220     503.203         ntclkbufg_2      
 CLMA_82_32/CLK                                                            r       led_top_down/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181     503.384                          
 clock uncertainty                                      -0.150     503.234                          

 Setup time                                             -0.212     503.022                          

 Data required time                                                503.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.022                          
 Data arrival time                                                 338.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.326                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/L2
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.186
  Launch Clock Delay      :  3.728
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       333.332     333.332 r                        
 B5                                                      0.000     333.332 r       sys_clk (port)   
                                   net (fanout=1)        0.093     333.425         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     334.284 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     334.284         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     334.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298     334.627         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374     335.001 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646     335.647         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     335.647 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.413     337.060         ntclkbufg_4      
 CLMS_54_301/CLK                                                           r       led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMS_54_301/Q1                    tco                   0.198     337.258 f       led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        1.271     338.529         led_top_right/led_inst/pixel_out_on_wire
 CLMA_58_300/A2                                                            f       led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/L2

 Data arrival time                                                 338.529         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.479%), Route: 1.271ns(86.521%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     500.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     500.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     501.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     501.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     501.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     501.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.203     503.186         ntclkbufg_2      
 CLMA_58_300/CLK                                                           r       led_top_right/led_inst/outputdata_inst/finish/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181     503.367                          
 clock uncertainty                                      -0.150     503.217                          

 Setup time                                             -0.215     503.002                          

 Data required time                                                503.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.002                          
 Data arrival time                                                 338.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.473                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CE
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.742
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       333.332     333.332 r                        
 B5                                                      0.000     333.332 r       sys_clk (port)   
                                   net (fanout=1)        0.093     333.425         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     334.284 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     334.284         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     334.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298     334.627         _N2              
 PLL_82_319/CLK_OUT1               td                    0.374     335.001 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646     335.647         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000     335.647 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.427     337.074         ntclkbufg_4      
 CLMS_94_321/CLK                                                           r       led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMS_94_321/Q0                    tco                   0.200     337.274 r       led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.606     337.880         led_top_left/led_inst/pixel_out_on_wire
 CLMA_86_304/Y0                    td                    0.163     338.043 r       led_top_left/led_inst/outputdata_inst/N157_3/gateop_perm/Z
                                   net (fanout=3)        0.313     338.356         led_top_left/led_inst/outputdata_inst/N157
 CLMA_86_296/CECO                  td                    0.090     338.446 r       led_top_left/led_inst/outputdata_inst/state_4/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000     338.446         ntR334           
 CLMA_86_300/CECO                  td                    0.000     338.446 r       led_top_left/led_inst/outputdata_inst/state_3/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000     338.446         ntR333           
 CLMA_86_304/CECI                                                          r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CE

 Data arrival time                                                 338.446         Logic Levels: 3  
                                                                                   Logic: 0.453ns(33.017%), Route: 0.919ns(66.983%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       500.000     500.000 r                        
 B5                                                      0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     500.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     500.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     501.114         _N2              
 PLL_82_319/CLK_OUT0               td                    0.318     501.432 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     501.983         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000     501.983 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.211     503.194         ntclkbufg_2      
 CLMA_86_304/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181     503.375                          
 clock uncertainty                                      -0.150     503.225                          

 Setup time                                             -0.223     503.002                          

 Data required time                                                503.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.002                          
 Data arrival time                                                 338.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       164.556                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_right/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L1
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.732
  Launch Clock Delay      :  3.183
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1499.994    1499.994 r                        
 B5                                                      0.000    1499.994 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.087         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1500.821 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.821         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1500.859 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1501.108         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319    1501.427 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1501.978         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1501.978 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.199    1503.177         ntclkbufg_4      
 CLMS_54_301/CLK                                                           r       led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMS_54_301/Q1                    tco                   0.185    1503.362 f       led_top_right/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.375    1503.737         led_top_right/led_inst/pixel_out_on_wire
 CLMA_66_304/C1                                                            f       led_top_right/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L1

 Data arrival time                                                1503.737         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.036%), Route: 0.375ns(66.964%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1500.000    1500.000 r                        
 B5                                                      0.000    1500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    1500.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    1500.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1501.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372    1501.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646    1502.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1502.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.419    1503.732         ntclkbufg_2      
 CLMA_66_304/CLK                                                           r       led_top_right/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181    1503.551                          
 clock uncertainty                                       0.150    1503.701                          

 Hold time                                              -0.089    1503.612                          

 Data required time                                               1503.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1503.612                          
 Data arrival time                                                1503.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_down/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L4
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.744
  Launch Clock Delay      :  3.208
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1499.994    1499.994 r                        
 B5                                                      0.000    1499.994 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.087         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1500.821 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.821         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1500.859 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1501.108         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319    1501.427 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1501.978         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1501.978 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.224    1503.202         ntclkbufg_4      
 CLMA_82_29/CLK                                                            r       led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMA_82_29/Q0                     tco                   0.185    1503.387 f       led_top_down/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.464    1503.851         led_top_down/led_inst/pixel_out_on_wire
 CLMA_98_20/A4                                                             f       led_top_down/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L4

 Data arrival time                                                1503.851         Logic Levels: 0  
                                                                                   Logic: 0.185ns(28.505%), Route: 0.464ns(71.495%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1500.000    1500.000 r                        
 B5                                                      0.000    1500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    1500.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    1500.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1501.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372    1501.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646    1502.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1502.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.431    1503.744         ntclkbufg_2      
 CLMA_98_20/CLK                                                            r       led_top_down/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181    1503.563                          
 clock uncertainty                                       0.150    1503.713                          

 Hold time                                              -0.043    1503.670                          

 Data required time                                               1503.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1503.670                          
 Data arrival time                                                1503.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK
Endpoint    : led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L3
Path Group  : top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  3.197
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1499.994    1499.994 r                        
 B5                                                      0.000    1499.994 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.087         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    1500.821 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.821         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    1500.859 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1501.108         _N2              
 PLL_82_319/CLK_OUT1               td                    0.319    1501.427 r       led_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551    1501.978         clk_out2         
 USCM_74_105/CLK_USCM              td                    0.000    1501.978 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=248)      1.213    1503.191         ntclkbufg_4      
 CLMS_94_321/CLK                                                           r       led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/CLK

 CLMS_94_321/Q0                    tco                   0.185    1503.376 f       led_top_left/led_inst/pixel_out_on/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.403    1503.779         led_top_left/led_inst/pixel_out_on_wire
 CLMA_86_304/B3                                                            f       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/L3

 Data arrival time                                                1503.779         Logic Levels: 0  
                                                                                   Logic: 0.185ns(31.463%), Route: 0.403ns(68.537%)
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1500.000    1500.000 r                        
 B5                                                      0.000    1500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    1500.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    1500.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1500.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    1500.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1501.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372    1501.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646    1502.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000    1502.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.425    1503.738         ntclkbufg_2      
 CLMA_86_304/CLK                                                           r       led_top_left/led_inst/outputdata_inst/state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181    1503.557                          
 clock uncertainty                                       0.150    1503.707                          

 Hold time                                              -0.133    1503.574                          

 Data required time                                               1503.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1503.574                          
 Data arrival time                                                1503.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : led_top_right/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK
Endpoint    : signal4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.463       3.776         ntclkbufg_2      
 CLMA_78_340/CLK                                                           r       led_top_right/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK

 CLMA_78_340/Q0                    tco                   0.198       3.974 f       led_top_right/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.809       6.783         nt_signal4       
 IOL_151_174/DO                    td                    0.078       6.861 f       signal4_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.861         signal4_obuf/ntO 
 IOBD_152_174/PAD                  td                    1.813       8.674 f       signal4_obuf/opit_0/O
                                   net (fanout=1)        0.062       8.736         signal4          
 J18                                                                       f       signal4 (port)   

 Data arrival time                                                   8.736         Logic Levels: 2  
                                                                                   Logic: 2.089ns(42.117%), Route: 2.871ns(57.883%)
====================================================================================================

====================================================================================================

Startpoint  : led_top_down/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK
Endpoint    : signal2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.414       3.727         ntclkbufg_2      
 CLMA_118_21/CLK                                                           r       led_top_down/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK

 CLMA_118_21/Q0                    tco                   0.198       3.925 f       led_top_down/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.300       6.225         nt_signal2       
 IOL_151_210/DO                    td                    0.078       6.303 f       signal2_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.303         signal2_obuf/ntO 
 IOBD_152_210/PAD                  td                    1.813       8.116 f       signal2_obuf/opit_0/O
                                   net (fanout=1)        0.026       8.142         signal2          
 J15                                                                       f       signal2 (port)   

 Data arrival time                                                   8.142         Logic Levels: 2  
                                                                                   Logic: 2.089ns(47.316%), Route: 2.326ns(52.684%)
====================================================================================================

====================================================================================================

Startpoint  : led_top_up/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK
Endpoint    : signal1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N2              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       led_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         clk_out1         
 USCM_74_106/CLK_USCM              td                    0.000       2.313 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=140)      1.432       3.745         ntclkbufg_2      
 CLMA_42_241/CLK                                                           r       led_top_up/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/CLK

 CLMA_42_241/Q0                    tco                   0.198       3.943 f       led_top_up/led_inst/outputdata_inst/outputbuffer/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.975       5.918         nt_signal1       
 IOL_151_209/DO                    td                    0.078       5.996 f       signal1_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.996         signal1_obuf/ntO 
 IOBR_152_209/PAD                  td                    1.813       7.809 f       signal1_obuf/opit_0/O
                                   net (fanout=1)        0.029       7.838         signal1          
 J14                                                                       f       signal1 (port)   

 Data arrival time                                                   7.838         Logic Levels: 2  
                                                                                   Logic: 2.089ns(51.038%), Route: 2.004ns(48.962%)
====================================================================================================

====================================================================================================

Startpoint  : B_data_input[4] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calR[4]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L14                                                     0.000       0.000 r       B_data_input[4] (port)
                                   net (fanout=1)        0.035       0.035         B_data_input[4]  
 IOBS_152_129/DIN                  td                    0.734       0.769 r       B_data_input_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.769         B_data_input_ibuf[4]/ntD
 IOL_151_129/RX_DATA_DD            td                    0.066       0.835 r       B_data_input_ibuf[4]/opit_1/OUT
                                   net (fanout=3)        0.475       1.310         nt_B_data_input[4]
 CLMA_126_116/A1                                                           r       hdmi_input_inst/block_re_ch1/data_calR[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.310         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.069%), Route: 0.510ns(38.931%)
====================================================================================================

====================================================================================================

Startpoint  : B_data_input[5] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calR[5]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       B_data_input[5] (port)
                                   net (fanout=1)        0.045       0.045         B_data_input[5]  
 IOBS_152_145/DIN                  td                    0.734       0.779 r       B_data_input_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.779         B_data_input_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.066       0.845 r       B_data_input_ibuf[5]/opit_1/OUT
                                   net (fanout=3)        0.578       1.423         nt_B_data_input[5]
 CLMA_126_116/B3                                                           r       hdmi_input_inst/block_re_ch1/data_calR[5]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.423         Logic Levels: 2  
                                                                                   Logic: 0.800ns(56.219%), Route: 0.623ns(43.781%)
====================================================================================================

====================================================================================================

Startpoint  : B_data_input[6] (port)
Endpoint    : hdmi_input_inst/block_re_ch1/data_calR[6]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       B_data_input[6] (port)
                                   net (fanout=1)        0.051       0.051         B_data_input[6]  
 IOBD_152_146/DIN                  td                    0.734       0.785 r       B_data_input_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.785         B_data_input_ibuf[6]/ntD
 IOL_151_146/RX_DATA_DD            td                    0.066       0.851 r       B_data_input_ibuf[6]/opit_1/OUT
                                   net (fanout=3)        0.572       1.423         nt_B_data_input[6]
 CLMA_126_116/C1                                                           r       hdmi_input_inst/block_re_ch1/data_calR[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.423         Logic Levels: 2  
                                                                                   Logic: 0.800ns(56.219%), Route: 0.623ns(43.781%)
====================================================================================================

{top|hdmi_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.700     500.000         0.300           High Pulse Width  CLMA_90_145/CLK         hdmi_input_inst/block_re_ch1/channel/opit_0/CLK
 499.700     500.000         0.300           Low Pulse Width   CLMA_90_145/CLK         hdmi_input_inst/block_re_ch1/channel/opit_0/CLK
 499.700     500.000         0.300           High Pulse Width  CLMA_98_112/CLK         hdmi_input_inst/block_re_ch1/col_counter[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.700     500.000         0.300           High Pulse Width  CLMA_90_213/CLK         block_reset/opit_0_inv_L5Q_perm/CLK
 499.700     500.000         0.300           Low Pulse Width   CLMA_90_213/CLK         block_reset/opit_0_inv_L5Q_perm/CLK
 499.700     500.000         0.300           High Pulse Width  CLMA_94_212/CLK         reset_counter[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{top|hdmi_clk|instance_name/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 249.100     250.000         0.900           Low Pulse Width   CLMS_26_97/CLK          hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_0/gateop_inv/WCLK
 249.100     250.000         0.900           High Pulse Width  CLMS_26_97/CLK          hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_0/gateop_inv/WCLK
 249.100     250.000         0.900           High Pulse Width  CLMS_66_225/CLK         hdmi_input_inst/regester_inst/your_instance_name/u_ipm_distributed_sdpram_G_re/mem_0_1/gateop_inv/WCLK
====================================================================================================

{top|sys_clk|led_clk/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 83.033      83.333          0.300           High Pulse Width  CLMA_82_24/CLK          led_top_down/collect_inst/chosen_data_reg[0]/opit_0_MUX32TO1Q/CLK
 83.033      83.333          0.300           Low Pulse Width   CLMA_82_24/CLK          led_top_down/collect_inst/chosen_data_reg[0]/opit_0_MUX32TO1Q/CLK
 83.033      83.333          0.300           High Pulse Width  CLMA_58_36/CLK          led_top_down/collect_inst/chosen_data_reg[1]/opit_0_MUX32TO1Q/CLK
====================================================================================================

{top|sys_clk|led_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 249.700     250.000         0.300           High Pulse Width  CLMA_90_25/CLK          led_top_down/led_inst/outputdata_inst/addr_change/opit_0_L5Q_perm/CLK
 249.700     250.000         0.300           Low Pulse Width   CLMA_90_25/CLK          led_top_down/led_inst/outputdata_inst/addr_change/opit_0_L5Q_perm/CLK
 249.700     250.000         0.300           High Pulse Width  CLMA_94_20/CLK          led_top_down/led_inst/outputdata_inst/addr_counter[0]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------+
| Type       | File Name                                   
+-----------------------------------------------------------+
| Input      | D:/hdmi_final/place_route/top_pnr.adf       
| Output     | D:/hdmi_final/report_timing/top_rtp.adf     
|            | D:/hdmi_final/report_timing/top.rtr         
+-----------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 475,295,744 bytes
Total CPU  time to report_timing completion : 5.063 sec
Total real time to report_timing completion : 6.000 sec
