<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDDFR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">EDDFR, External Debug Feature Register</h1><p>The EDDFR characteristics are:</p><h2>Purpose</h2>
        <p>Provides top level information about the debug system.</p>

      
        <div class="note"><span class="note-header">Note</span><p>Debuggers must use <a href="ext-eddevarch.html">EDDEVARCH</a> to determine the Debug architecture version.</p></div>
      
        <p>For general information about the interpretation of the ID registers, see <span class="xref">'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>
      <h2>Configuration</h2><p>
        It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether EDDFR is implemented in the Core power domain or in the Debug power domain.
      </p><h2>Attributes</h2>
            <p>EDDFR is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The EDDFR bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="20"><a href="#0_63">RES0</a></td><td class="lr" colspan="4"><a href="#TraceFilt_43">TraceFilt</a></td><td class="lr" colspan="8"><a href="#UNKNOWN_39">UNKNOWN</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#CTX_CMPs_31">CTX_CMPs</a></td><td class="lr" colspan="4"><a href="#0_27">RES0</a></td><td class="lr" colspan="4"><a href="#WRPs_23">WRPs</a></td><td class="lr" colspan="4"><a href="#0_19">RES0</a></td><td class="lr" colspan="4"><a href="#BRPs_15">BRPs</a></td><td class="lr" colspan="4"><a href="#PMUVer_11">PMUVer</a></td><td class="lr" colspan="4"><a href="#TraceVer_7">TraceVer</a></td><td class="lr" colspan="4"><a href="#UNKNOWN_3">UNKNOWN</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:44]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="TraceFilt_43">TraceFilt, bits [43:40]
                  <div style="font-size:smaller;"><br />From Armv8.4:
                </div></h4>
          
  <p>Armv8.4 Self-hosted Trace Extension version. The defined values of this field are:</p>

        <table class="valuetable"><tr><th>TraceFilt</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Armv8.4 Self-hosted Trace Extension is not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Armv8.4 Self-hosted Trace Extension is implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>

            <h4 id="0_43"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="UNKNOWN_39">
                Bits [39:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">UNKNOWN</span>.</p>
        <h4 id="CTX_CMPs_31">CTX_CMPs, bits [31:28]
                  </h4>
          
  <p>Number of breakpoints that are context-aware, minus 1. These are the highest numbered breakpoints.</p>
<p>In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.CTX_CMPs.</p>

        <h4 id="0_27">
                Bits [27:24]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WRPs_23">WRPs, bits [23:20]
                  </h4>
          
  <p>Number of watchpoints, minus 1. The value of <span class="binarynumber">0b0000</span> is reserved.</p>
<p>In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.WRPs.</p>

        <h4 id="0_19">
                Bits [19:16]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="BRPs_15">BRPs, bits [15:12]
                  </h4>
          
  <p>Number of breakpoints, minus 1. The value of <span class="binarynumber">0b0000</span> is reserved.</p>
<p>In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.BRPs.</p>

        <h4 id="PMUVer_11">PMUVer, bits [11:8]
                  </h4>
          
  <p>Performance Monitors Extension version.</p>
<p>This field does not follow the standard ID scheme, but uses the Alternative ID scheme described in <span class="xref">'Alternative ID scheme used for the Performance Monitors Extension version' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.1.4</span>.</p>
<p>Defined values are:</p>

        <table class="valuetable"><tr><th>PMUVer</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>Performance Monitors Extension not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>Performance Monitors Extension implemented, PMUv3.</p>
</td></tr><tr><td class="bitfield">0b0100</td><td>
  <p>PMUv3 for Armv8.1. As <span class="binarynumber">0b0001</span>, and also includes support for:</p>
<ul>
<li>Extended 16-bit <a href="ext-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.evtCount field.
</li><li>If EL2 is implemented, the <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMD control bit.
</li></ul>
</td></tr><tr><td class="bitfield">0b0101</td><td>
  <p>PMUv3 for Armv8.4. As <span class="binarynumber">0b0100</span> and also includes support for the <a href="ext-pmmir.html">PMMIR</a> register.</p>
</td></tr><tr><td class="bitfield">0b0110</td><td>
  <p>PMUv3 for Armv8.5. As <span class="binarynumber">0b0101</span> and also includes support for:</p>
<ul>
<li>64-bit event counters.
</li><li>If EL2 is implemented, the <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HCCD control bit.
</li><li>If EL3 is implemented, the <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.SCCD control bit.
</li></ul>
</td></tr><tr><td class="bitfield">0b1111</td><td>
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> form of performance monitors supported, PMUv3 not supported. Arm does not recommend this value in new implementations.</p>
</td></tr></table>
              
  <p><span class="xref">ARMv8.1-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0100</span>.</p>
<p><span class="xref">ARMv8.4-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0101</span>.</p>
<p><span class="xref">ARMv8.5-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0110</span>.</p>
<p>All other values are reserved.</p>
<p>From Armv8.1, the value <span class="binarynumber">0b0001</span> is not permitted.</p>
<p>From Armv8.4, the value <span class="binarynumber">0b0100</span> is not permitted.</p>
<p>From Armv8.5, the value <span class="binarynumber">0b0101</span> is not permitted.</p>
<p>In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.PMUVer.</p>

            <h4 id="TraceVer_7">TraceVer, bits [7:4]
                  </h4>
          
  <p>Trace support. Indicates whether System register interface to a PE trace unit is implemented. Defined values are:</p>

        <table class="valuetable"><tr><th>TraceVer</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>PE trace unit System registers not implemented.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>PE trace unit System registers implemented.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>
<p>A value of <span class="binarynumber">0b0000</span> only indicates that no System register interface to a PE trace unit is implemented. A PE trace unit might nevertheless be implemented without a System register interface.</p>
<p>In an Armv8-A implementation that supports AArch64 state in at least one Exception level, this field returns the value of <a href="AArch64-id_aa64dfr0_el1.html">ID_AA64DFR0_EL1</a>.TraceVer.</p>

            <h4 id="UNKNOWN_3">
                Bits [3:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">UNKNOWN</span>.</p>
        <div class="text_after_fields">
    
  

    </div><h2>Accessing the EDDFR</h2><h4>EDDFR can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th><th>Range</th></tr><tr><td>Debug</td><td><span class="hexnumber">0xD28</span></td><td>EDDFR</td><td>31:0</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered() and !DoubleLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register are <span class="access_level">IMPDEF</span>.
          </li></ul><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th><th>Range</th></tr><tr><td>Debug</td><td><span class="hexnumber">0xD2C</span></td><td>EDDFR</td><td>63:32</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered() and !DoubleLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register are <span class="access_level">IMPDEF</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
