module TopModule(
    input clk,
    input areset,
    input in,
    output reg out
);

    // State encoding
    localparam A = 1'b0;
    localparam B = 1'b1;

    reg state;

    always @(posedge clk or posedge areset) begin
        if (areset) begin
            state <= B;
            out <= B;
        end else begin
            // Next state logic embedded
            case(state)
                B: state <= (in == 1'b0) ? A : B;
                A: state <= (in == 1'b0) ? B : A;
                default: state <= B;
            endcase
            out <= state; // Output reflects current state (Moore output)
        end
    end

endmodule