var searchData=
[
  ['par',['PAR',['../struct_d_m_a___stream___type_def.html#adbeac1d47cb85ab52dac71d520273947',1,'DMA_Stream_TypeDef']]],
  ['parentfsmountpointinode',['parentFsMountpointInode',['../classmiosix_1_1_filesystem_base.html#ab664739c4610f7c25416a1a7678cd73a',1,'miosix::FilesystemBase']]],
  ['parity',['Parity',['../class_serial_options.html#af3761748c70f9d31c7c9f9368e15bf24',1,'SerialOptions']]],
  ['patt2',['PATT2',['../struct_f_s_m_c___bank2___type_def.html#a9b2c273e4b84f24efbd731bd4ba76a84',1,'FSMC_Bank2_TypeDef']]],
  ['patt3',['PATT3',['../struct_f_s_m_c___bank3___type_def.html#a0cbf1b4647f98914238202828de47416',1,'FSMC_Bank3_TypeDef']]],
  ['patt4',['PATT4',['../struct_f_s_m_c___bank4___type_def.html#a4cccc7802b573135311cc38e7f247ff5',1,'FSMC_Bank4_TypeDef']]],
  ['pause',['pause',['../class_pedometer.html#a81c83bde8af270c3596ffc08f256cf65',1,'Pedometer']]],
  ['pause_5fkernel_5fnesting',['PAUSE_KERNEL_NESTING',['../namespacemiosix.html#ac0146189e7df18439dc2f4103f07cfe8aba75de60056149f80f47ed9b2249fdf2',1,'miosix']]],
  ['pausekernel',['pauseKernel',['../group___kernel.html#ga730c9359f8069cb2f785501ea763eb43',1,'miosix']]],
  ['pausekernellock',['PauseKernelLock',['../classmiosix_1_1_pause_kernel_lock.html#a6666bc670b9eb36ce7797b9b231e4bf8',1,'miosix::PauseKernelLock']]],
  ['pausekernellock',['PauseKernelLock',['../classmiosix_1_1_pause_kernel_lock.html',1,'miosix']]],
  ['pcr2',['PCR2',['../struct_f_s_m_c___bank2___type_def.html#ad1eabc89a4eadb5cc6a42c1e39a39ff8',1,'FSMC_Bank2_TypeDef']]],
  ['pcr3',['PCR3',['../struct_f_s_m_c___bank3___type_def.html#a1f772e1028641cab7b923bf02115b919',1,'FSMC_Bank3_TypeDef']]],
  ['pcr4',['PCR4',['../struct_f_s_m_c___bank4___type_def.html#a0470b5bbb53e9f1bbde09829371eb72f',1,'FSMC_Bank4_TypeDef']]],
  ['pdkeyr',['PDKEYR',['../struct_f_l_a_s_h___type_def.html#a17d6fcde53db4cb932b3fbfe08235b31',1,'FLASH_TypeDef']]],
  ['pecr',['PECR',['../struct_f_l_a_s_h___type_def.html#a58afa3377dd5f4ffa93eb3da4c653cba',1,'FLASH_TypeDef']]],
  ['pedometer',['Pedometer',['../class_pedometer.html',1,'']]],
  ['pekeyr',['PEKEYR',['../struct_f_l_a_s_h___type_def.html#a3c470f54858e246365f56e5fe4d2a618',1,'FLASH_TypeDef']]],
  ['pendsv_5firqn',['PendSV_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn():&#160;stm32f10x.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn():&#160;stm32f2xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn():&#160;stm32l1xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn():&#160;stm32f4xx.h']]],
  ['periph_5fbase',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE():&#160;stm32f10x.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE():&#160;stm32f2xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE():&#160;stm32l1xx.h'],['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE():&#160;stm32f4xx.h']]],
  ['periph_5fbb_5fbase',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE():&#160;stm32f10x.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE():&#160;stm32f2xx.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE():&#160;stm32l1xx.h'],['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE():&#160;stm32f4xx.h']]],
  ['peripheral_5fdeclaration',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5fmemory_5fmap',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['pfr',['PFR',['../struct_s_c_b___type.html#aeb36c109d2fdb4eb4d6c4dc29154d77f',1,'SCB_Type']]],
  ['pid0',['PID0',['../struct_i_t_m___type.html#ab69ade751350a7758affdfe396517535',1,'ITM_Type']]],
  ['pid1',['PID1',['../struct_i_t_m___type.html#a30e87ec6f93ecc9fe4f135ca8b068990',1,'ITM_Type']]],
  ['pid2',['PID2',['../struct_i_t_m___type.html#ae139d2e588bb382573ffcce3625a88cd',1,'ITM_Type']]],
  ['pid3',['PID3',['../struct_i_t_m___type.html#af006ee26c7e61c9a3712a80ac74a6cf3',1,'ITM_Type']]],
  ['pid4',['PID4',['../struct_i_t_m___type.html#accfc7de00b0eaba0301e8f4553f70512',1,'ITM_Type']]],
  ['pid5',['PID5',['../struct_i_t_m___type.html#a9353055ceb7024e07d59248e54502cb9',1,'ITM_Type']]],
  ['pid6',['PID6',['../struct_i_t_m___type.html#a755c0ec919e7dbb5f7ff05c8b56a3383',1,'ITM_Type']]],
  ['pid7',['PID7',['../struct_i_t_m___type.html#aa31ca6bb4b749201321b23d0dbbe0704',1,'ITM_Type']]],
  ['pin_5f0_5fclr',['pin_0_clr',['../group___hardware.html#ga0ed22ee93c03a21514f8e924e2bb4c0a',1,'bsp_impl.h']]],
  ['pin_5f0_5fread',['pin_0_read',['../group___hardware.html#ga50e5a6940e188e0fa4c83fbc2f27c207',1,'bsp_impl.h']]],
  ['pin_5f0_5fset',['pin_0_set',['../group___hardware.html#ga222a159c351bf50439a89772e143225c',1,'bsp_impl.h']]],
  ['pin_5f1_5fclr',['pin_1_clr',['../group___hardware.html#gaf672b946469f63f54cbe46830600f236',1,'bsp_impl.h']]],
  ['pin_5f1_5fread',['pin_1_read',['../group___hardware.html#gaf5709fa8a29f0546ebcc4f2f75d97acb',1,'bsp_impl.h']]],
  ['pin_5f1_5fset',['pin_1_set',['../group___hardware.html#ga4785173bcae0c293591a666ea99a9680',1,'bsp_impl.h']]],
  ['pio4',['PIO4',['../struct_f_s_m_c___bank4___type_def.html#a531ebc38c47bebfb198eafb4de24cb2a',1,'FSMC_Bank4_TypeDef']]],
  ['pkwakeup',['PKwakeup',['../classmiosix_1_1_thread.html#a88af678dc4032a5f92da12917947d881',1,'miosix::Thread']]],
  ['play',['play',['../class_player.html#a895c8c46a9862e1c424720be3aa5e7d1',1,'Player']]],
  ['player',['Player',['../class_player.html',1,'']]],
  ['pllcfgr',['PLLCFGR',['../struct_r_c_c___type_def.html#a2a7ccb4e23cb05a574f243f6278b7b26',1,'RCC_TypeDef']]],
  ['plli2scfgr',['PLLI2SCFGR',['../struct_r_c_c___type_def.html#ac3beb02dccd9131d6ce55bb29c5fa69f',1,'RCC_TypeDef']]],
  ['pmc',['PMC',['../struct_s_y_s_c_f_g___type_def.html#ab5c47c570566cb8ff9d0436c17cc9241',1,'SYSCFG_TypeDef']]],
  ['pmem2',['PMEM2',['../struct_f_s_m_c___bank2___type_def.html#a29b2b75e74520e304e31c18cf9e4a7f8',1,'FSMC_Bank2_TypeDef']]],
  ['pmem3',['PMEM3',['../struct_f_s_m_c___bank3___type_def.html#a756258d9266b1eee3455bc850107beb6',1,'FSMC_Bank3_TypeDef']]],
  ['pmem4',['PMEM4',['../struct_f_s_m_c___bank4___type_def.html#a4ed4ce751e7a8b3207bd20675b1d9085',1,'FSMC_Bank4_TypeDef']]],
  ['port',['PORT',['../struct_i_t_m___type.html#a39a41c83803bf267d48b8fe6679dc854',1,'ITM_Type::PORT()'],['../struct_i_t_m___type.html#ac76067077c6828f02f6535b8a77e9f9e',1,'ITM_Type::PORT()'],['../struct_i_t_m___type.html#a18cb4840aeebd458cd11021af153c153',1,'ITM_Type::PORT()'],['../struct_i_t_m___type.html#a98d0116d15de5f5633d34fdf594b853e',1,'ITM_Type::PORT()'],['../class_serial_device_impl.html#accf7e65a232b49d15e4e2a7e12de27bb',1,'SerialDeviceImpl::port()']]],
  ['portability_2eh',['portability.h',['../portability_8h.html',1,'']]],
  ['post',['post',['../classmiosix_1_1_event_queue.html#a9ada54bc6aebffc88fde5544c8c881c3',1,'miosix::EventQueue::post()'],['../classmiosix_1_1_fixed_event_queue.html#a8ca9a4c812f569d8cf1e27f67cf9175d',1,'miosix::FixedEventQueue::post()']]],
  ['postimpl',['postImpl',['../classmiosix_1_1_fixed_event_queue_base.html#a10b30d8d410ddc5c801142bebbbc97a1',1,'miosix::FixedEventQueueBase']]],
  ['postnonblocking',['postNonBlocking',['../classmiosix_1_1_fixed_event_queue.html#addf92b2a4f2f18057efb912f05ccf2d4',1,'miosix::FixedEventQueue']]],
  ['power',['POWER',['../struct_s_d_i_o___type_def.html#a7c156bc55f6d970a846a459d57a9e940',1,'SDIO_TypeDef']]],
  ['pr',['PR',['../struct_e_x_t_i___type_def.html#a133294b87dbe6a01e8d9584338abc39a',1,'EXTI_TypeDef::PR()'],['../struct_i_w_d_g___type_def.html#a5f2717885ff171e686e0347af9e6b68d',1,'IWDG_TypeDef::PR()']]],
  ['prer',['PRER',['../struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a',1,'RTC_TypeDef']]],
  ['prgkeyr',['PRGKEYR',['../struct_f_l_a_s_h___type_def.html#a98a43d6cc0dfca44214d5e78115e8c51',1,'FLASH_TypeDef']]],
  ['print',['print',['../classmiosix_1_1_memory_profiling.html#ad49f0f486487a4fa165883eb45ad5f4e',1,'miosix::MemoryProfiling']]],
  ['printf',['printf',['../classmiosix_1_1_lcd44780.html#a1cb9c5dfb614e13c381850dc3c1313b8',1,'miosix::Lcd44780']]],
  ['priority_5fmax',['PRIORITY_MAX',['../group___settings.html#ga8c0365b6cd111f990937319e4499962b',1,'miosix']]],
  ['propagated_5fexception',['PROPAGATED_EXCEPTION',['../namespacemiosix.html#ac0146189e7df18439dc2f4103f07cfe8a05e4098f64c514996a071e09d3f030ec',1,'miosix']]],
  ['psc',['PSC',['../struct_t_i_m___type_def.html#ad58e05db30d309608402a69d87c36505',1,'TIM_TypeDef']]],
  ['pupdr',['PUPDR',['../struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e',1,'GPIO_TypeDef']]],
  ['put',['put',['../classmiosix_1_1_queue.html#a40eac0f03500a45a6ec3a5af3e0909be',1,'miosix::Queue']]],
  ['pvd_5firqn',['PVD_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn():&#160;stm32f10x.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn():&#160;stm32f2xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn():&#160;stm32l1xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fcsbf',['PWR_CR_CSBF',['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fcwuf',['PWR_CR_CWUF',['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fdbp',['PWR_CR_DBP',['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5ffpds',['PWR_CR_FPDS',['../group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'PWR_CR_FPDS():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'PWR_CR_FPDS():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5ffwu',['PWR_CR_FWU',['../group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8',1,'stm32l1xx.h']]],
  ['pwr_5fcr_5flpds',['PWR_CR_LPDS',['../group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5flprun',['PWR_CR_LPRUN',['../group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad',1,'stm32l1xx.h']]],
  ['pwr_5fcr_5flpsdsr',['PWR_CR_LPSDSR',['../group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79',1,'stm32l1xx.h']]],
  ['pwr_5fcr_5fpdds',['PWR_CR_PDDS',['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls',['PWR_CR_PLS',['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f0',['PWR_CR_PLS_0',['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f1',['PWR_CR_PLS_1',['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f2',['PWR_CR_PLS_2',['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5f2v2',['PWR_CR_PLS_2V2',['../group___peripheral___registers___bits___definition.html#ga8d9155f3ce77fb69b829fc2f9f45b460',1,'stm32f10x.h']]],
  ['pwr_5fcr_5fpls_5f2v3',['PWR_CR_PLS_2V3',['../group___peripheral___registers___bits___definition.html#gac26a7748bef468020ea4c0b204d89e6c',1,'stm32f10x.h']]],
  ['pwr_5fcr_5fpls_5f2v4',['PWR_CR_PLS_2V4',['../group___peripheral___registers___bits___definition.html#ga4e25e407d55a33f5b77dce63d8e1bacb',1,'stm32f10x.h']]],
  ['pwr_5fcr_5fpls_5f2v5',['PWR_CR_PLS_2V5',['../group___peripheral___registers___bits___definition.html#gad7d71e9b5c0a51e9ba45feed5f759e0f',1,'stm32f10x.h']]],
  ['pwr_5fcr_5fpls_5f2v6',['PWR_CR_PLS_2V6',['../group___peripheral___registers___bits___definition.html#gacef8ac40cffdc1fa769865ae497ab979',1,'stm32f10x.h']]],
  ['pwr_5fcr_5fpls_5f2v7',['PWR_CR_PLS_2V7',['../group___peripheral___registers___bits___definition.html#gab3b9c67db5eb99dfa8651cc0d95ee6ba',1,'stm32f10x.h']]],
  ['pwr_5fcr_5fpls_5f2v8',['PWR_CR_PLS_2V8',['../group___peripheral___registers___bits___definition.html#ga95f1787c8af928f1fb2e267943d19c7c',1,'stm32f10x.h']]],
  ['pwr_5fcr_5fpls_5f2v9',['PWR_CR_PLS_2V9',['../group___peripheral___registers___bits___definition.html#gac179ee1e4ceef0c1b1b3bafe2326b047',1,'stm32f10x.h']]],
  ['pwr_5fcr_5fpls_5flev0',['PWR_CR_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev1',['PWR_CR_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev2',['PWR_CR_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev3',['PWR_CR_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev4',['PWR_CR_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev5',['PWR_CR_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev6',['PWR_CR_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpls_5flev7',['PWR_CR_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fpvde',['PWR_CR_PVDE',['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fulp',['PWR_CR_ULP',['../group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03',1,'stm32l1xx.h']]],
  ['pwr_5fcr_5fvos',['PWR_CR_VOS',['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS():&#160;stm32f4xx.h']]],
  ['pwr_5fcr_5fvos_5f0',['PWR_CR_VOS_0',['../group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'stm32l1xx.h']]],
  ['pwr_5fcr_5fvos_5f1',['PWR_CR_VOS_1',['../group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'stm32l1xx.h']]],
  ['pwr_5fcsr_5fbre',['PWR_CSR_BRE',['../group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'PWR_CSR_BRE():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'PWR_CSR_BRE():&#160;stm32f4xx.h']]],
  ['pwr_5fcsr_5fbrr',['PWR_CSR_BRR',['../group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'PWR_CSR_BRR():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'PWR_CSR_BRR():&#160;stm32f4xx.h']]],
  ['pwr_5fcsr_5fewup',['PWR_CSR_EWUP',['../group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'PWR_CSR_EWUP():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'PWR_CSR_EWUP():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'PWR_CSR_EWUP():&#160;stm32f4xx.h']]],
  ['pwr_5fcsr_5fewup1',['PWR_CSR_EWUP1',['../group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19',1,'stm32l1xx.h']]],
  ['pwr_5fcsr_5fewup2',['PWR_CSR_EWUP2',['../group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc',1,'stm32l1xx.h']]],
  ['pwr_5fcsr_5fewup3',['PWR_CSR_EWUP3',['../group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3',1,'stm32l1xx.h']]],
  ['pwr_5fcsr_5fpvdo',['PWR_CSR_PVDO',['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO():&#160;stm32f4xx.h']]],
  ['pwr_5fcsr_5freglpf',['PWR_CSR_REGLPF',['../group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7',1,'stm32l1xx.h']]],
  ['pwr_5fcsr_5fsbf',['PWR_CSR_SBF',['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF():&#160;stm32f4xx.h']]],
  ['pwr_5fcsr_5fvosf',['PWR_CSR_VOSF',['../group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1',1,'stm32l1xx.h']]],
  ['pwr_5fcsr_5fvosrdy',['PWR_CSR_VOSRDY',['../group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'stm32f4xx.h']]],
  ['pwr_5fcsr_5fvrefintrdyf',['PWR_CSR_VREFINTRDYF',['../group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba',1,'stm32l1xx.h']]],
  ['pwr_5fcsr_5fwuf',['PWR_CSR_WUF',['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF():&#160;stm32f4xx.h']]],
  ['pwr_5ftypedef',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]]
];
