<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file cal_shou_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond_3.13/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Mar 07 21:25:12 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o cal_shou_impl1.twr -gui cal_shou_impl1.ncd cal_shou_impl1.prf 
Design file:     cal_shou_impl1.ncd
Preference file: cal_shou_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_c" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   20.928MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   59.018MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 35.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.618ns  (41.5% logic, 58.5% route), 31 logic levels.

 Constraint Details:

     47.618ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.549ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOF0_DE  ---     0.585    R17C23B.FCI to     R17C23B.F0 alu_inst/SLICE_81
ROUTE         9     1.908     R17C23B.F0 to     R19C27B.B0 alu_inst/n101
C0TOFCO_DE  ---     1.023     R19C27B.B0 to    R19C27B.FCO alu_inst/SLICE_46
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI alu_inst/n13124
FCITOFCO_D  ---     0.162    R19C27C.FCI to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF0_DE  ---     0.585    R19C25D.FCI to     R19C25D.F0 alu_inst/SLICE_85
ROUTE         2     1.856     R19C25D.F0 to     R20C23C.B1 alu_inst/n1988
C1TOFCO_DE  ---     0.889     R20C23C.B1 to    R20C23C.FCO alu_inst/SLICE_65
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI alu_inst/n13074
FCITOFCO_D  ---     0.162    R20C23D.FCI to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23A.B1 n17074
C1TOFCO_DE  ---     0.889     R18C23A.B1 to    R18C23A.FCO alu_inst/SLICE_104
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI alu_inst/n13172
FCITOFCO_D  ---     0.162    R18C23B.FCI to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.618   (41.5% logic, 58.5% route), 31 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.558ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.609ns  (41.6% logic, 58.4% route), 30 logic levels.

 Constraint Details:

     47.609ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.558ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOF0_DE  ---     0.585    R17C23B.FCI to     R17C23B.F0 alu_inst/SLICE_81
ROUTE         9     1.908     R17C23B.F0 to     R19C27B.B0 alu_inst/n101
C0TOFCO_DE  ---     1.023     R19C27B.B0 to    R19C27B.FCO alu_inst/SLICE_46
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI alu_inst/n13124
FCITOFCO_D  ---     0.162    R19C27C.FCI to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF1_DE  ---     0.643    R19C25D.FCI to     R19C25D.F1 alu_inst/SLICE_85
ROUTE         2     1.817     R19C25D.F1 to     R20C23D.A0 alu_inst/n1987
C0TOFCO_DE  ---     1.023     R20C23D.A0 to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23A.B1 n17074
C1TOFCO_DE  ---     0.889     R18C23A.B1 to    R18C23A.FCO alu_inst/SLICE_104
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI alu_inst/n13172
FCITOFCO_D  ---     0.162    R18C23B.FCI to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.609   (41.6% logic, 58.4% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.577ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.590ns  (41.5% logic, 58.5% route), 30 logic levels.

 Constraint Details:

     47.590ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.577ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOF0_DE  ---     0.585    R17C23B.FCI to     R17C23B.F0 alu_inst/SLICE_81
ROUTE         9     1.908     R17C23B.F0 to     R19C27B.B0 alu_inst/n101
C0TOFCO_DE  ---     1.023     R19C27B.B0 to    R19C27B.FCO alu_inst/SLICE_46
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI alu_inst/n13124
FCITOFCO_D  ---     0.162    R19C27C.FCI to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF0_DE  ---     0.585    R19C25D.FCI to     R19C25D.F0 alu_inst/SLICE_85
ROUTE         2     1.856     R19C25D.F0 to     R20C23C.B1 alu_inst/n1988
C1TOFCO_DE  ---     0.889     R20C23C.B1 to    R20C23C.FCO alu_inst/SLICE_65
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI alu_inst/n13074
FCITOFCO_D  ---     0.162    R20C23D.FCI to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23B.B0 n17074
C0TOFCO_DE  ---     1.023     R18C23B.B0 to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.590   (41.5% logic, 58.5% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.586ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.581ns  (41.5% logic, 58.5% route), 29 logic levels.

 Constraint Details:

     47.581ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.586ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOF0_DE  ---     0.585    R17C23B.FCI to     R17C23B.F0 alu_inst/SLICE_81
ROUTE         9     1.908     R17C23B.F0 to     R19C27B.B0 alu_inst/n101
C0TOFCO_DE  ---     1.023     R19C27B.B0 to    R19C27B.FCO alu_inst/SLICE_46
ROUTE         1     0.000    R19C27B.FCO to    R19C27C.FCI alu_inst/n13124
FCITOFCO_D  ---     0.162    R19C27C.FCI to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF1_DE  ---     0.643    R19C25D.FCI to     R19C25D.F1 alu_inst/SLICE_85
ROUTE         2     1.817     R19C25D.F1 to     R20C23D.A0 alu_inst/n1987
C0TOFCO_DE  ---     1.023     R20C23D.A0 to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23B.B0 n17074
C0TOFCO_DE  ---     1.023     R18C23B.B0 to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.581   (41.5% logic, 58.5% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.586ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.581ns  (41.5% logic, 58.5% route), 31 logic levels.

 Constraint Details:

     47.581ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.586ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOFCO_D  ---     0.162    R17C23B.FCI to    R17C23B.FCO alu_inst/SLICE_81
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI alu_inst/n13177
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 alu_inst/SLICE_78
ROUTE         9     1.871     R17C23C.F0 to     R19C27C.A0 alu_inst/n99
C0TOFCO_DE  ---     1.023     R19C27C.A0 to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF0_DE  ---     0.585    R19C25D.FCI to     R19C25D.F0 alu_inst/SLICE_85
ROUTE         2     1.856     R19C25D.F0 to     R20C23C.B1 alu_inst/n1988
C1TOFCO_DE  ---     0.889     R20C23C.B1 to    R20C23C.FCO alu_inst/SLICE_65
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI alu_inst/n13074
FCITOFCO_D  ---     0.162    R20C23D.FCI to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23A.B1 n17074
C1TOFCO_DE  ---     0.889     R18C23A.B1 to    R18C23A.FCO alu_inst/SLICE_104
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI alu_inst/n13172
FCITOFCO_D  ---     0.162    R18C23B.FCI to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.581   (41.5% logic, 58.5% route), 31 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.595ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.572ns  (41.6% logic, 58.4% route), 30 logic levels.

 Constraint Details:

     47.572ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.595ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOFCO_D  ---     0.162    R17C23B.FCI to    R17C23B.FCO alu_inst/SLICE_81
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI alu_inst/n13177
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 alu_inst/SLICE_78
ROUTE         9     1.871     R17C23C.F0 to     R19C27C.A0 alu_inst/n99
C0TOFCO_DE  ---     1.023     R19C27C.A0 to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF1_DE  ---     0.643    R19C25D.FCI to     R19C25D.F1 alu_inst/SLICE_85
ROUTE         2     1.817     R19C25D.F1 to     R20C23D.A0 alu_inst/n1987
C0TOFCO_DE  ---     1.023     R20C23D.A0 to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23A.B1 n17074
C1TOFCO_DE  ---     0.889     R18C23A.B1 to    R18C23A.FCO alu_inst/SLICE_104
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI alu_inst/n13172
FCITOFCO_D  ---     0.162    R18C23B.FCI to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.572   (41.6% logic, 58.4% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.614ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.553ns  (41.5% logic, 58.5% route), 30 logic levels.

 Constraint Details:

     47.553ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.614ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOFCO_D  ---     0.162    R17C23B.FCI to    R17C23B.FCO alu_inst/SLICE_81
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI alu_inst/n13177
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 alu_inst/SLICE_78
ROUTE         9     1.871     R17C23C.F0 to     R19C27C.A0 alu_inst/n99
C0TOFCO_DE  ---     1.023     R19C27C.A0 to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF0_DE  ---     0.585    R19C25D.FCI to     R19C25D.F0 alu_inst/SLICE_85
ROUTE         2     1.856     R19C25D.F0 to     R20C23C.B1 alu_inst/n1988
C1TOFCO_DE  ---     0.889     R20C23C.B1 to    R20C23C.FCO alu_inst/SLICE_65
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI alu_inst/n13074
FCITOFCO_D  ---     0.162    R20C23D.FCI to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23B.B0 n17074
C0TOFCO_DE  ---     1.023     R18C23B.B0 to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.553   (41.5% logic, 58.5% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.544ns  (41.6% logic, 58.4% route), 29 logic levels.

 Constraint Details:

     47.544ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.623ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOFCO_D  ---     0.162    R17C23B.FCI to    R17C23B.FCO alu_inst/SLICE_81
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI alu_inst/n13177
FCITOF0_DE  ---     0.585    R17C23C.FCI to     R17C23C.F0 alu_inst/SLICE_78
ROUTE         9     1.871     R17C23C.F0 to     R19C27C.A0 alu_inst/n99
C0TOFCO_DE  ---     1.023     R19C27C.A0 to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF1_DE  ---     0.643    R19C25D.FCI to     R19C25D.F1 alu_inst/SLICE_85
ROUTE         2     1.817     R19C25D.F1 to     R20C23D.A0 alu_inst/n1987
C0TOFCO_DE  ---     1.023     R20C23D.A0 to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23B.B0 n17074
C0TOFCO_DE  ---     1.023     R18C23B.B0 to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.544   (41.6% logic, 58.4% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.662ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.505ns  (41.4% logic, 58.6% route), 31 logic levels.

 Constraint Details:

     47.505ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.662ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOFCO_D  ---     0.162    R17C23B.FCI to    R17C23B.FCO alu_inst/SLICE_81
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI alu_inst/n13177
FCITOF1_DE  ---     0.643    R17C23C.FCI to     R17C23C.F1 alu_inst/SLICE_78
ROUTE         9     1.871     R17C23C.F1 to     R19C27C.A1 alu_inst/n98
C1TOFCO_DE  ---     0.889     R19C27C.A1 to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF0_DE  ---     0.585    R19C25D.FCI to     R19C25D.F0 alu_inst/SLICE_85
ROUTE         2     1.856     R19C25D.F0 to     R20C23C.B1 alu_inst/n1988
C1TOFCO_DE  ---     0.889     R20C23C.B1 to    R20C23C.FCO alu_inst/SLICE_65
ROUTE         1     0.000    R20C23C.FCO to    R20C23D.FCI alu_inst/n13074
FCITOFCO_D  ---     0.162    R20C23D.FCI to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23A.B1 n17074
C1TOFCO_DE  ---     0.889     R18C23A.B1 to    R18C23A.FCO alu_inst/SLICE_104
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI alu_inst/n13172
FCITOFCO_D  ---     0.162    R18C23B.FCI to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.505   (41.4% logic, 58.6% route), 31 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              47.496ns  (41.5% logic, 58.5% route), 30 logic levels.

 Constraint Details:

     47.496ns physical path delay SLICE_774 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 35.671ns

 Physical Path Details:

      Data path SLICE_774 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C10A.CLK to     R16C10A.Q1 SLICE_774 (from clk_c)
ROUTE        26     4.644     R16C10A.Q1 to     R17C23A.A1 operand2_1
C1TOFCO_DE  ---     0.889     R17C23A.A1 to    R17C23A.FCO alu_inst/SLICE_83
ROUTE         1     0.000    R17C23A.FCO to    R17C23B.FCI alu_inst/n13176
FCITOFCO_D  ---     0.162    R17C23B.FCI to    R17C23B.FCO alu_inst/SLICE_81
ROUTE         1     0.000    R17C23B.FCO to    R17C23C.FCI alu_inst/n13177
FCITOF1_DE  ---     0.643    R17C23C.FCI to     R17C23C.F1 alu_inst/SLICE_78
ROUTE         9     1.871     R17C23C.F1 to     R19C27C.A1 alu_inst/n98
C1TOFCO_DE  ---     0.889     R19C27C.A1 to    R19C27C.FCO alu_inst/SLICE_45
ROUTE         1     0.000    R19C27C.FCO to    R19C27D.FCI alu_inst/n13125
FCITOF1_DE  ---     0.643    R19C27D.FCI to     R19C27D.F1 alu_inst/SLICE_44
ROUTE         1     1.590     R19C27D.F1 to     R18C28A.C1 alu_inst/n2079
C1TOFCO_DE  ---     0.889     R18C28A.C1 to    R18C28A.FCO alu_inst/SLICE_49
ROUTE         1     0.000    R18C28A.FCO to    R18C28B.FCI alu_inst/n13121
FCITOF0_DE  ---     0.585    R18C28B.FCI to     R18C28B.F0 alu_inst/SLICE_48
ROUTE        11     1.905     R18C28B.F0 to     R18C25A.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889     R18C25A.A1 to    R18C25A.FCO alu_inst/SLICE_42
ROUTE         1     0.000    R18C25A.FCO to    R18C25B.FCI alu_inst/n13135
FCITOF0_DE  ---     0.585    R18C25B.FCI to     R18C25B.F0 alu_inst/SLICE_41
ROUTE         2     1.884     R18C25B.F0 to     R20C25A.B1 alu_inst/n2076
C1TOFCO_DE  ---     0.889     R20C25A.B1 to    R20C25A.FCO alu_inst/SLICE_63
ROUTE         1     0.000    R20C25A.FCO to    R20C25B.FCI alu_inst/n13101
FCITOF1_DE  ---     0.643    R20C25B.FCI to     R20C25B.F1 alu_inst/SLICE_62
ROUTE         1     1.506     R20C25B.F1 to     R19C25C.C1 alu_inst/n1980
C1TOFCO_DE  ---     0.889     R19C25C.C1 to    R19C25C.FCO alu_inst/SLICE_6
ROUTE         1     0.000    R19C25C.FCO to    R19C25D.FCI alu_inst/n13088
FCITOF1_DE  ---     0.643    R19C25D.FCI to     R19C25D.F1 alu_inst/SLICE_85
ROUTE         2     1.817     R19C25D.F1 to     R20C23D.A0 alu_inst/n1987
C0TOFCO_DE  ---     1.023     R20C23D.A0 to    R20C23D.FCO alu_inst/SLICE_64
ROUTE         1     0.000    R20C23D.FCO to    R20C24A.FCI alu_inst/n13075
FCITOF0_DE  ---     0.585    R20C24A.FCI to     R20C24A.F0 alu_inst/SLICE_31
ROUTE         1     1.336     R20C24A.F0 to     R19C22B.B0 n1935
CTOF_DEL    ---     0.495     R19C22B.B0 to     R19C22B.F0 SLICE_938
ROUTE        17     1.611     R19C22B.F0 to     R18C23A.B1 n17074
C1TOFCO_DE  ---     0.889     R18C23A.B1 to    R18C23A.FCO alu_inst/SLICE_104
ROUTE         1     0.000    R18C23A.FCO to    R18C23B.FCI alu_inst/n13172
FCITOFCO_D  ---     0.162    R18C23B.FCI to    R18C23B.FCO alu_inst/SLICE_89
ROUTE         1     0.000    R18C23B.FCO to    R18C23C.FCI alu_inst/n13173
FCITOFCO_D  ---     0.162    R18C23C.FCI to    R18C23C.FCO alu_inst/SLICE_88
ROUTE         1     0.000    R18C23C.FCO to    R18C23D.FCI alu_inst/n13174
FCITOFCO_D  ---     0.162    R18C23D.FCI to    R18C23D.FCO alu_inst/SLICE_87
ROUTE         1     0.000    R18C23D.FCO to    R18C24A.FCI alu_inst/n13175
FCITOF0_DE  ---     0.585    R18C24A.FCI to     R18C24A.F0 alu_inst/SLICE_86
ROUTE         2     1.420     R18C24A.F0 to     R19C22C.A1 n1994
CTOF_DEL    ---     0.495     R19C22C.A1 to     R19C22C.F1 SLICE_680
ROUTE        16     1.879     R19C22C.F1 to     R18C21A.B1 n17073
C1TOFCO_DE  ---     0.889     R18C21A.B1 to    R18C21A.FCO alu_inst/SLICE_20
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI alu_inst/n13154
FCITOF0_DE  ---     0.585    R18C21B.FCI to     R18C21B.F0 alu_inst/SLICE_19
ROUTE         1     2.017     R18C21B.F0 to     R18C19C.C0 alu_inst/n2046
C0TOFCO_DE  ---     1.023     R18C19C.C0 to    R18C19C.FCO alu_inst/SLICE_24
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI alu_inst/n13150
FCITOF1_DE  ---     0.643    R18C19D.FCI to     R18C19D.F1 alu_inst/SLICE_23
ROUTE         2     2.594     R18C19D.F1 to     R17C19D.B0 alu_inst/n2052
C0TOFCO_DE  ---     1.023     R17C19D.B0 to    R17C19D.FCO alu_inst/SLICE_11
ROUTE         1     0.000    R17C19D.FCO to    R17C20A.FCI alu_inst/n13161
FCITOF0_DE  ---     0.585    R17C20A.FCI to     R17C20A.F0 alu_inst/SLICE_10
ROUTE         1     1.705     R17C20A.F0 to     R18C16C.C1 alu_inst/n2022
CTOOFX_DEL  ---     0.721     R18C16C.C1 to   R18C16C.OFX0 alu_inst/SLICE_164
ROUTE         1     0.000   R18C16C.OFX0 to    R18C16C.DI0 alu_inst/n16074 (to clk_c)
                  --------
                   47.496   (41.5% logic, 58.5% route), 30 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_774:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R16C10A.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     5.238       C1.PADDI to    R18C16C.CLK clk_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

Report:   20.928MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.889ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i2  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.778ns  (30.6% logic, 69.4% route), 10 logic levels.

 Constraint Details:

     16.778ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 3.889ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C14A.CLK to      R8C14A.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_239 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       405     1.977      R8C14A.Q0 to      R5C18A.A1 spi_lcd_inst/lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.495      R5C18A.A1 to      R5C18A.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_669
ROUTE         3     1.942      R5C18A.F1 to      R9C15D.A1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n17216
CTOF_DEL    ---     0.495      R9C15D.A1 to      R9C15D.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_917
ROUTE         3     1.593      R9C15D.F1 to      R7C22B.D0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n2298_adj_962
CTOF_DEL    ---     0.495      R7C22B.D0 to      R7C22B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_759
ROUTE         1     1.072      R7C22B.F0 to     R10C22A.D1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16604
CTOF_DEL    ---     0.495     R10C22A.D1 to     R10C22A.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_315
ROUTE         1     1.535     R10C22A.F1 to      R9C19B.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16608
CTOF_DEL    ---     0.495      R9C19B.B0 to      R9C19B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_761
ROUTE         1     0.436      R9C19B.F0 to      R9C19D.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16609
CTOF_DEL    ---     0.495      R9C19D.C0 to      R9C19D.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_959
ROUTE         1     0.747      R9C19D.F0 to      R9C19A.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15232
CTOOFX_DEL  ---     0.721      R9C19A.C0 to    R9C19A.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i3070/SLICE_410
ROUTE         1     0.958    R9C19A.OFX0 to      R9C17A.D0 spi_lcd_inst/lcd_show_char_inst/n3070_adj_1064
CTOF_DEL    ---     0.495      R9C17A.D0 to      R9C17A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.385      R9C17A.F0 to     R10C14A.D1 spi_lcd_inst/lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.495     R10C14A.D1 to     R10C14A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F1 to    R10C14A.DI1 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_3 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.778   (30.6% logic, 69.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R8C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i1  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.764ns  (30.5% logic, 69.5% route), 10 logic levels.

 Constraint Details:

     16.764ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_113 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 3.903ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_113 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12A.CLK to      R9C12A.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_113 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       381     2.621      R9C12A.Q0 to      R5C24D.A1 spi_lcd_inst/lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.495      R5C24D.A1 to      R5C24D.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_659
ROUTE        16     2.566      R5C24D.F1 to     R14C20B.D1 spi_lcd_inst/lcd_show_char_inst/n17304
CTOF_DEL    ---     0.495     R14C20B.D1 to     R14C20B.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_652
ROUTE         3     0.453     R14C20B.F1 to     R14C20B.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n1835_adj_892
CTOF_DEL    ---     0.495     R14C20B.C0 to     R14C20B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_652
ROUTE         1     0.964     R14C20B.F0 to     R13C20C.A0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n14887
CTOOFX_DEL  ---     0.721     R13C20C.A0 to   R13C20C.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13844/SLICE_465
ROUTE         1     1.476   R13C20C.OFX0 to      R9C22A.D0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15190
CTOF_DEL    ---     0.495      R9C22A.D0 to      R9C22A.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_956
ROUTE         1     1.001      R9C22A.F0 to      R9C21A.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15201
CTOOFX_DEL  ---     0.721      R9C21A.B0 to    R9C21A.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13863/SLICE_387
ROUTE         1     0.000    R9C21A.OFX0 to     R9C21A.FXB spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15209
FXTOOFX_DE  ---     0.241     R9C21A.FXB to    R9C21A.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13863/SLICE_387
ROUTE         1     1.193    R9C21A.OFX1 to      R9C17A.C0 spi_lcd_inst/lcd_show_char_inst/n15210
CTOF_DEL    ---     0.495      R9C17A.C0 to      R9C17A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.385      R9C17A.F0 to     R10C14A.D1 spi_lcd_inst/lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.495     R10C14A.D1 to     R10C14A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F1 to    R10C14A.DI1 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_3 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.764   (30.5% logic, 69.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R9C12A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.979ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i0  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.688ns  (30.8% logic, 69.2% route), 10 logic levels.

 Constraint Details:

     16.688ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 3.979ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C14A.CLK to      R8C14A.Q1 spi_lcd_inst/lcd_show_char_inst/SLICE_239 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       494     1.887      R8C14A.Q1 to      R5C18A.C1 spi_lcd_inst/lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.495      R5C18A.C1 to      R5C18A.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_669
ROUTE         3     1.942      R5C18A.F1 to      R9C15D.A1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n17216
CTOF_DEL    ---     0.495      R9C15D.A1 to      R9C15D.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_917
ROUTE         3     1.593      R9C15D.F1 to      R7C22B.D0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n2298_adj_962
CTOF_DEL    ---     0.495      R7C22B.D0 to      R7C22B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_759
ROUTE         1     1.072      R7C22B.F0 to     R10C22A.D1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16604
CTOF_DEL    ---     0.495     R10C22A.D1 to     R10C22A.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_315
ROUTE         1     1.535     R10C22A.F1 to      R9C19B.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16608
CTOF_DEL    ---     0.495      R9C19B.B0 to      R9C19B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_761
ROUTE         1     0.436      R9C19B.F0 to      R9C19D.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16609
CTOF_DEL    ---     0.495      R9C19D.C0 to      R9C19D.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_959
ROUTE         1     0.747      R9C19D.F0 to      R9C19A.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15232
CTOOFX_DEL  ---     0.721      R9C19A.C0 to    R9C19A.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i3070/SLICE_410
ROUTE         1     0.958    R9C19A.OFX0 to      R9C17A.D0 spi_lcd_inst/lcd_show_char_inst/n3070_adj_1064
CTOF_DEL    ---     0.495      R9C17A.D0 to      R9C17A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.385      R9C17A.F0 to     R10C14A.D1 spi_lcd_inst/lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.495     R10C14A.D1 to     R10C14A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F1 to    R10C14A.DI1 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_3 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.688   (30.8% logic, 69.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R8C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.092ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i1  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.575ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     16.575ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_113 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 4.092ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_113 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12A.CLK to      R9C12A.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_113 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       381     1.774      R9C12A.Q0 to      R5C18A.D1 spi_lcd_inst/lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.495      R5C18A.D1 to      R5C18A.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_669
ROUTE         3     1.942      R5C18A.F1 to      R9C15D.A1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n17216
CTOF_DEL    ---     0.495      R9C15D.A1 to      R9C15D.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_917
ROUTE         3     1.593      R9C15D.F1 to      R7C22B.D0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n2298_adj_962
CTOF_DEL    ---     0.495      R7C22B.D0 to      R7C22B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_759
ROUTE         1     1.072      R7C22B.F0 to     R10C22A.D1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16604
CTOF_DEL    ---     0.495     R10C22A.D1 to     R10C22A.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_315
ROUTE         1     1.535     R10C22A.F1 to      R9C19B.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16608
CTOF_DEL    ---     0.495      R9C19B.B0 to      R9C19B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_761
ROUTE         1     0.436      R9C19B.F0 to      R9C19D.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16609
CTOF_DEL    ---     0.495      R9C19D.C0 to      R9C19D.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_959
ROUTE         1     0.747      R9C19D.F0 to      R9C19A.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15232
CTOOFX_DEL  ---     0.721      R9C19A.C0 to    R9C19A.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i3070/SLICE_410
ROUTE         1     0.958    R9C19A.OFX0 to      R9C17A.D0 spi_lcd_inst/lcd_show_char_inst/n3070_adj_1064
CTOF_DEL    ---     0.495      R9C17A.D0 to      R9C17A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.385      R9C17A.F0 to     R10C14A.D1 spi_lcd_inst/lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.495     R10C14A.D1 to     R10C14A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F1 to    R10C14A.DI1 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_3 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.575   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R9C12A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i0  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.518ns  (30.9% logic, 69.1% route), 10 logic levels.

 Constraint Details:

     16.518ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 4.149ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C14A.CLK to      R8C14A.Q1 spi_lcd_inst/lcd_show_char_inst/SLICE_239 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       494     2.375      R8C14A.Q1 to      R5C24D.C1 spi_lcd_inst/lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.495      R5C24D.C1 to      R5C24D.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_659
ROUTE        16     2.566      R5C24D.F1 to     R14C20B.D1 spi_lcd_inst/lcd_show_char_inst/n17304
CTOF_DEL    ---     0.495     R14C20B.D1 to     R14C20B.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_652
ROUTE         3     0.453     R14C20B.F1 to     R14C20B.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n1835_adj_892
CTOF_DEL    ---     0.495     R14C20B.C0 to     R14C20B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_652
ROUTE         1     0.964     R14C20B.F0 to     R13C20C.A0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n14887
CTOOFX_DEL  ---     0.721     R13C20C.A0 to   R13C20C.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13844/SLICE_465
ROUTE         1     1.476   R13C20C.OFX0 to      R9C22A.D0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15190
CTOF_DEL    ---     0.495      R9C22A.D0 to      R9C22A.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_956
ROUTE         1     1.001      R9C22A.F0 to      R9C21A.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15201
CTOOFX_DEL  ---     0.721      R9C21A.B0 to    R9C21A.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13863/SLICE_387
ROUTE         1     0.000    R9C21A.OFX0 to     R9C21A.FXB spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15209
FXTOOFX_DE  ---     0.241     R9C21A.FXB to    R9C21A.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13863/SLICE_387
ROUTE         1     1.193    R9C21A.OFX1 to      R9C17A.C0 spi_lcd_inst/lcd_show_char_inst/n15210
CTOF_DEL    ---     0.495      R9C17A.C0 to      R9C17A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.385      R9C17A.F0 to     R10C14A.D1 spi_lcd_inst/lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.495     R10C14A.D1 to     R10C14A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F1 to    R10C14A.DI1 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_3 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.518   (30.9% logic, 69.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R8C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.317ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i2  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.350ns  (31.2% logic, 68.8% route), 10 logic levels.

 Constraint Details:

     16.350ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 4.317ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C14A.CLK to      R8C14A.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_239 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       405     2.207      R8C14A.Q0 to      R5C24D.D1 spi_lcd_inst/lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.495      R5C24D.D1 to      R5C24D.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_659
ROUTE        16     2.566      R5C24D.F1 to     R14C20B.D1 spi_lcd_inst/lcd_show_char_inst/n17304
CTOF_DEL    ---     0.495     R14C20B.D1 to     R14C20B.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_652
ROUTE         3     0.453     R14C20B.F1 to     R14C20B.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n1835_adj_892
CTOF_DEL    ---     0.495     R14C20B.C0 to     R14C20B.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_652
ROUTE         1     0.964     R14C20B.F0 to     R13C20C.A0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n14887
CTOOFX_DEL  ---     0.721     R13C20C.A0 to   R13C20C.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13844/SLICE_465
ROUTE         1     1.476   R13C20C.OFX0 to      R9C22A.D0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15190
CTOF_DEL    ---     0.495      R9C22A.D0 to      R9C22A.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_956
ROUTE         1     1.001      R9C22A.F0 to      R9C21A.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15201
CTOOFX_DEL  ---     0.721      R9C21A.B0 to    R9C21A.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13863/SLICE_387
ROUTE         1     0.000    R9C21A.OFX0 to     R9C21A.FXB spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15209
FXTOOFX_DE  ---     0.241     R9C21A.FXB to    R9C21A.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13863/SLICE_387
ROUTE         1     1.193    R9C21A.OFX1 to      R9C17A.C0 spi_lcd_inst/lcd_show_char_inst/n15210
CTOF_DEL    ---     0.495      R9C17A.C0 to      R9C17A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.385      R9C17A.F0 to     R10C14A.D1 spi_lcd_inst/lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.495     R10C14A.D1 to     R10C14A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F1 to    R10C14A.DI1 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_3 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.350   (31.2% logic, 68.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R8C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.334ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i0  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i2  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.333ns  (29.7% logic, 70.3% route), 10 logic levels.

 Constraint Details:

     16.333ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 4.334ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C14A.CLK to      R8C14A.Q1 spi_lcd_inst/lcd_show_char_inst/SLICE_239 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       494     2.167      R8C14A.Q1 to      R6C18B.B1 spi_lcd_inst/lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.495      R6C18B.B1 to      R6C18B.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_650
ROUTE        14     2.698      R6C18B.F1 to     R13C25D.C1 spi_lcd_inst/lcd_show_char_inst/n17234
CTOF_DEL    ---     0.495     R13C25D.C1 to     R13C25D.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_633
ROUTE         3     0.987     R13C25D.F1 to     R12C25A.A1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n1017
CTOOFX_DEL  ---     0.721     R12C25A.A1 to   R12C25A.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13644/SLICE_372
ROUTE         1     0.000   R12C25A.OFX0 to    R12C25A.FXB spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n14990
FXTOOFX_DE  ---     0.241    R12C25A.FXB to   R12C25A.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13644/SLICE_372
ROUTE         1     1.294   R12C25A.OFX1 to      R6C26C.C1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15408
CTOF_DEL    ---     0.495      R6C26C.C1 to      R6C26C.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_766
ROUTE         1     2.022      R6C26C.F1 to      R9C21D.A1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15420
CTOOFX_DEL  ---     0.721      R9C21D.A1 to    R9C21D.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i14083/SLICE_405
ROUTE         1     0.000    R9C21D.OFX0 to     R9C21C.FXA spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15429
FXTOOFX_DE  ---     0.241     R9C21C.FXA to    R9C21C.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i14084/SLICE_395
ROUTE         1     1.157    R9C21C.OFX1 to      R9C17A.D1 spi_lcd_inst/lcd_show_char_inst/n15431
CTOF_DEL    ---     0.495      R9C17A.D1 to      R9C17A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.157      R9C17A.F1 to     R10C14A.D0 spi_lcd_inst/lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.495     R10C14A.D0 to     R10C14A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F0 to    R10C14A.DI0 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_2 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.333   (29.7% logic, 70.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R8C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i2  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i6  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.329ns  (28.2% logic, 71.8% route), 9 logic levels.

 Constraint Details:

     16.329ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_246 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 4.338ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C14A.CLK to      R8C14A.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_239 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       405     1.516      R8C14A.Q0 to     R10C15D.B1 spi_lcd_inst/lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.495     R10C15D.B1 to     R10C15D.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_751
ROUTE        16     3.989     R10C15D.F1 to     R14C25D.D1 spi_lcd_inst/lcd_show_char_inst/n17254
CTOF_DEL    ---     0.495     R14C25D.D1 to     R14C25D.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_876
ROUTE         1     1.278     R14C25D.F1 to     R15C22C.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n2267
CTOOFX_DEL  ---     0.721     R15C22C.C0 to   R15C22C.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13656/SLICE_377
ROUTE         1     0.000   R15C22C.OFX0 to    R15C22C.FXB spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15002
FXTOOFX_DE  ---     0.241    R15C22C.FXB to   R15C22C.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13656/SLICE_377
ROUTE         1     1.299   R15C22C.OFX1 to     R15C19C.A1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15123
CTOF_DEL    ---     0.495     R15C19C.A1 to     R15C19C.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_967
ROUTE         1     1.336     R15C19C.F1 to     R14C17D.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15126
CTOOFX_DEL  ---     0.721     R14C17D.B0 to   R14C17D.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_6_i3070/SLICE_411
ROUTE         1     1.023   R14C17D.OFX0 to     R12C17A.B1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n3070
CTOF_DEL    ---     0.495     R12C17A.B1 to     R12C17A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_918
ROUTE         1     1.278     R12C17A.F1 to     R12C12C.C0 spi_lcd_inst/lcd_show_char_inst/rom_q_6
CTOF_DEL    ---     0.495     R12C12C.C0 to     R12C12C.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_246
ROUTE         1     0.000     R12C12C.F0 to    R12C12C.DI0 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_6 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.329   (28.2% logic, 71.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R8C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R12C12C.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i2  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i2  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.284ns  (32.8% logic, 67.2% route), 11 logic levels.

 Constraint Details:

     16.284ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 4.383ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_239 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C14A.CLK to      R8C14A.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_239 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       405     2.548      R8C14A.Q0 to      R5C23C.A1 spi_lcd_inst/lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.495      R5C23C.A1 to      R5C23C.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_753
ROUTE        29     2.050      R5C23C.F1 to     R13C20A.D1 spi_lcd_inst/lcd_show_char_inst/n17247
CTOF_DEL    ---     0.495     R13C20A.D1 to     R13C20A.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_630
ROUTE         2     0.702     R13C20A.F1 to     R13C20A.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n2573
CTOF_DEL    ---     0.495     R13C20A.B0 to     R13C20A.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_630
ROUTE         1     1.294     R13C20A.F0 to     R10C22D.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16376
CTOOFX_DEL  ---     0.721     R10C22D.C0 to   R10C22D.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_317
ROUTE         1     0.000   R10C22D.OFX0 to    R10C22C.FXA spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16377
FXTOOFX_DE  ---     0.241    R10C22C.FXA to   R10C22C.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i15134/SLICE_550
ROUTE         1     1.072   R10C22C.OFX1 to      R9C23B.D1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16378
CTOF_DEL    ---     0.495      R9C23B.D1 to      R9C23B.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_958
ROUTE         1     0.958      R9C23B.F1 to      R9C21C.D0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15422
CTOOFX_DEL  ---     0.721      R9C21C.D0 to    R9C21C.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i14084/SLICE_395
ROUTE         1     0.000    R9C21C.OFX0 to     R9C21C.FXB spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15430
FXTOOFX_DE  ---     0.241     R9C21C.FXB to    R9C21C.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i14084/SLICE_395
ROUTE         1     1.157    R9C21C.OFX1 to      R9C17A.D1 spi_lcd_inst/lcd_show_char_inst/n15431
CTOF_DEL    ---     0.495      R9C17A.D1 to      R9C17A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.157      R9C17A.F1 to     R10C14A.D0 spi_lcd_inst/lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.495     R10C14A.D0 to     R10C14A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F0 to    R10C14A.DI0 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_2 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.284   (32.8% logic, 67.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R8C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i1  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i2  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              16.228ns  (32.9% logic, 67.1% route), 11 logic levels.

 Constraint Details:

     16.228ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_113 to spi_lcd_inst/lcd_show_char_inst/SLICE_244 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 20.667ns) by 4.439ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_113 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C12A.CLK to      R9C12A.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_113 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       381     2.492      R9C12A.Q0 to      R5C23C.D1 spi_lcd_inst/lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.495      R5C23C.D1 to      R5C23C.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_753
ROUTE        29     2.050      R5C23C.F1 to     R13C20A.D1 spi_lcd_inst/lcd_show_char_inst/n17247
CTOF_DEL    ---     0.495     R13C20A.D1 to     R13C20A.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_630
ROUTE         2     0.702     R13C20A.F1 to     R13C20A.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n2573
CTOF_DEL    ---     0.495     R13C20A.B0 to     R13C20A.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_630
ROUTE         1     1.294     R13C20A.F0 to     R10C22D.C0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16376
CTOOFX_DEL  ---     0.721     R10C22D.C0 to   R10C22D.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_317
ROUTE         1     0.000   R10C22D.OFX0 to    R10C22C.FXA spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16377
FXTOOFX_DE  ---     0.241    R10C22C.FXA to   R10C22C.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i15134/SLICE_550
ROUTE         1     1.072   R10C22C.OFX1 to      R9C23B.D1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16378
CTOF_DEL    ---     0.495      R9C23B.D1 to      R9C23B.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_958
ROUTE         1     0.958      R9C23B.F1 to      R9C21C.D0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15422
CTOOFX_DEL  ---     0.721      R9C21C.D0 to    R9C21C.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i14084/SLICE_395
ROUTE         1     0.000    R9C21C.OFX0 to     R9C21C.FXB spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15430
FXTOOFX_DE  ---     0.241     R9C21C.FXB to    R9C21C.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i14084/SLICE_395
ROUTE         1     1.157    R9C21C.OFX1 to      R9C17A.D1 spi_lcd_inst/lcd_show_char_inst/n15431
CTOF_DEL    ---     0.495      R9C17A.D1 to      R9C17A.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_919
ROUTE         1     1.157      R9C17A.F1 to     R10C14A.D0 spi_lcd_inst/lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.495     R10C14A.D0 to     R10C14A.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_244
ROUTE         1     0.000     R10C14A.F0 to    R10C14A.DI0 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_2 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   16.228   (32.9% logic, 67.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to     R9C12A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     1.741     LPLL.CLKOP to    R10C14A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    1.741   (0.0% logic, 100.0% route), 0 logic levels.

Report:   59.018MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 12.000000 MHz ;   |   12.000 MHz|   20.928 MHz|  31  
                                        |             |             |
FREQUENCY NET                           |             |             |
"spi_lcd_inst/sys_clk_50MHz" 48.000000  |             |             |
MHz ;                                   |   48.000 MHz|   59.018 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: spi_lcd_inst/sys_clk_50MHz   Source: spi_lcd_inst/pll_u1/PLLInst_0.CLKOP   Loads: 131
   Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;   Transfers: 29

Clock Domain: clk_c   Source: clk.PAD   Loads: 54
   Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 7292 connections (99.90% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Mar 07 21:25:12 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o cal_shou_impl1.twr -gui cal_shou_impl1.ncd cal_shou_impl1.prf 
Design file:     cal_shou_impl1.ncd
Preference file: cal_shou_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i7  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/rx_data_i0_i6  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_303 to SLICE_303 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_303 to SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C10C.CLK to     R19C10C.Q0 SLICE_303 (from clk_c)
ROUTE         2     0.154     R19C10C.Q0 to     R19C10C.M1 uart_rx_inst/rx_data_7_adj_799 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C10C.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C10C.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_d1_67  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/rx_d2_68  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_58 to SLICE_58 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_58 to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C27A.CLK to     R17C27A.Q0 SLICE_58 (from clk_c)
ROUTE        10     0.154     R17C27A.Q0 to     R17C27A.M1 uart_rx_inst/rx_d1 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R17C27A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R17C27A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i1  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/rx_data_i0_i0  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_92 to SLICE_92 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_92 to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C13A.CLK to     R18C13A.Q1 SLICE_92 (from clk_c)
ROUTE         2     0.154     R18C13A.Q1 to     R18C13A.M0 uart_rx_inst/rx_data_1_adj_798 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R18C13A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R18C13A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i3  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/rx_data_i0_i2  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_95 to SLICE_95 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_95 to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C12D.CLK to     R19C12D.Q1 SLICE_95 (from clk_c)
ROUTE         2     0.154     R19C12D.Q1 to     R19C12D.M0 uart_rx_inst/rx_data_3_adj_803 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C12D.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C12D.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i4  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/rx_data_i0_i3  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_96 to SLICE_95 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_96 to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C12A.CLK to     R19C12A.Q0 SLICE_96 (from clk_c)
ROUTE         2     0.154     R19C12A.Q0 to     R19C12D.M1 uart_rx_inst/rx_data_4_adj_802 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C12A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C12D.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i5  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/rx_data_i0_i4  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_96 to SLICE_96 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_96 to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C12A.CLK to     R19C12A.Q1 SLICE_96 (from clk_c)
ROUTE         2     0.154     R19C12A.Q1 to     R19C12A.M0 uart_rx_inst/rx_data_5_adj_801 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C12A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C12A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i7  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/data_i0_i7  (to clk_c +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay SLICE_303 to uart_rx_inst/SLICE_936 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_303 to uart_rx_inst/SLICE_936:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C10C.CLK to     R19C10C.Q0 SLICE_303 (from clk_c)
ROUTE         2     0.156     R19C10C.Q0 to     R20C10C.M1 uart_rx_inst/rx_data_7_adj_799 (to clk_c)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C10C.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to uart_rx_inst/SLICE_936:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R20C10C.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i4  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/data_i0_i4  (to clk_c +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay SLICE_96 to uart_rx_inst/SLICE_791 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_96 to uart_rx_inst/SLICE_791:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C12A.CLK to     R19C12A.Q0 SLICE_96 (from clk_c)
ROUTE         2     0.156     R19C12A.Q0 to     R19C10A.M0 uart_rx_inst/rx_data_4_adj_802 (to clk_c)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C12A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to uart_rx_inst/SLICE_791:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R19C10A.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/data_i0_i2  (from clk_c +)
   Destination:    FF         Data in        parser_inst/operand2_i2  (to clk_c +)

   Delay:               0.294ns  (45.2% logic, 54.8% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay uart_rx_inst/SLICE_792 to SLICE_772 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.313ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_792 to SLICE_772:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C10D.CLK to     R18C10D.Q0 uart_rx_inst/SLICE_792 (from clk_c)
ROUTE         4     0.161     R18C10D.Q0 to     R16C10D.M0 rx_data_2 (to clk_c)
                  --------
                    0.294   (45.2% logic, 54.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to uart_rx_inst/SLICE_792:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R18C10D.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_772:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to    R16C10D.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/state_i0  (from clk_c +)
   Destination:    FF         Data in        parser_inst/state_i1  (to clk_c +)

   Delay:               0.292ns  (45.5% logic, 54.5% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay parser_inst/SLICE_284 to parser_inst/SLICE_285 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.349ns

 Physical Path Details:

      Data path parser_inst/SLICE_284 to parser_inst/SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R17C9B.CLK to      R17C9B.Q0 parser_inst/SLICE_284 (from clk_c)
ROUTE         6     0.159      R17C9B.Q0 to     R17C9D.LSR state_0 (to clk_c)
                  --------
                    0.292   (45.5% logic, 54.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to parser_inst/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to     R17C9B.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to parser_inst/SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        54     1.787       C1.PADDI to     R17C9D.CLK clk_c
                  --------
                    1.787   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i0  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i1  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_917 to spi_lcd_inst/lcd_show_char_inst/SLICE_917 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_917 to spi_lcd_inst/lcd_show_char_inst/SLICE_917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15D.CLK to      R9C15D.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_917 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         1     0.152      R9C15D.Q0 to      R9C15D.M1 spi_lcd_inst/lcd_show_char_inst/n889 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R9C15D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R9C15D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_write_inst/cnt1_FSM_i6  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_write_inst/cnt1_FSM_i7  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay spi_lcd_inst/lcd_write_inst/SLICE_947 to spi_lcd_inst/lcd_write_inst/SLICE_687 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_write_inst/SLICE_947 to spi_lcd_inst/lcd_write_inst/SLICE_687:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10D.CLK to      R9C10D.Q1 spi_lcd_inst/lcd_write_inst/SLICE_947 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         1     0.152      R9C10D.Q1 to      R9C10A.M0 spi_lcd_inst/lcd_write_inst/n624 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_947:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R9C10D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_687:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R9C10A.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_write_inst/cnt1_FSM_i4  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_write_inst/cnt1_FSM_i5  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay spi_lcd_inst/lcd_write_inst/SLICE_689 to spi_lcd_inst/lcd_write_inst/SLICE_947 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_write_inst/SLICE_689 to spi_lcd_inst/lcd_write_inst/SLICE_947:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10C.CLK to      R9C10C.Q1 spi_lcd_inst/lcd_write_inst/SLICE_689 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         1     0.152      R9C10C.Q1 to      R9C10D.M0 spi_lcd_inst/lcd_write_inst/n626 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_689:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R9C10C.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_947:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R9C10D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i2  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_613 to spi_lcd_inst/lcd_show_char_inst/SLICE_613 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_613 to spi_lcd_inst/lcd_show_char_inst/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_613 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         6     0.154     R12C14D.Q0 to     R12C14D.M1 spi_lcd_inst/lcd_show_char_inst/n887 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to    R12C14D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to    R12C14D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i10  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i11  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_714 to spi_lcd_inst/lcd_show_char_inst/SLICE_714 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_714 to spi_lcd_inst/lcd_show_char_inst/SLICE_714:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13D.CLK to     R12C13D.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_714 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         8     0.154     R12C13D.Q0 to     R12C13D.M1 spi_lcd_inst/lcd_show_char_inst/state1_finish_flag_N_709 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to    R12C13D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to    R12C13D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i14  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i15  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_909 to spi_lcd_inst/lcd_show_char_inst/SLICE_909 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_909 to spi_lcd_inst/lcd_show_char_inst/SLICE_909:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13C.CLK to     R12C13C.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_909 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         2     0.154     R12C13C.Q0 to     R12C13C.M1 spi_lcd_inst/lcd_show_char_inst/n875 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_909:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to    R12C13C.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_909:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to    R12C13C.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_write_inst/cnt1_FSM_i13  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_write_inst/cnt1_FSM_i14  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay spi_lcd_inst/lcd_write_inst/SLICE_688 to spi_lcd_inst/lcd_write_inst/SLICE_688 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_write_inst/SLICE_688 to spi_lcd_inst/lcd_write_inst/SLICE_688:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9D.CLK to       R9C9D.Q0 spi_lcd_inst/lcd_write_inst/SLICE_688 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         3     0.154       R9C9D.Q0 to       R9C9D.M1 spi_lcd_inst/lcd_write_inst/mosi_N_309 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to      R9C9D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_688:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to      R9C9D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_write_inst/cnt1_FSM_i0  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_write_inst/cnt1_FSM_i1  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay spi_lcd_inst/lcd_write_inst/SLICE_906 to spi_lcd_inst/lcd_write_inst/SLICE_968 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_write_inst/SLICE_906 to spi_lcd_inst/lcd_write_inst/SLICE_968:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10B.CLK to      R9C10B.Q0 spi_lcd_inst/lcd_write_inst/SLICE_906 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         1     0.154      R9C10B.Q0 to       R9C9B.M0 spi_lcd_inst/lcd_write_inst/n630 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R9C10B.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_968:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to      R9C9B.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_write_inst/cnt1_FSM_i11  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_write_inst/cnt1_FSM_i12  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay spi_lcd_inst/lcd_write_inst/SLICE_690 to spi_lcd_inst/lcd_write_inst/SLICE_690 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_write_inst/SLICE_690 to spi_lcd_inst/lcd_write_inst/SLICE_690:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10D.CLK to     R10C10D.Q0 spi_lcd_inst/lcd_write_inst/SLICE_690 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         3     0.154     R10C10D.Q0 to     R10C10D.M1 spi_lcd_inst/lcd_write_inst/mosi_N_308 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_690:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to    R10C10D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_write_inst/SLICE_690:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to    R10C10D.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i6  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/cnt_set_windows_FSM_i0_i7  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_693 to spi_lcd_inst/lcd_show_char_inst/SLICE_693 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_693 to spi_lcd_inst/lcd_show_char_inst/SLICE_693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C8C.CLK to      R10C8C.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_693 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         4     0.154      R10C8C.Q0 to      R10C8C.M1 spi_lcd_inst/lcd_show_char_inst/n883 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R10C8C.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path spi_lcd_inst/pll_u1/PLLInst_0 to spi_lcd_inst/lcd_show_char_inst/SLICE_693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       131     0.668     LPLL.CLKOP to     R10C8C.CLK spi_lcd_inst/sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 12.000000 MHz ;   |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"spi_lcd_inst/sys_clk_50MHz" 48.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: spi_lcd_inst/sys_clk_50MHz   Source: spi_lcd_inst/pll_u1/PLLInst_0.CLKOP   Loads: 131
   Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;   Transfers: 29

Clock Domain: clk_c   Source: clk.PAD   Loads: 54
   Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 7292 connections (99.90% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
