[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLA2528IRTER production of TEXAS INSTRUMENTS from the text:Example Applications Device Block Diagram\nController TLA2528I2CAVDD (V REF)\nAIN / GPIO\nAIN / GPIO\nAIN / GPIO\nAIN / GPIOAIN / GPIO\nAIN / GPIO\nAIN / GPIO\nAIN / GPIO\nVSIGNAL  + noise\nR1\nR2Reduced \nnoise\nTLA2528 Controller\nTLA2528AIN0 / GPIO0\nAIN1 / GPIO1\nAIN2 / GPIO2\nAIN3 / GPIO3ADC\nMUX\nGPO Write\nGPI ReadPin CFGAIN4 / GPIO4\nAIN5 / GPIO5\nAIN6 / GPIO6\nAIN7 / GPIO7SequencerI2C InterfaceAVDD\nGNDDVDD\nSDA\nSCLADDRDECAP\nProgrammable \nAveraging Filter\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020\nTLA2528 Small, 8-Channel, 12-Bit ADCWithI2CInterface andGPIOs\n11Features\n1•Small package size:\n–3-mm ×3-mm WQFN\n•8channels configurable asanycombination of:\n–Upto8analog inputs, digital inputs, ordigital\noutputs\n•GPIOs forI/Oexpansion:\n–Open-drain, push-pull digital outputs\n•Wide operating ranges:\n–AVDD: 2.35 Vto5.5V\n–DVDD: 1.65 Vto5.5V\n––40°Cto+85°Ctemperature range\n•I2Cinterface:\n–Upto3.4MHz (high-speed mode)\n–8configurable I2Caddresses\n•Programmable averaging filters:\n–Programmable sample size foraveraging\n–Averaging with internal conversions\n–16-bit resolution foraverage output2Applications\n•Mobile robot CPU boards\n•Rack servers\n•Intra-DC interconnect (metro)\n3Description\nThe TLA2528 isan easy-to-use, 8-channel,\nmultiplexed, 12-bit, successive approximation register\nanalog-to-digital converter (SAR ADC). The eight\nchannels can beindependently configured aseither\nanalog inputs, digital inputs, ordigital outputs. The\ndevice has aninternal oscillator forADC conversion\nprocesses.\nThe TLA2528 communicates viaanI2C-compatible\ninterface and supports standard-mode (100 kHz),\nfast-mode (400 kHz), fast-mode plus (1MHz), and\nhigh-speed mode (3.4 MHz). Up toeight I2C\naddresses can beselected forthe TLA2528 by\nconnecting aresistor ontheADDR pin.\nDevice Information(1)\nPART NAME PACKAGE BODY SIZE (NOM)\nTLA2528 WQFN (16) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nTLA2528 Block Diagram andApplications\n2TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 I2CTiming Requirements .......................................... 6\n6.7 Timing Requirements ................................................ 6\n6.8 I2CSwitching Characteristics .................................... 6\n6.9 Switching Characteristics .......................................... 7\n6.10 Typical Characteristics ............................................ 8\n7Detailed Description ............................................ 12\n7.1 Overview ................................................................. 12\n7.2 Functional Block Diagram ....................................... 127.3 Feature Description ................................................. 13\n7.4 Device Functional Modes ........................................ 17\n7.5 Programming ........................................................... 20\n7.6 TLA2528 Registers ................................................. 23\n8Application andImplementation ........................ 30\n8.1 Application Information ............................................ 30\n8.2 Typical Applications ................................................ 30\n9Power Supply Recommendations ...................... 33\n9.1 AVDD andDVDD Supply Recommendations ......... 33\n10Layout ................................................................... 34\n10.1 Layout Guidelines ................................................. 34\n10.2 Layout Example .................................................... 34\n11Device andDocumentation Support ................. 35\n11.1 Receiving Notification ofDocumentation Updates 35\n11.2 Community Resources .......................................... 35\n11.3 Trademarks ........................................................... 35\n11.4 Electrostatic Discharge Caution ............................ 35\n11.5 Glossary ................................................................ 35\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 35\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Original (May 2019) toRevision A Page\n•Changed document status from advance information toproduction data ............................................................................. 1\n16 AIN1/GPIO1 5 AIN6/GPIO61 AIN2/GPIO2 12  NC15 AIN0/GPIO0 6 AIN7/GPIO72 AIN3/GPIO3 11  ADDR14 SDA 7 AVDD3 AIN4/GPIO4 10  DVDD13 SCL 8 DECAP4 AIN5/GPIO5 9  GND\nNot to scaleThermal\nPad\n3TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated5PinConfiguration andFunctions\nRTE Package\n16-Pin WQFN\nTopView\n(1) AI=analog input, DI=digital input, andDO=digital output.PinFunctions\nPIN\nFUNCTION(1)DESCRIPTION\nNAME NO.\nAIN0/GPIO0 15 AI,DI,DOChannel 0;configurable aseither ananalog input (default) orageneral-purpose\ninput/output (GPIO)\nAIN1/GPIO1 16 AI,DI,DO Channel 1;configurable aseither ananalog input (default) oraGPIO\nAIN2/GPIO2 1 AI,DI,DO Channel 2;configurable aseither ananalog input (default) oraGPIO\nAIN3/GPIO3 2 AI,DI,DO Channel 3;configurable aseither ananalog input (default) oraGPIO\nAIN4/GPIO4 3 AI,DI,DO Channel 4;configurable aseither ananalog input (default) oraGPIO\nAIN5/GPIO5 4 AI,DI,DO Channel 5;configurable aseither ananalog input (default) oraGPIO\nAIN6/GPIO6 5 AI,DI,DO Channel 6;configurable aseither ananalog input (default) oraGPIO\nAIN7/GPIO7 6 AI,DI,DO Channel 7;configurable aseither ananalog input (default) oraGPIO\nADDR 11 AIInput forselecting thedevice I2Caddress.\nConnect aresistor tothispinfrom DECAP pinorGND toselect oneoftheeight\naddresses.\nAVDD 7 SupplyAnalog supply input, also used asthereference voltage totheADC; connect a\n1-µFdecoupling capacitor toGND\nDECAP 8 SupplyConnect a1-µFdecoupling capacitor between theDECAP andGND pins forthe\ninternal power supply\nDVDD 10 Supply Digital I/Osupply voltage; connect a1-µFdecoupling capacitor toGND\nGND 9 SupplyGround forthepower supply; allanalog anddigital signals arereferred tothis\npinvoltage\nNC 12 Noconnection This pinmust beleftfloating with noexternal connection\nSDA 14 DI,DO Serial data input oroutput fortheI2Cinterface\nSCL 13 DI Serial clock fortheI2Cinterface\nThermal pad — Supply Exposed thermal pad; connect toGND.\n4TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Condition .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) AINx/GPIOx refers topins 1,2,3,4,5,6,15,and16.\n(3) Pincurrent must belimited to10mA orless.6Specifications\n6.1 Absolute Maximum Ratings\nover operating ambient temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nDVDD toGND –0.3 5.5 V\nAVDD toGND –0.3 5.5 V\nAINx/GPOx(2)GND –0.3 AVDD +0.3 V\nADDR GND –0.3 2.1 V\nDigital inputs GND –0.3 5.5 V\nCurrent through anypinexcept supply pins(3)–10 10 mA\nJunction temperature, TJ –40 125 °C\nStorage temperature, Tstg –60 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV Charged device model (CDM), perJEDEC specification JESD22-C101, all\npins(2) ±500\n(1) AINx refers toAIN0, AIN1, AIN2, AIN3, AIN4, AIN5, AIN6, andAIN7.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nAVDD Analog supply voltage 2.35 3.3 5.5 V\nDVDD Digital supply voltage 1.65 3.3 5.5 V\nANALOG INPUTS\nFSR Full-scale input range AIN X(1)-GND 0 AVDD V\nVIN Absolute input voltage AIN X-GND –0.1 AVDD +0.1 V\nTEMPERATURE RANGE\nTA Ambient temperature –40 25 85℃\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TLA2528\nUNIT RTE (WQFN)\n16PINS\nRθJA Junction-to-ambient thermal resistance 49.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 53.4 °C/W\nRθJB Junction-to-board thermal resistance 24.7 °C/W\nΨJT Junction-to-top characterization parameter 1.3 °C/W\nΨJB Junction-to-board characterization parameter 24.7 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 9.3 °C/W\n5TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated6.5 Electrical Characteristics\natAVDD =2.35 Vto5V,DVDD =1.65 Vto5.5V,andmaximum throughput (unless otherwise noted); minimum and\nmaximum values atTA=–40°Cto+85°C;typical values atTA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUTS\nCSH Sampling capacitance 12 pF\nDCPERFORMANCE\nResolution Nomissing codes 12 bits\nDNL Differential nonlinearity ±0.45 LSB\nINL Integral nonlinearity ±0.5 LSB\nV(OS) Input offset error Post offset calibration ±0.3 LSB\nInput offset thermal drift Post offset calibration ±1 ppm/ °C\nGE Gain error ±0.05 %FSR\nGain error thermal drift ±1 ppm/ °C\nACPERFORMANCE\nSINAD Signal-to-noise +distortion ratioAVDD =5V,fIN=2kHz 73.2\ndB\nAVDD =3V,fIN=2kHz 72.8\nSNR Signal tonoise ratioAVDD =5V,fIN=2kHz 73.3\ndB\nAVDD =3V,fIN=2kHz 73\nDECAP Pin\nCDECAPDecoupling capacitor onDECAP\npin0.1 1 4.7 µF\nVoltage output onDECAP pin CDECAP =1µF 1.8 V\nDIGITAL INPUT/OUTPUT (SCL, SDA)\nVIH Input high logic level AllI2Cmodes 0.7xDVDD 5.5 V\nVIL Input lowlogic level AllI2Cmodes –0.3 0.3xDVDD V\nVOL Output lowlogic levelSink current =2mA, DVDD >2V 0 0.4\nV\nSink current =2mA, DVDD≤2V 0 0.2xDVDD\nIOL Low-level output current (sink)VOL=0.4V,standard andfast\nmode3\nmAVOL=0.6V,fastmode 6\nVOL=0.4V,fastmode plus 20\nGPIOs\nVIH Input high logic level 0.7xAVDD AVDD +0.3 V\nVIL Input lowlogic level –0.3 0.3xAVDD V\nVOH Output high logic levelGPO_DRIVE_CFG =push-pull,\nISOURCE =2mA0.8xAVDD AVDD V\nVOL Output lowlogic level ISINK =2mA 0 0.2xAVDD V\nIOH Output high source current VOH>0.7xAVDD 5 mA\nIOL Output lowsink current VOL<0.3xAVDD 5 mA\nPOWER SUPPLY CURRENTS\nIAVDD Analog supply currentI2Chigh-speed mode, AVDD =5V 150 195\nµAI2Cfastmode plus, AVDD =5V 50 75\nI2Cfastmode, AVDD =5V 28 40\nI2Cstandard mode, AVDD =5V 12 18\nNoconversion, AVDD =5V 7 12\n6TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated(1) Thedevice supports standard, full-speed, andfastmodes bydefault onpower-up. Forselecting high-speed mode refer tothesection on\nConfiguring theDevice forHigh-Speed I2CMode .\n(2) Busload (CB)consideration; CB≤400pFforfSCL≤1MHz; CB<100pFforfSCL=3.4MHz.6.6 I2CTiming Requirements\nMODE(1)\nUNITSTANDARD, FAST, AND\nFAST MODE PLUSHIGH SPEED MODE\nMIN MAX MIN MAX\nfSCL SCL clock frequency(2)1 3.4 MHz\ntSUSTA START condition setup time forrepeated start 260 160 ns\ntHDSTA Start condition hold time 260 160 ns\ntLOW Clock lowperiod 500 160 ns\ntHIGH Clock high period 260 60 ns\ntSUDAT Data insetup time 50 10 ns\ntHDDAT Data inhold time 0 0 ns\ntR SCL risetime 120 80 ns\ntF SCL falltime 120 80 ns\ntSUSTO STOP condition hold time 260 60 ns\ntBUF Busfreetime before new transmission 500 300 ns\n6.7 Timing Requirements\natAVDD =2.35 Vto5V,DVDD =1.65 Vto5.5V,andmaximum throughput (unless otherwise noted); minimum and\nmaximum values atTA=–40°Cto+85°C;typical values atTA=25°C.\nMIN MAX UNIT\ntACQ Acquisition time 300 ns\n6.8 I2CSwitching Characteristics\nMODE\nUNITSTANDARD, FAST, AND\nFAST MODE PLUSHIGH-SPEED MODE\nMIN MAX MIN MAX\ntVDDATA SCL lowtoSDA data outvalid 450 200 ns\ntVDACK SCL lowtoSDA acknowledge time 450 200 ns\ntSTRETCH Clock stretch time inone-shot conversion mode 1400 1000 ns\ntSP Noise supression time constant onSDA andSCL 50 10 ns\nSCL\nSDAtRtLOW tHIGH\ntF\ntBUFtHDSTAtSUDAT\ntHDDAT tSP tSUSTAtSUSTO\ntVDDAT tVDACK\nP S Sr P9th clock\ntSTRETCH\n7TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated(1) RST bitisautomatically reset to0bafter tRST.6.9 Switching Characteristics\natAVDD =2.35 Vto5V,DVDD =1.65 Vto5.5V,andmaximum throughput (unless otherwise noted); minimum and\nmaximum values atTA=–40°Cto+85°C;typical values atTA=25°C.\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nCONVERSION CYCLE\ntCONV ADC conversion time tSTRETCH ns\nRESET\ntPU Power-up time fordevice AVDD≥2.35 V 5 ms\ntRSTDelay time; RST bit=1btodevice reset\ncomplete(1) 5 ms\nNOTE: S=start, Sr=repeated start, andP=stop.\nFigure 1.I2CTiming Diagram\nTemperature (°C)Integral Nonlinearity (LSB)\n-40 -15 10 35 60 85-0.6-0.300.30.6\nC005Minimum\nMaximum\nAVDD (V)Differential Nonlinearity (LSB)\n2.5 3 3.5 4 4.5 5 5.5-0.75-0.5-0.2500.250.50.75\nC018Maximum\nMinimum\nOutput CodeIntegral Nonlinearity (LSB)\n0 1024 2048 3072 4095-0.8-0.400.40.8\nC004\nTemperature (°C)Differential Nonlinearity\n-40 -15 10 35 60 85-0.5-0.3-0.10.10.30.5\nC003Minimum\nMaximum\nOutput CodeFrequency\n015000300004500060000\n2048 204939581\n25955\nC001\nOutput CodeDifferential Nonlinearity (LSB)\n0 1024 2048 3072 4095-0.8-0.400.40.8\nC002\n8TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated6.10 Typical Characteristics\natTA=25°C,AVDD =5V,DVDD =3.3V,andmaximum throughput (unless otherwise noted)\nStandard deviation =0.49 LSB\nFigure 2.DCInput HistogramTypical DNL =±0.2LSB\nFigure 3.Typical DNL\nTypical INL=±0.5LSB\nFigure 4.Typical INL Figure 5.DNL vsTemperature\nFigure 6.INLvsTemperatureFigure 7.DNL vsAVDD\nAVDD (V)Gain error (%FSR)\n2.5 3 3.5 4 4.5 5 5.5-1-0.6-0.20.20.61\nC017\nFrequency (kHz)Amplitude (dBFS)\n0 16.7 33.4 50.1 66.8 83.5-150-120-90-60-300\nC008\nTemperature (°C)Gain Error (%FSR)\n-40 -15 10 35 60 85-0.75-0.45-0.150.150.450.75\nC007\nAVDD (V)Offset error (LSB)\n2.5 3 3.5 4 4.5 5 5.5-0.5-0.3-0.10.10.30.5\nC016\nTemperature (°C)Offset Error (LSB)\n-40 -15 10 35 60 85-0.5-0.3-0.10.10.30.5\nC006\nAVDD (V)Integral Nonlinearity (LSB)\n2.5 3 3.5 4 4.5 5 5.5-0.75-0.5-0.2500.250.50.75\nC019Maximum\nMinimum\n9TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =5V,DVDD =3.3V,andmaximum throughput (unless otherwise noted)\nFigure 8.INLvsAVDD\nFigure 9.Offset Error vsTemperature\nFigure 10.Gain Error vsTemperatureFigure 11.Offset Error vsAVDD\nFigure 12.Gain Error vsAVDDfIN=2kHz, SNR =73.2 dB,THD =92.3 dB\nFigure 13.Typical FFT\nTemperature (°C)IAVDD (PA)\n-40 -15 10 35 60 85120124128132136140\nC013\nAVDD (V)IAVDD (PA)\n2.5 3 3.5 4 4.5 5 5.5117120123126129132\nC014\nTemperature (°C)THD (dBFS)\nSFDR (dBFS)\n-40 -15 10 35 60 85-92 91.5-91 93-90 94.5-89 96-88 97.5-87 99\nC011THD\nSFDR\nAVDD (V)THD (dBFS)\nSFDR (dBFS)\n2.5 3 3.5 4 4.5 5 5.5-90 86-88 88-86 90-84 92-82 94\nC012THD\nSFDR\nTemperature (°C)SNR, SINAD (dBFS)\nENOB (Bits)\n-40 -15 10 35 60 8572.8 11.7573 11.77573.2 11.873.4 11.82573.6 11.85\nC009SINAD\nSNR\nENOB\nAVDD (V)SNR, SINAD (dBFS)\nENOB (Bits)\n2.5 3 3.5 4 4.5 5 5.572 11.572.3 11.672.6 11.772.9 11.873.2 11.973.5 12\nC010SINAD\nSNR\nENOB\n10TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =5V,DVDD =3.3V,andmaximum throughput (unless otherwise noted)\nFigure 14.Noise Performance vsTemperature Figure 15.Noise Performance vsAVDD\nFigure 16.Distortion Performance vsTemperature Figure 17.Distortion Performance vsAVDD\nFigure 18.Analog Supply Current vsTemperature Figure 19.Analog Supply Current vsAVDD\nThroughput (kSPS)IAVDD  (µA)\n0 30 60 90 120 150 1800306090120150\nC015\n11TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,AVDD =5V,DVDD =3.3V,andmaximum throughput (unless otherwise noted)\nFigure 20.Analog Supply Current vsThroughput\nTLA2528AIN0 / GPIO0\nAIN1 / GPIO1\nAIN2 / GPIO2\nAIN3 / GPIO3ADC\nMUX\nGPO Write\nGPI ReadPin CFGAIN4 / GPIO4\nAIN5 / GPIO5\nAIN6 / GPIO6\nAIN7 / GPIO7SequencerI2C InterfaceAVDD\nGNDDVDD\nSDA\nSCLADDRDECAP\nProgrammable \nAveraging Filter\n12TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TLA2528 isasmall, eight-channel, multiplexed, 12-bit, analog-to-digital converter (ADC) with anI2C-\ncompatible serial interface. The eight channels oftheTLA2528 canbeindividually configured aseither analog\ninputs, digital inputs, ordigital outputs. The device uses aninternal oscillator forconversion. The analog input\nchannel selection canbeauto-sequenced tosimplify thedigital interface with thehost.\nThedevice features aprogrammable averaging filter thatoutputs a16-bit result forenhanced resolution.\nTheI2Cserial interface supports standard-mode, fast-mode, fast-mode plus, andhigh-speed mode.\n7.2 Functional Block Diagram\nAVDD\nAIN0 / GPIO0\nSW\nAVDD\nAIN7 / GPIO7MUXRSW\nCSH\nADCMultiplexerPIN_CFG[0]GPI_VALUE[0]GPO_VALUE[0]\nGPIO_CFG[0]\nPIN_CFG[7]\nGPI_VALUE[7]\nGPO_VALUE[7]GPIO_CFG[7]\n13TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Multiplexer andADC\nThe eight channels ofthemultiplexer can beindependently configured asADC inputs orgeneral-purpose\ninputs/outputs (GPIOs). Figure 21shows thateach input pinhaselectrostatic discharge (ESD) protection diodes\ntoAVDD and GND. Onpower-up orafter device reset, alleight multiplexer channels areconfigured asanalog\ninputs.\nFigure 21shows anequivalent circuit forpins configured asanalog inputs. The ADC sampling switch is\nrepresented byanideal switch (SW) inseries with theresistor, RSW(typically 150Ω),andthesampling capacitor,\nCSH(typically 12pF).\nFigure 21.Analog Inputs, GPIOs, andADC Connections\nDuring acquisition, theSWswitch isclosed toallow thesignal ontheselected analog input channel tocharge the\ninternal sampling capacitor. During conversion, theSWswitch isopened todisconnect theanalog input channel\nfrom thesampling capacitor.\nThe multiplexer channels canbeconfigured asGPIOs inthePIN_CFG register. The direction ofaGPIO (either\nasaninput oranoutput) canbesetintheGPIO_CFG register. The logic level onthechannels configured as\ndigital I/Ocan beread from theGPI_VALUE register. The digital outputs can beaccessed bywriting tothe\nGPO_VALUE register. The digital outputs can beconfigured aseither open-drain orpush-pull inthe\nGPO_DRIVE_CFG register.\n7.3.2 Reference\nThe device uses theanalog supply voltage (AVDD) asareference fortheanalog-to-digital conversion process.\nTIrecommends connecting a1-µF,low-equivalent series resistance (ESR) ceramic decoupling capacitor\nbetween theAVDD andGND pins.\n7.3.3 ADC Transfer Function\nTheADC output isinstraight binary format. Equation 1computes theADC resolution:\n1LSB =VREF/2N\nwhere:\n•VREF=AVDD\n•N=12 (1)\nFigure 22andTable 1detail thetransfer characteristics forthedevice.\nR1\nR2DECAP Pin\nADDR\nNFSC+1PFSC\nMC + 1\nMCADC Code (Hex)\nVIN NFSC\n1 LSB (AVDD ±\x031 LSB) (AVDD/2 + 1 LSB) AVDD/2 \n14TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedFeature Description (continued)\nFigure 22.Ideal Transfer Characteristics\nTable 1.Transfer Characteristics\nINPUT VOLTAGE CODE DESCRIPTION IDEAL OUTPUT CODE\n≤1LSB NFSC Negative full-scale code 000\n1LSB to2LSBs NFSC +1 — 001\n(AVDD /2)to(AVDD /2)+1LSB MC Midcode 800\n(AVDD /2)+1LSB to(AVDD /2)+2LSB MC+1 — 801\n≥AVDD –1LSB PFSC Positive full-scale code FFF\n7.3.4 ADC Offset Calibration\nThe variation inADC offset error resulting from changes intemperature orAVDD canbecalibrated bysetting the\nCAL bitintheGENERAL_CFG register. The CAL bitisreset to0after calibration. The host canpolltheCAL bit\ntocheck theADC offset calibration completion status.\n7.3.5 I2CAddress Selector\nThe I2Caddress forthedevice isdetermined byconnecting external resistors ontheADDR pin. The device\naddress isdetermined atpower-up based ontheresistor values. The device retains thisaddress until thenext\npower-up event, until thenext device reset, oruntil thedevice receives acommand toprogram itsown address.\nFigure 23shows aconnection diagram fortheADDR pinand Table 2lists theresistor values forselecting\ndifferent addresses ofthedevice.\nFigure 23.External Resistor Connection Diagram fortheADDR Pin\n1621AVDD    LSB   \nS R A 7-bit ADDRSample AIN X\nBus idle or Poll OSR_DONE bitSample AIN X Sample AIN X Sample AIN X\nOSR_DONE = 0OSR_DONE = 1\nA DATA[15:8] A DATA[7:0]\nTime = t CONV x OSR_CFG[2:0]OSR_CFG[2:0] = 2\nData from host to device Data from device to host\n15TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated(1) Tolerance forR1,R2≤±5%.\n(2) DNP =Donotpopulate.Table 2.I2CAddress Selection\nRESISTORS\nADDRESS\nR1(1)R2(1)\n0Ω DNP(2)0010111b (17h)\n11kΩ DNP(2)0010110b (16h)\n33kΩ DNP(2)0010101b (15h)\n100kΩ DNP(2)0010100b (14h)\nDNP(2)DNP(2)0010000b (10h)\nDNP(2)11kΩ 0010001b (11h)\nDNP(2)33kΩ 0010010b (12h)\nDNP(2)100kΩ 0010011b (13h)\n7.3.6 Programmable Averaging Filter\nThe ADS7138 features abuilt-in oversampling (OSR) function thatcanbeused toaverage several samples. The\naveraging filter canbeenabled byprogramming theOSR[2:0] bitsintheOSR_CFG register. The averaging filter\nconfiguration iscommon toallanalog input channels. Figure 24shows thattheaveraging filter module output is\n16bitslong. Inthemanual conversion mode andauto-sequence mode, only thefirstconversion fortheselected\nanalog input channel must beinitiated bythehost; seetheManual Mode andAuto-Sequence Mode sections. As\nshown inFigure 24,anyremaining conversions fortheselected averaging factor aregenerated internally. The\ntime required tocomplete theaveraging operation isdetermined bythesampling speed andnumber ofsamples\ntobeaveraged. Asshown inFigure 24,the16-bit result canberead outafter theaveraging operation completes.\nFigure 24.Averaging Example\nInFigure 24,SCL isstretched bythedevice after thestart ofconversions until theaveraging operation is\ncomplete.\nIfSCL stretching isnotrequired during averaging, enable thestatistics registers bysetting STATS_EN to1band\ninitiate conversions bywriting 1btotheCNVST bit.The OSR_DONE bitintheSYSTEM_STATUS register can\nbepolled tocheck theaveraging completion status. When using theCNVST bittoinitiate conversion, theresult\ncanberead intheRECENT_CHx_LSB andRECENT_CHx_MSB registers.\nEquation 2provides theLSB value ofthe16-bit average result.\n(2)\n7.3.7 General-Purpose I/Os (GPIOs)\nThe eight channels oftheTLA2528 canbeindependently configured asanalog inputs, digital inputs, ordigital\noutputs. Table 3describes how thePIN_CFG andGPIO_CFG registers canbeused toconfigure thechannels.\n16TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedTable 3.Configuring Channels asAnalog Inputs orGPIOs\nPIN_CFG[7:0] GPIO_CFG[7:0] GPO_DRIVE_CFG[7:0] CHANNEL CONFIGURATION\n0 x x Analog input (default)\n1 0 x Digital input\n1 1 0 Digital output; open-drain driver\n1 1 1 Digital output; push-pull driver\nThe digital outputs can beconfigured tologic 1or0bywriting totheGPO_VALUE register. Reading the\nGPI_VALUE register returns thelogic level forallchannels configured asdigital inputs.\n7.3.8 Oscillator andTiming Control\nThe device uses aninternal oscillator forconversions. When using theaveraging module, thehost initiates the\nfirst conversion and allsubsequent conversions are generated internally bythedevice. However, inthe\nautonomous mode ofoperation, thestart oftheconversion signal isgenerated bythedevice. Table 4shows that\nwhen thedevice generates thestart oftheconversion, thesampling rate iscontrolled bytheOSC_SEL and\nCLK_DIV[3:0] register fields.\nTable 4.Configuring Sampling Rate forInternal Conversion Start Control\nCLK_DIV[3:0]OSC_SEL =0 OSC_SEL =1\nSAMPLING FREQUENCY,\nfCYCLE (kSPS)CYCLE TIME,\ntCYCLE (µs)SAMPLING FREQUENCY, fCYCLE\n(kSPS)CYCLE TIME, tCYCLE\n(µs)\n0000b 1000 1 31.25 32\n0001b 666.7 1.5 20.83 48\n0010b 500 2 15.63 64\n0011b 333.3 3 10.42 96\n0100b 250 4 7.81 128\n0101b 166.7 6 5.21 192\n0110b 125 8 3.91 256\n0111b 83 12 2.60 384\n1000b 62.5 16 1.95 512\n1001b 41.7 24 1.3 768\n1010b 31.3 32 0.98 1024\n1011b 20.8 48 0.65 1536\n1100b 15.6 64 0.49 2048\n1101b 10.4 96 0.33 3072\n1110b 7.8 128 0.24 4096\n1111b 5.2 192 0.16 6144\nThe conversion time ofthedevice (see tCONV intheSwitching Characteristics table) isindependent ofthe\nOSC_SEL andCLK_DIV[3:0] configuration.\n7.3.9 Output Data Format\nFigure 25illustrates various I2Cframes forreading data.\n•Read theADC conversion result: Two 8-bit I2Cpackets arerequired (frame A).\n•Read theaveraged conversion result: Two 8-bit I2Cpackets arerequired (frame B).\n•Read data with thechannel IDappended: The 4-bit channel IDcanbeappended tothe12-bit ADC result by\nconfiguring theAPPEND_STATUS field intheGENERAL_CFG register. When thechannel IDisappended to\nthe12-bit ADC data, twoI2Cpackets arerequired (frame C).Ifthechannel IDisappended tothe16-bit\naverage result, three I2Cframes arerequired (frame D).\nD11 D10 D9 D8 D7 D6 D5 D4 A D3 D2 D1 D0 AD11 D10 D9 D8 D7 D6 D5 D4 A A D3 D2 D1 D0 D12 D13 D14 D15D11 D10 D9 D8 D7 D6 D5 D4 A D3 D2 D1 D0 0 0 0 0 A\n4-bit Channel ID S 7-bit Slave Address R A\nS 7-bit Slave Address R AS 7-bit Slave Address R ASample A\nClock stretching for conversion timeSample A + 1\nFrame A : Reading ADC data \nFrame C : Reading ADC data with channel ID appendedFrame B : Reading ADC data with averaging enabled\nD8 D7 D6 A D14 D15 S 7-bit Slave Address R A D0 A A 4-bit Channel ID 0 0 0 0\nFrame D : Reading ADC data with averaging enabled & \nchannel ID appended\nData from host to device Data from device to host\n17TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedFigure 25.Data Frames forReading Data\n7.3.10 I2CProtocol Features\n7.3.10.1 General Call\nOnreceiving ageneral call(00h), thedevice provides anacknowledge (ACK).\n7.3.10.2 General CallWith Software Reset\nOnreceiving ageneral call(00h) followed byasoftware reset (06h), thedevice resets itself.\n7.3.10.3 General CallWith aSoftware Write totheProgrammable Part oftheSlave Address\nOnreceiving ageneral call(00h) followed by04h, thedevice reevaluates itsown I2Caddress configured bythe\nADDR pin.During thisoperation, thedevice does notrespond toother I2Ccommands except thegeneral-call\ncommand.\n7.3.10.4 Configuring theDevice forHigh-Speed I2CMode\nThe device canbeconfigured inhigh-speed I2Cmode byproviding anI2Cframe with oneofthese codes: 0x09,\n0x0B, 0x0D, or0x0F.\nAfter receiving oneofthese codes, thedevice sets theI2C_HIGH_SPEED bitintheSYSTEM_STATUS register\nandremains inhigh-speed I2Cmode until aSTOP condition isreceived inanI2Cframe.\n7.4 Device Functional Modes\nTable 5liststhefunctional modes supported bytheTLA2528.\nTable 5.Functional Modes\nFUNCTIONAL\nMODECONVERSION CONTROL MUX CONTROL SEQ_MODE[1:0]\nManual 9thfalling edge ofSCL (ACK) Register write toMANUAL_CHID 00b\nAuto-sequence 9thfalling edge ofSCL (ACK) Channel sequencer 01b\n8 bit I2C frame A S 7-bit Slave Address R ASample A\nClock stretching for conversion time\nData from host to device Data from device to host8 bit I2C frame A 8 bit I2C frame A 8 bit I2C frame ASample A + 1\nClock stretching for conversion time\nIdle\nSEQ_MODE  = 0\nConfigure channels as AIN/GPIO using PIN_CFG\nSelect Manual mode  \n(SEQ_MODE  = 00b)\nConfigure desired Channel ID in MANUAL_CHID  field\nHost provides Conversion Start Frame  on I2C Bus\nHost provides Conversion Read Frame on I2C Bus\nSame \nChannel ID?Yes No\nManual mode with channel selection using register write\n18TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedThe device powers upinmanual mode (see theManual Mode section) and can beconfigured into any mode\nlisted inTable 5bywriting theconfiguration registers forthedesired mode.\n7.4.1 Device Power-Up andReset\nOnpower-up, thedevice calculates theaddress from theresistors connected ontheADDR pinandtheBOR bit\nisset,thus indicating apower-cycle orreset event.\nThedevice canbereset byanI2Cgeneral call(00h) followed byasoftware reset (06h), bysetting theRST bit,or\nbyrecycling thepower ontheAVDD pin.\n7.4.2 Manual Mode\nManual mode allows theexternal host processor todirectly select theanalog input channel. Figure 26lists the\nsteps foroperating thedevice inmanual mode.\nFigure 26.Device Operation inManual Mode\nProvide anI2Cstart orrestart frame toinitiate aconversion, asshown intheconversion start frame ofFigure 27,\nafter configuring thedevice registers. ADC data can beread insubsequent I2Cframes. The number ofI2C\nframes required toread conversion data depends ontheoutput data frame size; see theOutput Data Format\nsection formore details. Anew conversion isinitiated ontheninth falling edge ofSCL (ACK bit)when thelast\nbyte ofoutput data isread.\nFigure 27.Starting aConversion andReading Data inManual Mode\nIdle\nSEQ_MODE  = 0\nConfigure channels as AIN/GPIO using PIN_CFG\nEnable analog inputs  for sequencing ( AUTO_SEQ_CHSEL )\nSelect Auto-sequence mode  (SEQ_MODE  = 01b)\n (optional) Configure alert conditions \n(optional) Append Channel ID to data using APPEND_STATUS\nEnable channel sequencing  SEQ_START = 1\nHost provides Conversion Start Frame  on I2C Bus\nHost provides Conversion Read Frame on I2C Bus\nContinue?Device selects next channel according to AUTO_SEQ_C HSEL\nDisable channel sequencing  SEQ_START = 0\nIdleYes\nNo\n19TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7.4.3 Auto-Sequence Mode\nInauto-sequence mode, theinternal channel sequencer switches themultiplexer tothenext analog input\nchannel after every conversion. The desired analog input channels can beconfigured forsequencing inthe\nAUTO_SEQ_CHSEL register. Toenable thechannel sequencer, setSEQ_START to1b.After every conversion,\nthechannel sequencer switches themultiplexer tothenext analog input inascending order. Tostop thechannel\nsequencer from selecting channels, setSEQ_START to0b.Figure 28lists theconversion start andread frames\nforauto-sequence mode.\nFigure 28.Device Operation inAuto-Sequence Mode\n0001 0000b A S 7-bit Slave Address W A\nData from host to device Data from device to hostRegister \nAddressA P/Sr Register Data A S 7-bit Slave Address R A P/Sr\n20TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7.5 Programming\nTable 6provides theacronyms fordifferent conditions inanI2Cframe. Table 7lists thevarious command\nopcodes.\nTable 6.I2CFrame Acronyms\nSYMBOL DESCRIPTION\nS Start condition fortheI2Cframe\nSr Restart condition fortheI2Cframe\nP Stop condition fortheI2Cframe\nA ACK (low)\nN NACK (high)\nR Read bit(high)\nW Write bit(low)\nTable 7.Opcodes forCommands\nOPCODE COMMAND DESCRIPTION\n0001 0000b Single register read\n0000 1000b Single register write\n0001 1000b Setbit\n0010 0000b Clear bit\n0011 0000b Reading acontinuous block ofregisters\n0010 1000b Writing acontinuous block ofregisters\n7.5.1 Reading Registers\nThe I2Cmaster caneither read asingle register oracontinuous block registers from thedevice, asdescribed in\ntheSingle Register Read andReading aContinuous Block ofRegisters sections.\n7.5.1.1 Single Register Read\nToread asingle register from thedevice, theI2Cmaster must provide anI2Ccommand with three frames toset\ntheregister address forreading data. Table 7lists theopcodes fordifferent commands. After thiscommand is\nprovided, theI2Cmaster must provide another I2Cframe (asshown inFigure 29)containing thedevice address\nand theread bit.After thisframe, thedevice provides theregister data. The device provides thesame register\ndata even ifthehost provides more clocks. Toendtheregister read command, themaster must provide aSTOP\noraRESTART condition intheI2Cframe.\nNOTE: S=start, Sr=repeated start, andP=stop.\nFigure 29.Reading Register Data\n0000 1000b A S 7-bit Slave Address W A\nData from host to device Data from device to hostRegister \nAddressA Register Data A P/Sr\n0011 0000b A S 7-bit Slave Address W A\nData from host to device Data from device to host1st Reg Address \nin the BlockA P/Sr Register Data A S 7-bit Slave Address R A P/Sr\n21TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7.5.1.2 Reading aContinuous Block ofRegisters\nToread acontinuous block ofregisters, theI2Cmaster must provide anI2Ccommand tosettheregister\naddress. The register address istheaddress ofthefirst register intheblock that must beread. After this\ncommand isprovided, theI2Cmaster must provide another I2Cframe, asshown inFigure 30,containing the\ndevice address andtheread bit.After thisframe, thedevice provides theregister data. The device provides data\nforthenext register when more clocks areprovided. When data areread from addresses thatdonotexist inthe\nregister map ofthedevice, thedevice returns zeros. Ifthedevice does nothave anyfurther registers toprovide\ndata on,thedevice provide zeros. Toend theregister read command, themaster must provide aSTOP ora\nRESTART condition intheI2Cframe.\nNOTE: S=start, Sr=repeated start, andP=stop.\nFigure 30.Reading aContinuous Block ofRegisters\n7.5.2 Writing Registers\nThe I2Cmaster caneither write asingle register oracontinuous block ofregisters tothedevice, setafewbitsin\naregister, orclear afewbitsinaregister.\n7.5.2.1 Single Register Write\nTowrite asingle register from thedevice, asshown inFigure 31,theI2Cmaster must provide anI2Ccommand\nwith four frames. The register address istheaddress oftheregister thatmust bewritten andtheregister data is\nthevalue that must bewritten. Table 7lists theopcodes fordifferent commands. Toend theregister write\ncommand, themaster must provide aSTOP oraRESTART condition intheI2Cframe.\nNOTE: S=start, Sr=repeated start, andP=stop.\nFigure 31.Writing aSingle Register\n7.5.2.2 SetBit\nThe I2Cmaster must provide anI2Ccommand with four frames, asshown inFigure 31,tosetbitsinaregister\nwithout changing theother bits. The register address istheaddress oftheregister thatthebitsmust setandthe\nregister data isthevalue representing thebitsthatmust beset.Bitswith avalue of1intheregister data areset\nandbitswith avalue of0intheregister data arenotchanged. Table 7lists theopcodes fordifferent commands.\nToendthiscommand, themaster must provide aSTOP orRESTART condition intheI2Cframe.\n7.5.2.3 Clear Bit\nThe I2Cmaster must provide anI2Ccommand with four frames, asshown inFigure 31,toclear bitsinaregister\nwithout changing theother bits. The register address istheaddress oftheregister that thebitsmust clear and\ntheregister data isthevalue representing thebitsthatmust becleared. Bitswith avalue of1intheregister data\narecleared andbitswith avalue of0intheregister data arenotchanged. Table 7lists theopcodes fordifferent\ncommands. Toendthiscommand, themaster must provide aSTOP oraRESTART condition intheI2Cframe.\n0010 1000b A S 7-bit Slave Address W A\nData from host to device Data from device to host1st Reg Address \nin the blockA Register Data A P/Sr\n22TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7.5.2.4 Writing aContinuous Block ofRegisters\nThe I2Cmaster must provide anI2Ccommand, asshown inFigure 32,towrite acontinuous block ofregisters.\nThe register address istheaddress ofthefirstregister intheblock that must bewritten. The I2Cmaster must\nprovide data forregisters insubsequent I2Cframes inanascending order ofregister addresses. Writing data to\naddresses that donotexist intheregister map ofthedevice have noeffect. Table 7lists theopcodes for\ndifferent commands. Ifthedata provided bytheI2Cmaster exceeds theaddress space ofthedevice, thedevice\nignores thedata beyond theaddress space. Toend theregister write command, themaster must provide a\nSTOP oraRESTART condition intheI2Cframe.\nNOTE: S=start, Sr=repeated start, andP=stop.\nFigure 32.Writing aContinuous Block ofRegisters\n23TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7.6 TLA2528 Registers\nTable 8lists theTLA2528 registers. Allregister offset addresses notlisted inTable 8should beconsidered as\nreserved locations andtheregister contents should notbemodified.\nTable 8.TLA2528 Registers\nAddress Acronym Register\nNameSection\n0x0 SYSTEM_STATUS SYSTEM_STATUS Register (Address =0x0) [reset =0x80]\n0x1 GENERAL_CFG GENERAL_CFG Register (Address =0x1) [reset =0x0]\n0x2 DATA_CFG DATA_CFG Register (Address =0x2) [reset =0x0]\n0x3 OSR_CFG OSR_CFG Register (Address =0x3) [reset =0x0]\n0x4 OPMODE_CFG OPMODE_CFG Register (Address =0x4) [reset =0x0]\n0x5 PIN_CFG PIN_CFG Register (Address =0x5) [reset =0x0]\n0x7 GPIO_CFG GPIO_CFG Register (Address =0x7) [reset =0x0]\n0x9 GPO_DRIVE_CFG GPO_DRIVE_CFG Register (Address =0x9) [reset =0x0]\n0xB GPO_VALUE GPO_VALUE Register (Address =0xB) [reset =0x0]\n0xD GPI_VALUE GPI_VALUE Register (Address =0xD) [reset =0x0]\n0x10 SEQUENCE_CFG SEQUENCE_CFG Register (Address =0x10) [reset =0x0]\n0x11 CHANNEL_SEL CHANNEL_SEL Register (Address =0x11) [reset =0x0]\n0x12 AUTO_SEQ_CH_SEL AUTO_SEQ_CH_SEL Register (Address =0x12) [reset =0x0]\nComplex bitaccess types areencoded tofitintosmall table cells. Table 9shows thecodes that areused for\naccess types inthissection.\nTable 9.TLA2528 Access Type Codes\nAccess Type Code Description\nRead Type\nR R Read\nWrite Type\nW W Write\nReset orDefault Value\n-n Value after reset orthedefault\nvalue\nRegister Array Variables\ni,j,k,l,m,n When these variables areused in\naregister name, anoffset, oran\naddress, they refer tothevalue of\naregister array where theregister\nispartofagroup ofrepeating\nregisters. Theregister groups form\nahierarchical structure andthe\narray isrepresented with a\nformula.\ny When thisvariable isused ina\nregister name, anoffset, oran\naddress itrefers tothevalue ofa\nregister array.\n7.6.1 SYSTEM_STATUS Register (Address =0x0) [reset =0x80]\nSYSTEM_STATUS isshown inFigure 33anddescribed inTable 10.\nReturn totheSummary Table .\n24TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedFigure 33.SYSTEM_STATUS Register\n7 6 5 4 3 2 1 0\nRSVD SEQ_STATUS I2C_SPEED RESERVED OSR_DONE CRC_ERR_FU\nSERESERVED BOR\nR-1b R-0b R-0b R-0b R/W-0b R-0b R-0b R/W-0b\nTable 10.SYSTEM_STATUS Register Field Descriptions\nBit Field Type Reset Description\n7 RSVD R 1b This bitmust read 1b.\n6 SEQ_STATUS R 0b Sequencer Status\n0b=Sequence stopped\n1b=Sequence inprogress\n5 I2C_SPEED R 0b I2Chigh-speed status\n0b=Device isnotinhigh speed mode\n1b=Device isinhigh speed mode\n4 RESERVED R 0b Reserved. Reads return 0b.\n3 OSR_DONE R/W 0b OSR status. Clear thisbitbywriting 1btothisbit.\n0b=OSR inprogress; data notready.\n1b=OSR complete; data ready.\n2 CRC_ERR_FUSE R 0b Device fuse CRC check status. Tore-evaluate thisbit,software reset\nthedevice orpower cycle AVDD.\n0b=Configuration isgood.\n1b=Device configuration notloaded correctly.\n1 RESERVED R 0b Reserved. Reads return 0b.\n0 BOR R/W 0b Brown outreset indicator. This bitissetifbrown outcondition occurs\nordevice ispower cycled. Write 1tothisbittoclear theflag.\n0b=Nobrown outfrom lasttime thisbitwas cleared.\n1b=Brown outcondition detected ordevice power cycled.\n7.6.2 GENERAL_CFG Register (Address =0x1) [reset =0x0]\nGENERAL_CFG isshown inFigure 34anddescribed inTable 11.\nReturn totheSummary Table .\nFigure 34.GENERAL_CFG Register\n7 6 5 4 3 2 1 0\nRESERVED CNVST CH_RST CAL RST\nR-0b W-0b R/W-0b R/W-0b W-0b\nTable 11.GENERAL_CFG Register Field Descriptions\nBit Field Type Reset Description\n7-4 RESERVED R 0b Reserved. Reads return 0b.\n3 CNVST W 0b Intiate start ofconversion. Readback ofthisbitwillreturn 0.\n0b=Normal operation.\n1b=Initiate start ofconversion.\n2 CH_RST R/W 0b Force allchannels tobeanalog inputs.\n0b=Normal operation.\n1b=Allchannels will besetasanalog inputs irrespective of\nconfiguration inother registers.\n1 CAL R/W 0b Calibrate ADC offset.\n0b=Normal operation.\n1b=ADC offset willbecalibrated. After calibration iscomplete, this\nbitwillbesetto0.\n25TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedTable 11.GENERAL_CFG Register Field Descriptions (continued)\nBit Field Type Reset Description\n0 RST W 0b Software reset allregisters todefault values.\n0b=Normal operation.\n1b=Device willbereset. After reset iscomplete, thisbitwillbeset\nto0.\n7.6.3 DATA_CFG Register (Address =0x2) [reset =0x0]\nDATA_CFG isshown inFigure 35anddescribed inTable 12.\nReturn totheSummary Table .\nFigure 35.DATA_CFG Register\n7 6 5 4 3 2 1 0\nFIX_PAT RESERVED APPEND_STATUS[1:0] RESERVED\nR/W-0b R-0b R/W-0b R-0b\nTable 12.DATA_CFG Register Field Descriptions\nBit Field Type Reset Description\n7 FIX_PAT R/W 0b Device outputs fixed data bits. Helpful fordebugging device\ncommunication.\n0b=Normal operation.\n1b=Device outputs afixed code 0xA5A repeatitively when reading\nADC data.\n6 RESERVED R 0b Reserved. Reads return 0b.\n5-4 APPEND_STATUS[1:0] R/W 0b Append 4-bit channel IDtooutput data.\n0b=Channel IDisnotappended toADC data.\n1b=Channel IDisappended toADC data.\n3-0 RESERVED R 0b Reserved. Reads return 0b.\n7.6.4 OSR_CFG Register (Address =0x3) [reset =0x0]\nOSR_CFG isshown inFigure 36anddescribed inTable 13.\nReturn totheSummary Table .\nFigure 36.OSR_CFG Register\n7 6 5 4 3 2 1 0\nRESERVED OSR[2:0]\nR-0b R/W-0b\nTable 13.OSR_CFG Register Field Descriptions\nBit Field Type Reset Description\n7-3 RESERVED R 0b Reserved. Reads return 0b.\n2-0 OSR[2:0] R/W 0b Selects theoversampling ratio forADC conversion result.\n0b=OSR =0.\n1b=OSR =2.\n10b=OSR =4.\n11b=OSR =8.\n100b =OSR =16.\n101b =OSR =32.\n110b =OSR =64.\n111b =OSR =128.\n26TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7.6.5 OPMODE_CFG Register (Address =0x4) [reset =0x0]\nOPMODE_CFG isshown inFigure 37anddescribed inTable 14.\nReturn totheSummary Table .\nFigure 37.OPMODE_CFG Register\n7 6 5 4 3 2 1 0\nRESERVED OSC_SEL CLK_DIV[3:0]\nR-0b R/W-0b R/W-0b\nTable 14.OPMODE_CFG Register Field Descriptions\nBit Field Type Reset Description\n7-5 RESERVED R 0b Reserved. Reads return 0b.\n4 OSC_SEL R/W 0b Selects theoscillator forinternal timing generation.\n0b=High speed oscillator.\n1b=Low power oscillator.\n3-0 CLK_DIV[3:0] R/W 0b Sampling speed control. Refer tosection onOscillator andTiming\nControl fordetails.\n7.6.6 PIN_CFG Register (Address =0x5) [reset =0x0]\nPIN_CFG isshown inFigure 38anddescribed inTable 15.\nReturn totheSummary Table .\nFigure 38.PIN_CFG Register\n7 6 5 4 3 2 1 0\nPIN_CFG[7:0]\nR/W-0b\nTable 15.PIN_CFG Register Field Descriptions\nBit Field Type Reset Description\n7-0 PIN_CFG[7:0] R/W 0b Configure device channels CH7 through CH0 asanalog input or\nGPIO.\n0b=Channel isconfigured asanalog input.\n1b=Channel isconfigured asGPIO.\n7.6.7 GPIO_CFG Register (Address =0x7) [reset =0x0]\nGPIO_CFG isshown inFigure 39anddescribed inTable 16.\nReturn totheSummary Table .\nFigure 39.GPIO_CFG Register\n7 6 5 4 3 2 1 0\nGPIO_CFG[7:0]\nR/W-0b\nTable 16.GPIO_CFG Register Field Descriptions\nBit Field Type Reset Description\n7-0 GPIO_CFG[7:0] R/W 0b Configure GPIO7 through GPIO0 aseither digital input ordigital\noutput.\n0b=GPIO isdigital input.\n1b=GPIO isdigital output.\n27TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated7.6.8 GPO_DRIVE_CFG Register (Address =0x9) [reset =0x0]\nGPO_DRIVE_CFG isshown inFigure 40anddescribed inTable 17.\nReturn totheSummary Table .\nFigure 40.GPO_DRIVE_CFG Register\n7 6 5 4 3 2 1 0\nGPO_DRIVE_CFG[7:0]\nR/W-0b\nTable 17.GPO_DRIVE_CFG Register Field Descriptions\nBit Field Type Reset Description\n7-0 GPO_DRIVE_CFG[7:0] R/W 0b Configure digital outputs GPO7 through GPO0 asopen-drain or\npush-pull output.\n0b=Digital output isopen-drain. Connect external pullup.\n1b=Digital output ispush-pull.\n7.6.9 GPO_VALUE Register (Address =0xB) [reset =0x0]\nGPO_VALUE isshown inFigure 41anddescribed inTable 18.\nReturn totheSummary Table .\nFigure 41.GPO_VALUE Register\n7 6 5 4 3 2 1 0\nGPO_VALUE[7:0]\nR/W-0b\nTable 18.GPO_VALUE Register Field Descriptions\nBit Field Type Reset Description\n7-0 GPO_VALUE[7:0] R/W 0b Logic level tobesetondigital outputs GPO[7:0].\n0b=Digital output settologic 0.\n1b=Digital output settologic 1.\n7.6.10 GPI_VALUE Register (Address =0xD) [reset =0x0]\nGPI_VALUE isshown inFigure 42anddescribed inTable 19.\nReturn totheSummary Table .\nFigure 42.GPI_VALUE Register\n7 6 5 4 3 2 1 0\nGPI_VALUE[7:0]\nR-0b\nTable 19.GPI_VALUE Register Field Descriptions\nBit Field Type Reset Description\n7-0 GPI_VALUE[7:0] R 0b Readback thelogic level ondigital input.\n0b=Digital input isatlogic 0.\n1b=Digital input isatlogic 1.\n7.6.11 SEQUENCE_CFG Register (Address =0x10) [reset =0x0]\nSEQUENCE_CFG isshown inFigure 43anddescribed inTable 20.\nReturn totheSummary Table .\n28TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedFigure 43.SEQUENCE_CFG Register\n7 6 5 4 3 2 1 0\nRESERVED SEQ_START RESERVED SEQ_MODE[1:0]\nR-0b R/W-0b R-0b R/W-0b\nTable 20.SEQUENCE_CFG Register Field Descriptions\nBit Field Type Reset Description\n7-5 RESERVED R 0b Reserved. Reads return 0b.\n4 SEQ_START R/W 0b Sequence start control when using auto sequence mode.\n0b=Stop auto sequencing.\n1b=Start auto sequencing from firstenabled analog input channel\nstarting from channel ID=0(ascending order).\n3-2 RESERVED R 0b Reserved. Reads return 0b.\n1-0 SEQ_MODE[1:0] R/W 0b Selects themode ofscanning analog input channels.\n0b=Manual sequence mode.\n1b=Auto sequence mode.\n10b=Reserved.\n11b=Reserved.\n7.6.12 CHANNEL_SEL Register (Address =0x11) [reset =0x0]\nCHANNEL_SEL isshown inFigure 44anddescribed inTable 21.\nReturn totheSummary Table .\nFigure 44.CHANNEL_SEL Register\n7 6 5 4 3 2 1 0\nRESERVED MANUAL_CHID[3:0]\nR-0b R/W-0b\nTable 21.CHANNEL_SEL Register Field Descriptions\nBit Field Type Reset Description\n7-4 RESERVED R 0b Reserved. Reads return 0b.\n3-0 MANUAL_CHID[3:0] R/W 0b Inmanual mode, thisfield contains the4-bit channel IDoftheanalog\ninput channel fornext ADC conversion. Forvalid ADC data, the\nchannel IDmust notbeconfigured asGPIO.\n0b=CH0\n1b=CH1\n10b=CH2\n11b=CH3\n100b =CH4\n101b =CH5\n110b =CH6\n111b =CH7\n1000b =Reserved.\n7.6.13 AUTO_SEQ_CH_SEL Register (Address =0x12) [reset =0x0]\nAUTO_SEQ_CH_SEL isshown inFigure 45anddescribed inTable 22.\nReturn totheSummary Table .\n29TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedFigure 45.AUTO_SEQ_CH_SEL Register\n7 6 5 4 3 2 1 0\nAUTO_SEQ_CH_SEL[7:0]\nR/W-0b\nTable 22.AUTO_SEQ_CH_SEL Register Field Descriptions\nBit Field Type Reset Description\n7-0 AUTO_SEQ_CH_SEL[7:0] R/W 0b Enable analog input channels AIN7 through AIN0 inauto sequencing\nmode.\n0b=Analog input channel isnotenabled inscanning sequence.\n1b=Analog input channel isenabled inscanning sequence.\nADC\nFrom input device GPIx\nGPIxAVDDSW\nController DeviceI2CAVDD (V REF) Digital Output (open-drain)\nDigital InputAnalog Input\nAnalog InputDigital Output (push-pull)\nDigital InputAnalog Input\nAnalog Input\n30TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.2 Typical Applications\n8.2.1 Mixed-Channel Configuration\nFigure 46.DAQ Circuit: Single-Supply DAQ\n8.2.1.1 Design Requirements\nThe goal ofthisapplication istoconfigure some channels oftheTLA2528 asdigital inputs, open-drain digital\noutputs, andpush-pull digital outputs.\n8.2.1.2 Detailed Design Procedure\nThe TLA2528 can support GPIO functionality ateach input pin. Any analog input pincan beindependently\nconfigured asadigital input, adigital open-drain output, oradigital push-pull output though thePIN_CFG and\nGPIO_CFG registers; seeTable 3.\n8.2.1.2.1 Digital Input\nThe digital input functionality can beused tomonitor asignal within thesystem. Figure 47illustrates that the\nstate ofthedigital input canberead from theGPI_VALUE register.\nFigure 47.Digital Input\nOutput CodeFrequency\n015000300004500060000\n2048 204939581\n25955\nC001\nRPULL_UPVPULL_UP\nGPOxADC Receiving Device\nQILOAD\n31TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.2.2 Digital Open-Drain Output\nThe channels oftheTLA2528 canbeconfigured asdigital open-drain outputs supporting anoutput voltage upto\n5.5V.Anopen-drain output, asshown inFigure 48,consists ofaninternal FET (Q)connected toground. The\noutput isidlewhen notdriven bythedevice, which means Qisoffand thepull-up resistor, RPULL_UP ,connects\ntheGPOx node tothedesired output voltage. The output voltage canrange anywhere upto5.5V,depending on\ntheexternal voltage that theGPIOx ispulled upto.When thedevice isdriving theoutput, Qturns on,thus\nconnecting thepull-up resistor toground andbringing thenode voltage atGPOx low.\nFigure 48.Digital Open-Drain Output\nThe minimum value ofthepullup resistor, ascalculated inEquation 3,isgiven bytheratio ofVPULL_UP and the\nmaximum current supported bythedevice digital output (5mA).\nRMIN=(VPULL_UP /5mA) (3)\nThe maximum value ofthepullup resistor, ascalculated inEquation 4,depends ontheminimum input current\nrequirement, ILOAD,ofthereceiving device driven bythisGPIO.\nRMAX=(VPULL_UP /ILOAD) (4)\nSelect RPULL_UP such thatRMIN<RPULL_UP <RMAX.\n8.2.1.3 Application Curve\nStandard deviation =0.49 LSB\nFigure 49.DCInput Histogram\nGPOxADC\nDigital \noutput\nQ2Q1AVDD\n32TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.2 Digital Push-Pull Output\nThe channels oftheTLA2528 canbeconfigured asdigital push-pull outputs supporting anoutput voltage upto\nAVDD. Asshown inFigure 50,apush-pull output consists oftwomirrored opposite bipolar transistors, Q1and\nQ2.The device canboth source andsink current because only onetransistor isonatatime (either Q2isonand\npulls theoutput low, orQ1isonand sets theoutput high). Apush-pull configuration always drives theline\nopposed toanopen-drain output where thelineisleftfloating.\nFigure 50.Digital Push-Pull Output\nAVDD\nGND\nDVDDAVDD\nDVDD1 PF1 PF\n1 PFGNDDECAP\n33TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated9Power Supply Recommendations\n9.1 AVDD andDVDD Supply Recommendations\nThe TLA2528 has twoseparate power supplies: AVDD and DVDD. The device operates onAVDD; DVDD is\nused fortheinterface circuits. Forsupplies greater than 2.35 V,AVDD and DVDD canbeshorted externally if\nsingle-supply operation isdesired. The AVDD supply also defines thefull-scale input range ofthedevice.\nDecouple theAVDD and DVDD pins individually, asshown inFigure 51,with 1-µFceramic decoupling\ncapacitors. The minimum capacitor value required forAVDD and DVDD is200 nFand 20nF,respectively. If\nboth supplies are powered from thesame source, aminimum capacitor value of220 nFisrequired for\ndecoupling.\nConnect a1-µFdecoupling capacitor between theDECAP andGND pins fortheinternal power supply.\nFigure 51.Power-Supply Decoupling\nAIN/GPIOSCL\nSDA\nADDR\nAVDDDVDD\nGND\nDECAPNC\n34TLA2528\nSBAS961A –MAY 2019 –REVISED APRIL 2020 www.ti.com\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nFigure 52shows aboard layout example fortheTLA2528. Avoid crossing digital lines with theanalog signal path\nandkeep theanalog input signals andtheAVDD supply away from noise sources.\nUse 1-µFceramic bypass capacitors inclose proximity totheanalog (AVDD) and digital (DVDD) power-supply\npins. Avoid placing vias between theAVDD andDVDD pins andthebypass capacitors. Connect theGND pinto\ntheground plane using short, low-impedance paths. The AVDD supply voltage also functions asthereference\nvoltage fortheTLA2528. Place thedecoupling capacitor forAVDD close tothedevice AVDD andGND pins and\nconnect thedecoupling capacitor tothedevice pins with thick copper tracks.\n10.2 Layout Example\nFigure 52.Example Layout\n35TLA2528\nwww.ti.com SBAS961A –MAY 2019 –REVISED APRIL 2020\nProduct Folder Links: TLA2528Submit Documentation Feedback Copyright ©2019 –2020, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.2 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.68 0.07\n16X 0.50.30.8 MAX\n(DIM A) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9WQFN - 0.8 mm max height RTE0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4219117/B   04/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2PIN 1 INDEX AREA\n0.08SEATING PLANE\n149\n125 8\n16 13\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n17 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.58)\nTYP(1.68)\n(R0.05)\nALL PAD CORNERS(0.58) TYPWQFN - 0.8 mm max height RTE0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4219117/B   04/2022SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X17\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.55)\n(R0.05) TYPWQFN - 0.8 mm max height RTE0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4219117/B   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLA2528IRTER ACTIVE WQFN RTE 163000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2528\nTLA2528IRTET ACTIVE WQFN RTE 16250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 2528\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Sep-2021\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLA2528IRTER WQFN RTE163000 330.0 12.4 3.33.31.18.012.0 Q2\nTLA2528IRTET WQFN RTE16250 180.0 12.4 3.33.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 13-May-2020\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLA2528IRTER WQFN RTE 163000 367.0 367.0 35.0\nTLA2528IRTET WQFN RTE 16250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 13-May-2020\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WQFN - 0.8 mm max height RTE 16\nPLASTIC QUAD FLATPACK - NO LEAD 3 x 3, 0.5 mm pitch\n4225944/A\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.68 0.07\n16X 0.50.30.8 MAX\n(DIM A) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9WQFN - 0.8 mm max height RTE0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4219117/B   04/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2PIN 1 INDEX AREA\n0.08SEATING PLANE\n149\n125 8\n16 13\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n17 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.58)\nTYP(1.68)\n(R0.05)\nALL PAD CORNERS(0.58) TYPWQFN - 0.8 mm max height RTE0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4219117/B   04/2022SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X17\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.55)\n(R0.05) TYPWQFN - 0.8 mm max height RTE0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4219117/B   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TLA2528IRTER

#### Key Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 2.35 V to 5.5 V
  - Digital Supply Voltage (DVDD): 1.65 V to 5.5 V

- **Current Ratings:**
  - Maximum current through any pin (except supply pins): ±10 mA
  - Analog supply current (IAVDD) varies based on I2C mode, with typical values ranging from 7 µA (no conversion) to 195 µA (I2C high-speed mode).

- **Power Consumption:**
  - Varies with operating mode; for example, in high-speed mode at AVDD = 5V, the current can reach up to 195 µA.

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - WQFN (16 pins), dimensions: 3 mm x 3 mm

- **Special Features:**
  - 8 channels configurable as analog inputs, digital inputs, or digital outputs.
  - I2C interface supporting up to 3.4 MHz.
  - Programmable averaging filter for enhanced resolution (16-bit output).
  - Supports multiple I2C addresses (up to 8).

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E.

#### Description:
The **TLA2528** is a small, 8-channel, 12-bit analog-to-digital converter (ADC) with a multiplexed input structure and an I2C-compatible interface. It allows for flexible configuration of its channels, enabling them to function as either analog inputs, digital inputs, or digital outputs. The device features an internal oscillator for the ADC conversion process and includes a programmable averaging filter to enhance output resolution.

#### Typical Applications:
- **Mobile Robot CPU Boards:** The TLA2528 can be used for sensor data acquisition and control in mobile robotics.
- **Rack Servers:** It can monitor various signals and control functions within server environments.
- **Intra-DC Interconnect (Metro):** The ADC can be utilized for data acquisition in data center interconnect applications.

The TLA2528 is particularly suited for applications requiring mixed-signal processing, where both analog and digital signals need to be managed efficiently. Its ability to configure channels dynamically makes it versatile for various embedded systems and control applications.