{"Brian Towles": [0, ["Unifying on-chip and inter-node switching within the Anton 2 network", ["Brian Towles", "J. P. Grossman", "Brian Greskamp", "David E. Shaw"], "https://doi.org/10.1109/ISCA.2014.6853238", "isca", 2014]], "J. P. Grossman": [0, ["Unifying on-chip and inter-node switching within the Anton 2 network", ["Brian Towles", "J. P. Grossman", "Brian Greskamp", "David E. Shaw"], "https://doi.org/10.1109/ISCA.2014.6853238", "isca", 2014]], "Brian Greskamp": [0, ["Unifying on-chip and inter-node switching within the Anton 2 network", ["Brian Towles", "J. P. Grossman", "Brian Greskamp", "David E. Shaw"], "https://doi.org/10.1109/ISCA.2014.6853238", "isca", 2014]], "David E. Shaw": [0, ["Unifying on-chip and inter-node switching within the Anton 2 network", ["Brian Towles", "J. P. Grossman", "Brian Greskamp", "David E. Shaw"], "https://doi.org/10.1109/ISCA.2014.6853238", "isca", 2014]], "Andrew Putnam": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Adrian M. Caulfield": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Eric S. Chung": [4.787095349456649e-05, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Derek Chiou": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Kypros Constantinides": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "John Demme": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Hadi Esmaeilzadeh": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014], ["General-purpose code acceleration with limited-precision analog computation", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", "isca", 2014]], "Jeremy Fowers": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Gopi Prashanth Gopal": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Jan Gray": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Michael Haselman": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Scott Hauck": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Stephen Heil": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Amir Hormati": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Joo-Young Kim": [0.9967582374811172, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Sitaram Lanka": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "James R. Larus": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Eric Peterson": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Simon Pope": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Aaron Smith": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Jason Thong": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Phillip Yi Xiao": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014]], "Doug Burger": [0, ["A reconfigurable fabric for accelerating large-scale datacenter services", ["Andrew Putnam", "Adrian M. Caulfield", "Eric S. Chung", "Derek Chiou", "Kypros Constantinides", "John Demme", "Hadi Esmaeilzadeh", "Jeremy Fowers", "Gopi Prashanth Gopal", "Jan Gray", "Michael Haselman", "Scott Hauck", "Stephen Heil", "Amir Hormati", "Joo-Young Kim", "Sitaram Lanka", "James R. Larus", "Eric Peterson", "Simon Pope", "Aaron Smith", "Jason Thong", "Phillip Yi Xiao", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853195", "isca", 2014], ["General-purpose code acceleration with limited-precision analog computation", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", "isca", 2014]], "Bhavya K. Daya": [0, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Chia-Hsin Owen Chen": [0, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Suvinay Subramanian": [0, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Woo-Cheol Kwon": [0.999874472618103, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Sunghyun Park": [0.9931042641401291, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Tushar Krishna": [0, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Jim Holt": [0, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Anantha P. Chandrakasan": [0, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Li-Shiuan Peh": [0, ["SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering", ["Bhavya K. Daya", "Chia-Hsin Owen Chen", "Suvinay Subramanian", "Woo-Cheol Kwon", "Sunghyun Park", "Tushar Krishna", "Jim Holt", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "https://doi.org/10.1109/ISCA.2014.6853232", "isca", 2014]], "Gaurang Upasani": [0, ["Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery", ["Gaurang Upasani", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2014.6853200", "isca", 2014]], "Xavier Vera": [0, ["Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery", ["Gaurang Upasani", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2014.6853200", "isca", 2014]], "Antonio Gonzalez": [0, ["Avoiding core's DUE & SDC via acoustic wave detectors and tailored error containment and recovery", ["Gaurang Upasani", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1109/ISCA.2014.6853200", "isca", 2014]], "Long Chen": [0, ["MemGuard: A low cost and energy efficient design to support and enhance memory system reliability", ["Long Chen", "Zhao Zhang"], "https://doi.org/10.1109/ISCA.2014.6853221", "isca", 2014]], "Zhao Zhang": [0, ["MemGuard: A low cost and energy efficient design to support and enhance memory system reliability", ["Long Chen", "Zhao Zhang"], "https://doi.org/10.1109/ISCA.2014.6853221", "isca", 2014]], "Siva Kumar Sastry Hari": [0, ["GangES: Gang error simulation for hardware resiliency evaluation", ["Siva Kumar Sastry Hari", "Radha Venkatagiri", "Sarita V. Adve", "Helia Naeimi"], "https://doi.org/10.1109/ISCA.2014.6853212", "isca", 2014]], "Radha Venkatagiri": [0, ["GangES: Gang error simulation for hardware resiliency evaluation", ["Siva Kumar Sastry Hari", "Radha Venkatagiri", "Sarita V. Adve", "Helia Naeimi"], "https://doi.org/10.1109/ISCA.2014.6853212", "isca", 2014]], "Sarita V. Adve": [0, ["GangES: Gang error simulation for hardware resiliency evaluation", ["Siva Kumar Sastry Hari", "Radha Venkatagiri", "Sarita V. Adve", "Helia Naeimi"], "https://doi.org/10.1109/ISCA.2014.6853212", "isca", 2014]], "Helia Naeimi": [0, ["GangES: Gang error simulation for hardware resiliency evaluation", ["Siva Kumar Sastry Hari", "Radha Venkatagiri", "Sarita V. Adve", "Helia Naeimi"], "https://doi.org/10.1109/ISCA.2014.6853212", "isca", 2014]], "Jack Wadden": [0, ["Real-world design and evaluation of compiler-managed GPU redundant multithreading", ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853227", "isca", 2014]], "Alexander Lyashevsky": [0, ["Real-world design and evaluation of compiler-managed GPU redundant multithreading", ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853227", "isca", 2014]], "Sudhanva Gurumurthi": [0, ["Real-world design and evaluation of compiler-managed GPU redundant multithreading", ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853227", "isca", 2014]], "Vilas Sridharan": [0, ["Real-world design and evaluation of compiler-managed GPU redundant multithreading", ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853227", "isca", 2014]], "Kevin Skadron": [0, ["Real-world design and evaluation of compiler-managed GPU redundant multithreading", ["Jack Wadden", "Alexander Lyashevsky", "Sudhanva Gurumurthi", "Vilas Sridharan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853227", "isca", 2014], ["Architecture implications of pads as a scarce resource", ["Runjie Zhang", "Ke Wang", "Brett H. Meyer", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853199", "isca", 2014]], "Tianshi Chen": [0, ["ArchRanker: A ranking approach to design space exploration", ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "https://doi.org/10.1109/ISCA.2014.6853198", "isca", 2014]], "Qi Guo": [0, ["ArchRanker: A ranking approach to design space exploration", ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "https://doi.org/10.1109/ISCA.2014.6853198", "isca", 2014]], "Ke Tang": [0, ["ArchRanker: A ranking approach to design space exploration", ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "https://doi.org/10.1109/ISCA.2014.6853198", "isca", 2014]], "Olivier Temam": [0, ["ArchRanker: A ranking approach to design space exploration", ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "https://doi.org/10.1109/ISCA.2014.6853198", "isca", 2014]], "Zhiwei Xu": [0, ["ArchRanker: A ranking approach to design space exploration", ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "https://doi.org/10.1109/ISCA.2014.6853198", "isca", 2014]], "Zhi-Hua Zhou": [0, ["ArchRanker: A ranking approach to design space exploration", ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "https://doi.org/10.1109/ISCA.2014.6853198", "isca", 2014]], "Yunji Chen": [0, ["ArchRanker: A ranking approach to design space exploration", ["Tianshi Chen", "Qi Guo", "Ke Tang", "Olivier Temam", "Zhiwei Xu", "Zhi-Hua Zhou", "Yunji Chen"], "https://doi.org/10.1109/ISCA.2014.6853198", "isca", 2014]], "Yakun Sophia Shao": [0, ["Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures", ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853196", "isca", 2014]], "Brandon Reagen": [0, ["Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures", ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853196", "isca", 2014]], "Gu-Yeon Wei": [0, ["Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures", ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853196", "isca", 2014], ["HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs", ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853215", "isca", 2014]], "David M. Brooks": [0, ["Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures", ["Yakun Sophia Shao", "Brandon Reagen", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853196", "isca", 2014], ["HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs", ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853215", "isca", 2014]], "Mario Badr": [0, ["SynFull: Synthetic traffic models capturing cache coherent behaviour", ["Mario Badr", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/ISCA.2014.6853236", "isca", 2014]], "Natalie D. Enright Jerger": [0, ["SynFull: Synthetic traffic models capturing cache coherent behaviour", ["Mario Badr", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/ISCA.2014.6853236", "isca", 2014]], "Ashish Venkat": [0, ["Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor", ["Ashish Venkat", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2014.6853218", "isca", 2014]], "Dean M. Tullsen": [0, ["Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor", ["Ashish Venkat", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2014.6853218", "isca", 2014]], "Andreas Sembrant": [0, ["Navigating the cache hierarchy with a single lookup", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/ISCA.2014.6853203", "isca", 2014]], "Erik Hagersten": [0, ["Navigating the cache hierarchy with a single lookup", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/ISCA.2014.6853203", "isca", 2014]], "David Black-Schaffer": [0, ["Navigating the cache hierarchy with a single lookup", ["Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/ISCA.2014.6853203", "isca", 2014]], "Angelos Arelakis": [0, ["SC2: A statistical compression cache scheme", ["Angelos Arelakis", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.2014.6853231", "isca", 2014]], "Per Stenstrom": [0, ["SC2: A statistical compression cache scheme", ["Angelos Arelakis", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.2014.6853231", "isca", 2014]], "Vivek Seshadri": [0, ["The Dirty-Block Index", ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2014.6853204", "isca", 2014]], "Abhishek Bhowmick": [0, ["The Dirty-Block Index", ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2014.6853204", "isca", 2014]], "Onur Mutlu": [0, ["The Dirty-Block Index", ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2014.6853204", "isca", 2014], ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Phillip B. Gibbons": [0, ["The Dirty-Block Index", ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2014.6853204", "isca", 2014]], "Michael A. Kozuch": [0, ["The Dirty-Block Index", ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2014.6853204", "isca", 2014]], "Todd C. Mowry": [0, ["The Dirty-Block Index", ["Vivek Seshadri", "Abhishek Bhowmick", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2014.6853204", "isca", 2014]], "Lei Liu": [0, ["Going vertical in memory management: Handling multiplicity by multi-policy", ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "https://doi.org/10.1109/ISCA.2014.6853214", "isca", 2014]], "Yong Li": [0, ["Going vertical in memory management: Handling multiplicity by multi-policy", ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "https://doi.org/10.1109/ISCA.2014.6853214", "isca", 2014]], "Zehan Cui": [0, ["Going vertical in memory management: Handling multiplicity by multi-policy", ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "https://doi.org/10.1109/ISCA.2014.6853214", "isca", 2014]], "Yungang Bao": [0, ["Going vertical in memory management: Handling multiplicity by multi-policy", ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "https://doi.org/10.1109/ISCA.2014.6853214", "isca", 2014]], "Mingyu Chen": [0, ["Going vertical in memory management: Handling multiplicity by multi-policy", ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "https://doi.org/10.1109/ISCA.2014.6853214", "isca", 2014]], "Chengyong Wu": [0.028058985248208046, ["Going vertical in memory management: Handling multiplicity by multi-policy", ["Lei Liu", "Yong Li", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "https://doi.org/10.1109/ISCA.2014.6853214", "isca", 2014]], "Marc S. Orr": [0, ["Fine-grain task aggregation and coordination on GPUs", ["Marc S. Orr", "Bradford M. Beckmann", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/ISCA.2014.6853209", "isca", 2014]], "Bradford M. Beckmann": [0, ["Fine-grain task aggregation and coordination on GPUs", ["Marc S. Orr", "Bradford M. Beckmann", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/ISCA.2014.6853209", "isca", 2014]], "Steven K. Reinhardt": [0, ["Fine-grain task aggregation and coordination on GPUs", ["Marc S. Orr", "Bradford M. Beckmann", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/ISCA.2014.6853209", "isca", 2014]], "David A. Wood": [0, ["Fine-grain task aggregation and coordination on GPUs", ["Marc S. Orr", "Bradford M. Beckmann", "Steven K. Reinhardt", "David A. Wood"], "https://doi.org/10.1109/ISCA.2014.6853209", "isca", 2014]], "Ivan Tanasic": [0, ["Enabling preemptive multiprogramming on GPUs", ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ramirez", "Nacho Navarro", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853208", "isca", 2014]], "Isaac Gelado": [0, ["Enabling preemptive multiprogramming on GPUs", ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ramirez", "Nacho Navarro", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853208", "isca", 2014]], "Javier Cabezas": [0, ["Enabling preemptive multiprogramming on GPUs", ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ramirez", "Nacho Navarro", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853208", "isca", 2014]], "Alex Ramirez": [0, ["Enabling preemptive multiprogramming on GPUs", ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ramirez", "Nacho Navarro", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853208", "isca", 2014]], "Nacho Navarro": [0, ["Enabling preemptive multiprogramming on GPUs", ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ramirez", "Nacho Navarro", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853208", "isca", 2014], ["CODOMs: Protecting software with Code-centric memory Domains", ["Lluis Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853202", "isca", 2014]], "Mateo Valero": [0, ["Enabling preemptive multiprogramming on GPUs", ["Ivan Tanasic", "Isaac Gelado", "Javier Cabezas", "Alex Ramirez", "Nacho Navarro", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853208", "isca", 2014], ["CODOMs: Protecting software with Code-centric memory Domains", ["Lluis Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853202", "isca", 2014]], "Dani Voitsechov": [0, ["Single-graph multiple flows: Energy efficient design alternative for GPGPUs", ["Dani Voitsechov", "Yoav Etsion"], "https://doi.org/10.1109/ISCA.2014.6853234", "isca", 2014]], "Yoav Etsion": [0, ["Single-graph multiple flows: Energy efficient design alternative for GPGPUs", ["Dani Voitsechov", "Yoav Etsion"], "https://doi.org/10.1109/ISCA.2014.6853234", "isca", 2014], ["CODOMs: Protecting software with Code-centric memory Domains", ["Lluis Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853202", "isca", 2014]], "Simone Campanoni": [0, ["HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs", ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853215", "isca", 2014]], "Kevin Brownell": [0, ["HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs", ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853215", "isca", 2014]], "Svilen Kanev": [0, ["HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs", ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853215", "isca", 2014]], "Timothy M. Jones": [0, ["HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs", ["Simone Campanoni", "Kevin Brownell", "Svilen Kanev", "Timothy M. Jones", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2014.6853215", "isca", 2014]], "James E. Smith": [0, ["Efficient digital neurons for large scale cortical architectures", ["James E. Smith"], "https://doi.org/10.1109/ISCA.2014.6853206", "isca", 2014]], "Karthik Swaminathan": [0, ["An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs", ["Karthik Swaminathan", "Huichu Liu", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ISCA.2014.6853197", "isca", 2014]], "Huichu Liu": [0, ["An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs", ["Karthik Swaminathan", "Huichu Liu", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ISCA.2014.6853197", "isca", 2014]], "Jack Sampson": [0, ["An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs", ["Karthik Swaminathan", "Huichu Liu", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ISCA.2014.6853197", "isca", 2014]], "Vijaykrishnan Narayanan": [0, ["An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs", ["Karthik Swaminathan", "Huichu Liu", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ISCA.2014.6853197", "isca", 2014]], "Rangharajan Venkatesan": [0, ["STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies", ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1109/ISCA.2014.6853233", "isca", 2014]], "Shankar Ganesh Ramasubramanian": [0, ["STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies", ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1109/ISCA.2014.6853233", "isca", 2014]], "Swagath Venkataramani": [0, ["STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies", ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1109/ISCA.2014.6853233", "isca", 2014]], "Kaushik Roy": [0, ["STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies", ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1109/ISCA.2014.6853233", "isca", 2014]], "Anand Raghunathan": [0, ["STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies", ["Rangharajan Venkatesan", "Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1109/ISCA.2014.6853233", "isca", 2014]], "Steven Pelley": [0, ["Memory persistency", ["Steven Pelley", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2014.6853222", "isca", 2014]], "Peter M. Chen": [0, ["Memory persistency", ["Steven Pelley", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2014.6853222", "isca", 2014]], "Thomas F. Wenisch": [0, ["Memory persistency", ["Steven Pelley", "Peter M. Chen", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2014.6853222", "isca", 2014]], "Morteza Hoseinzadeh": [0, ["Reducing access latency of MLC PCMs through line striping", ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/ISCA.2014.6853228", "isca", 2014]], "Mohammad Arjomand": [0, ["Reducing access latency of MLC PCMs through line striping", ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/ISCA.2014.6853228", "isca", 2014]], "Hamid Sarbazi-Azad": [0, ["Reducing access latency of MLC PCMs through line striping", ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/ISCA.2014.6853228", "isca", 2014]], "Myoungsoo Jung": [0.9999299943447113, ["HIOS: A host interface I/O scheduler for Solid State Disks", ["Myoungsoo Jung", "Wonil Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2014.6853216", "isca", 2014]], "Wonil Choi": [0.8482322096824646, ["HIOS: A host interface I/O scheduler for Solid State Disks", ["Myoungsoo Jung", "Wonil Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2014.6853216", "isca", 2014]], "Shekhar Srikantaiah": [0, ["HIOS: A host interface I/O scheduler for Solid State Disks", ["Myoungsoo Jung", "Wonil Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2014.6853216", "isca", 2014]], "Joonhyuk Yoo": [0.999975860118866, ["HIOS: A host interface I/O scheduler for Solid State Disks", ["Myoungsoo Jung", "Wonil Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2014.6853216", "isca", 2014]], "Mahmut T. Kandemir": [0, ["HIOS: A host interface I/O scheduler for Solid State Disks", ["Myoungsoo Jung", "Wonil Choi", "Shekhar Srikantaiah", "Joonhyuk Yoo", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2014.6853216", "isca", 2014]], "David Lo": [0, ["Towards energy proportionality for large-scale latency-critical workloads", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Luiz Andre Barroso", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2014.6853237", "isca", 2014]], "Liqun Cheng": [0, ["Towards energy proportionality for large-scale latency-critical workloads", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Luiz Andre Barroso", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2014.6853237", "isca", 2014]], "Rama Govindaraju": [0, ["Towards energy proportionality for large-scale latency-critical workloads", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Luiz Andre Barroso", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2014.6853237", "isca", 2014]], "Luiz Andre Barroso": [0, ["Towards energy proportionality for large-scale latency-critical workloads", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Luiz Andre Barroso", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2014.6853237", "isca", 2014]], "Christos Kozyrakis": [0, ["Towards energy proportionality for large-scale latency-critical workloads", ["David Lo", "Liqun Cheng", "Rama Govindaraju", "Luiz Andre Barroso", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2014.6853237", "isca", 2014]], "Yanpei Liu": [0, ["SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers", ["Yanpei Liu", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/ISCA.2014.6853235", "isca", 2014]], "Stark C. Draper": [0, ["SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers", ["Yanpei Liu", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/ISCA.2014.6853235", "isca", 2014]], "Nam Sung Kim": [0.9872660338878632, ["SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers", ["Yanpei Liu", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/ISCA.2014.6853235", "isca", 2014], ["Row-buffer decoupling: A case for low-latency DRAM microarchitecture", ["Seongil O", "Young Hoon Son", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2014.6853230", "isca", 2014]], "Ming Liu": [0, ["Optimizing virtual machine consolidation performance on NUMA server architecture for cloud workloads", ["Ming Liu", "Tao Li"], "https://doi.org/10.1109/ISCA.2014.6853224", "isca", 2014]], "Tao Li": [0, ["Optimizing virtual machine consolidation performance on NUMA server architecture for cloud workloads", ["Ming Liu", "Tao Li"], "https://doi.org/10.1109/ISCA.2014.6853224", "isca", 2014]], "Seongil O": [0, ["Row-buffer decoupling: A case for low-latency DRAM microarchitecture", ["Seongil O", "Young Hoon Son", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2014.6853230", "isca", 2014]], "Young Hoon Son": [0.9983035922050476, ["Row-buffer decoupling: A case for low-latency DRAM microarchitecture", ["Seongil O", "Young Hoon Son", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2014.6853230", "isca", 2014]], "Jung Ho Ahn": [0.9047393798828125, ["Row-buffer decoupling: A case for low-latency DRAM microarchitecture", ["Seongil O", "Young Hoon Son", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2014.6853230", "isca", 2014]], "Tao Zhang": [0, ["Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation", ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2014.6853217", "isca", 2014]], "Ke Chen": [0, ["Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation", ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2014.6853217", "isca", 2014]], "Cong Xu": [0, ["Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation", ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2014.6853217", "isca", 2014]], "Guangyu Sun": [0.00010970059156534262, ["Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation", ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2014.6853217", "isca", 2014]], "Tao Wang": [0.0013258791295811534, ["Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation", ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2014.6853217", "isca", 2014]], "Yuan Xie": [0, ["Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation", ["Tao Zhang", "Ke Chen", "Cong Xu", "Guangyu Sun", "Tao Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2014.6853217", "isca", 2014]], "Yoongu Kim": [0.9984750747680664, ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Ross Daly": [0, ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Jeremie Kim": [2.1328432353584503e-08, ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Chris Fallin": [0, ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Ji-Hye Lee": [0.8477004170417786, ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Donghyuk Lee": [0.9880757480859756, ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Chris Wilkerson": [0, ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Konrad Lai": [0, ["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors", ["Yoongu Kim", "Ross Daly", "Jeremie Kim", "Chris Fallin", "Ji-Hye Lee", "Donghyuk Lee", "Chris Wilkerson", "Konrad Lai", "Onur Mutlu"], "https://doi.org/10.1109/ISCA.2014.6853210", "isca", 2014]], "Runjie Zhang": [0, ["Architecture implications of pads as a scarce resource", ["Runjie Zhang", "Ke Wang", "Brett H. Meyer", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853199", "isca", 2014]], "Ke Wang": [0.00021147539519006386, ["Architecture implications of pads as a scarce resource", ["Runjie Zhang", "Ke Wang", "Brett H. Meyer", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853199", "isca", 2014]], "Brett H. Meyer": [0, ["Architecture implications of pads as a scarce resource", ["Runjie Zhang", "Ke Wang", "Brett H. Meyer", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853199", "isca", 2014]], "Mircea R. Stan": [0, ["Architecture implications of pads as a scarce resource", ["Runjie Zhang", "Ke Wang", "Brett H. Meyer", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1109/ISCA.2014.6853199", "isca", 2014]], "Shaoming Chen": [0, ["Increasing off-chip bandwidth in multi-core processors with switchable pins", ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "https://doi.org/10.1109/ISCA.2014.6853220", "isca", 2014]], "Yue Hu": [0, ["Increasing off-chip bandwidth in multi-core processors with switchable pins", ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "https://doi.org/10.1109/ISCA.2014.6853220", "isca", 2014]], "Ying Zhang": [0, ["Increasing off-chip bandwidth in multi-core processors with switchable pins", ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "https://doi.org/10.1109/ISCA.2014.6853220", "isca", 2014]], "Lu Peng": [0, ["Increasing off-chip bandwidth in multi-core processors with switchable pins", ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "https://doi.org/10.1109/ISCA.2014.6853220", "isca", 2014]], "Jesse Ardonne": [0, ["Increasing off-chip bandwidth in multi-core processors with switchable pins", ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "https://doi.org/10.1109/ISCA.2014.6853220", "isca", 2014]], "Samuel Irving": [0, ["Increasing off-chip bandwidth in multi-core processors with switchable pins", ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "https://doi.org/10.1109/ISCA.2014.6853220", "isca", 2014]], "Ashok Srivastava": [0, ["Increasing off-chip bandwidth in multi-core processors with switchable pins", ["Shaoming Chen", "Yue Hu", "Ying Zhang", "Lu Peng", "Jesse Ardonne", "Samuel Irving", "Ashok Srivastava"], "https://doi.org/10.1109/ISCA.2014.6853220", "isca", 2014]], "Lei Jiang": [0, ["A low power and reliable charge pump design for Phase Change Memories", ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1109/ISCA.2014.6853194", "isca", 2014]], "Bo Zhao": [0, ["A low power and reliable charge pump design for Phase Change Memories", ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1109/ISCA.2014.6853194", "isca", 2014]], "Jun Yang": [0.07243934646248817, ["A low power and reliable charge pump design for Phase Change Memories", ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1109/ISCA.2014.6853194", "isca", 2014]], "Youtao Zhang": [0, ["A low power and reliable charge pump design for Phase Change Memories", ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1109/ISCA.2014.6853194", "isca", 2014]], "Gwendolyn Voskuilen": [0, ["Fractal++: Closing the performance gap between fractal and conventional coherence", ["Gwendolyn Voskuilen", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2014.6853211", "isca", 2014]], "T. N. Vijaykumar": [0, ["Fractal++: Closing the performance gap between fractal and conventional coherence", ["Gwendolyn Voskuilen", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2014.6853211", "isca", 2014]], "Xuehai Qian": [0, ["OmniOrder: Directory-based conflict serialization of transactions", ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2014.6853223", "isca", 2014], ["Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol", ["Xuehai Qian", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/ISCA.2014.6853225", "isca", 2014]], "Benjamin Sahelices": [0, ["OmniOrder: Directory-based conflict serialization of transactions", ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2014.6853223", "isca", 2014], ["Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol", ["Xuehai Qian", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/ISCA.2014.6853225", "isca", 2014]], "Josep Torrellas": [0, ["OmniOrder: Directory-based conflict serialization of transactions", ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2014.6853223", "isca", 2014], ["Replay debugging: Leveraging record and replay for program debugging", ["Nima Honarmand", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2014.6853229", "isca", 2014]], "Depei Qian": [0, ["Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol", ["Xuehai Qian", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/ISCA.2014.6853225", "isca", 2014]], "Nima Honarmand": [0, ["Replay debugging: Leveraging record and replay for program debugging", ["Nima Honarmand", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2014.6853229", "isca", 2014]], "Jonathan Woodruff": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Robert N. M. Watson": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "David Chisnall": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Simon W. Moore": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Jonathan Anderson": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Brooks Davis": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Ben Laurie": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Peter G. Neumann": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Robert Norton": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Michael Roe": [0, ["The CHERI capability model: Revisiting RISC in an age of risk", ["Jonathan Woodruff", "Robert N. M. Watson", "David Chisnall", "Simon W. Moore", "Jonathan Anderson", "Brooks Davis", "Ben Laurie", "Peter G. Neumann", "Robert Norton", "Michael Roe"], "https://doi.org/10.1109/ISCA.2014.6853201", "isca", 2014]], "Lluis Vilanova": [0, ["CODOMs: Protecting software with Code-centric memory Domains", ["Lluis Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853202", "isca", 2014]], "Muli Ben-Yehuda": [0, ["CODOMs: Protecting software with Code-centric memory Domains", ["Lluis Vilanova", "Muli Ben-Yehuda", "Nacho Navarro", "Yoav Etsion", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2014.6853202", "isca", 2014]], "Arthur Perais": [0, ["EOLE: Paving the way for an effective implementation of value prediction", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/ISCA.2014.6853205", "isca", 2014]], "Andre Seznec": [0, ["EOLE: Paving the way for an effective implementation of value prediction", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/ISCA.2014.6853205", "isca", 2014]], "Kenneth Czechowski": [0, ["Improving the energy efficiency of Big Cores", ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "https://doi.org/10.1109/ISCA.2014.6853219", "isca", 2014]], "Victor W. Lee": [6.6254228665851844e-12, ["Improving the energy efficiency of Big Cores", ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "https://doi.org/10.1109/ISCA.2014.6853219", "isca", 2014]], "Ed Grochowski": [0, ["Improving the energy efficiency of Big Cores", ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "https://doi.org/10.1109/ISCA.2014.6853219", "isca", 2014]], "Ronny Ronen": [0, ["Improving the energy efficiency of Big Cores", ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "https://doi.org/10.1109/ISCA.2014.6853219", "isca", 2014]], "Ronak Singhal": [0, ["Improving the energy efficiency of Big Cores", ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "https://doi.org/10.1109/ISCA.2014.6853219", "isca", 2014]], "Richard W. Vuduc": [0, ["Improving the energy efficiency of Big Cores", ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "https://doi.org/10.1109/ISCA.2014.6853219", "isca", 2014]], "Pradeep Dubey": [0, ["Improving the energy efficiency of Big Cores", ["Kenneth Czechowski", "Victor W. Lee", "Ed Grochowski", "Ronny Ronen", "Ronak Singhal", "Richard W. Vuduc", "Pradeep Dubey"], "https://doi.org/10.1109/ISCA.2014.6853219", "isca", 2014]], "Renee St. Amant": [0, ["General-purpose code acceleration with limited-precision analog computation", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", "isca", 2014]], "Amir Yazdanbakhsh": [0, ["General-purpose code acceleration with limited-precision analog computation", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", "isca", 2014]], "Jongse Park": [0.8267733752727509, ["General-purpose code acceleration with limited-precision analog computation", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", "isca", 2014]], "Bradley Thwaites": [0, ["General-purpose code acceleration with limited-precision analog computation", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", "isca", 2014]], "Arjang Hassibi": [0, ["General-purpose code acceleration with limited-precision analog computation", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", "isca", 2014]], "Luis Ceze": [0, ["General-purpose code acceleration with limited-precision analog computation", ["Renee St. Amant", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Arjang Hassibi", "Luis Ceze", "Doug Burger"], "https://doi.org/10.1109/ISCA.2014.6853213", "isca", 2014]], "Advait Madhavan": [0, ["Race Logic: A hardware acceleration for dynamic programming algorithms", ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "https://doi.org/10.1109/ISCA.2014.6853226", "isca", 2014]], "Timothy Sherwood": [0, ["Race Logic: A hardware acceleration for dynamic programming algorithms", ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "https://doi.org/10.1109/ISCA.2014.6853226", "isca", 2014]], "Dmitri B. Strukov": [0, ["Race Logic: A hardware acceleration for dynamic programming algorithms", ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "https://doi.org/10.1109/ISCA.2014.6853226", "isca", 2014]], "Jose-Maria Arnau": [0, ["Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization", ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "https://doi.org/10.1109/ISCA.2014.6853207", "isca", 2014]], "Joan-Manuel Parcerisa": [0, ["Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization", ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "https://doi.org/10.1109/ISCA.2014.6853207", "isca", 2014]], "Polychronis Xekalakis": [0, ["Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization", ["Jose-Maria Arnau", "Joan-Manuel Parcerisa", "Polychronis Xekalakis"], "https://doi.org/10.1109/ISCA.2014.6853207", "isca", 2014]], "Yuhao Zhu": [0, ["WebCore: Architectural support for mobile Web browsing", ["Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/ISCA.2014.6853239", "isca", 2014]], "Vijay Janapa Reddi": [0, ["WebCore: Architectural support for mobile Web browsing", ["Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/ISCA.2014.6853239", "isca", 2014]]}