<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>3.638</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>3.638</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>3.638</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>6.362</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>6.362</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>6.362</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>6.362</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>97</FF>
      <LATCH>0</LATCH>
      <LUT>101</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>730</BRAM>
      <CLB>0</CLB>
      <DSP>740</DSP>
      <FF>269200</FF>
      <LUT>134600</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="kernel" DISPNAME="inst" RTLNAME="kernel">
      <SubModules count="1">flow_control_loop_pipe_U</SubModules>
      <Resources FF="97" LUT="101"/>
      <LocalResources FF="96" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/flow_control_loop_pipe_U" BINDMODULE="kernel_flow_control_loop_pipe" DEPTH="1" TYPE="rtl" MODULENAME="flow_control_loop_pipe" DISPNAME="flow_control_loop_pipe_U" RTLNAME="kernel_flow_control_loop_pipe">
      <Resources FF="1" LUT="100"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.250" DATAPATH_LOGIC_DELAY="1.327" DATAPATH_NET_DELAY="1.923" ENDPOINT_PIN="i_fu_32_reg[0]/S" LOGIC_LEVELS="6" MAX_FANOUT="64" SLACK="6.362" STARTPOINT_PIN="i_fu_32_reg[1]/C">
      <CELL NAME="i_fu_32_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="221"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/i_fu_32[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="i_fu_32_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" LINE_NUMBER="107"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.250" DATAPATH_LOGIC_DELAY="1.327" DATAPATH_NET_DELAY="1.923" ENDPOINT_PIN="i_fu_32_reg[10]/R" LOGIC_LEVELS="6" MAX_FANOUT="64" SLACK="6.362" STARTPOINT_PIN="i_fu_32_reg[1]/C">
      <CELL NAME="i_fu_32_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="221"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/i_fu_32[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="i_fu_32_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.250" DATAPATH_LOGIC_DELAY="1.327" DATAPATH_NET_DELAY="1.923" ENDPOINT_PIN="i_fu_32_reg[11]/R" LOGIC_LEVELS="6" MAX_FANOUT="64" SLACK="6.362" STARTPOINT_PIN="i_fu_32_reg[1]/C">
      <CELL NAME="i_fu_32_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="221"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/i_fu_32[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="i_fu_32_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.250" DATAPATH_LOGIC_DELAY="1.327" DATAPATH_NET_DELAY="1.923" ENDPOINT_PIN="i_fu_32_reg[12]/R" LOGIC_LEVELS="6" MAX_FANOUT="64" SLACK="6.362" STARTPOINT_PIN="i_fu_32_reg[1]/C">
      <CELL NAME="i_fu_32_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="221"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/i_fu_32[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="i_fu_32_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.250" DATAPATH_LOGIC_DELAY="1.327" DATAPATH_NET_DELAY="1.923" ENDPOINT_PIN="i_fu_32_reg[13]/R" LOGIC_LEVELS="6" MAX_FANOUT="64" SLACK="6.362" STARTPOINT_PIN="i_fu_32_reg[1]/C">
      <CELL NAME="i_fu_32_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_32" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="221"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/ap_done_INST_0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="flow_control_loop_pipe_U/i_fu_32[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="69"/>
      <CELL NAME="i_fu_32_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="107"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/kernel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/kernel_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/kernel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/kernel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/kernel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/kernel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Jan 06 16:36:07 -03 2025"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="fibonacci"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="artix7"/>
    <item NAME="Target device" VALUE="xc7a200t-fbg484-3"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

