{"Mendel Rosenblum": [0, ["Impact of virtualization on computer architecture and operating systems", ["Mendel Rosenblum"], "https://doi.org/10.1145/1168857.1168858", 0, "asplos", 2006]], "Keith Adams": [0, ["A comparison of software and hardware techniques for x86 virtualization", ["Keith Adams", "Ole Agesen"], "https://doi.org/10.1145/1168857.1168860", 12, "asplos", 2006]], "Ole Agesen": [0, ["A comparison of software and hardware techniques for x86 virtualization", ["Keith Adams", "Ole Agesen"], "https://doi.org/10.1145/1168857.1168860", 12, "asplos", 2006]], "Stephen T. Jones": [0, ["Geiger: monitoring the buffer cache in a virtual machine environment", ["Stephen T. Jones", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau"], "https://doi.org/10.1145/1168857.1168861", 11, "asplos", 2006]], "Andrea C. Arpaci-Dusseau": [0, ["Geiger: monitoring the buffer cache in a virtual machine environment", ["Stephen T. Jones", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau"], "https://doi.org/10.1145/1168857.1168861", 11, "asplos", 2006]], "Remzi H. Arpaci-Dusseau": [0, ["Geiger: monitoring the buffer cache in a virtual machine environment", ["Stephen T. Jones", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau"], "https://doi.org/10.1145/1168857.1168861", 11, "asplos", 2006]], "Jedidiah R. Crandall": [0, ["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", 12, "asplos", 2006]], "Gary Wassermann": [0, ["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", 12, "asplos", 2006]], "Daniela A. S. de Oliveira": [0, ["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", 12, "asplos", 2006]], "Zhendong Su": [0, ["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", 12, "asplos", 2006]], "Shyhtsun Felix Wu": [5.907761665936359e-13, ["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", 12, "asplos", 2006]], "Frederic T. Chong": [2.510137617018829e-15, ["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", 12, "asplos", 2006]], "Shan Lu": [0, ["AVIO: detecting atomicity violations via access interleaving invariants", ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "https://doi.org/10.1145/1168857.1168864", 12, "asplos", 2006]], "Joseph Tucek": [0, ["AVIO: detecting atomicity violations via access interleaving invariants", ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "https://doi.org/10.1145/1168857.1168864", 12, "asplos", 2006]], "Feng Qin": [0, ["AVIO: detecting atomicity violations via access interleaving invariants", ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "https://doi.org/10.1145/1168857.1168864", 12, "asplos", 2006]], "Yuanyuan Zhou": [0, ["AVIO: detecting atomicity violations via access interleaving invariants", ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "https://doi.org/10.1145/1168857.1168864", 12, "asplos", 2006]], "Min Xu": [0, ["A regulated transitive reduction (RTR) for longer memory race recording", ["Min Xu", "Mark D. Hill", "Rastislav Bodik"], "https://doi.org/10.1145/1168857.1168865", 12, "asplos", 2006]], "Mark D. Hill": [0, ["A regulated transitive reduction (RTR) for longer memory race recording", ["Min Xu", "Mark D. Hill", "Rastislav Bodik"], "https://doi.org/10.1145/1168857.1168865", 12, "asplos", 2006], ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", 12, "asplos", 2006]], "Rastislav Bodik": [0, ["A regulated transitive reduction (RTR) for longer memory race recording", ["Min Xu", "Mark D. Hill", "Rastislav Bodik"], "https://doi.org/10.1145/1168857.1168865", 12, "asplos", 2006], ["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", 12, "asplos", 2006]], "Michael D. Bond": [0, ["Bell: bit-encoding online memory leak detection", ["Michael D. Bond", "Kathryn S. McKinley"], "https://doi.org/10.1145/1168857.1168866", 12, "asplos", 2006]], "Kathryn S. McKinley": [0, ["Bell: bit-encoding online memory leak detection", ["Michael D. Bond", "Kathryn S. McKinley"], "https://doi.org/10.1145/1168857.1168866", 12, "asplos", 2006], ["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", 12, "asplos", 2006]], "Smitha Shyam": [0, ["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", 10, "asplos", 2006]], "Kypros Constantinides": [0, ["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", 10, "asplos", 2006]], "Sujay Phadke": [0, ["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", 10, "asplos", 2006]], "Valeria Bertacco": [0, ["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", 10, "asplos", 2006]], "Todd M. Austin": [0, ["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", 10, "asplos", 2006]], "Vimal K. Reddy": [0, ["Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance", ["Vimal K. Reddy", "Eric Rotenberg", "Sailashri Parthasarathy"], "https://doi.org/10.1145/1168857.1168869", 12, "asplos", 2006]], "Eric Rotenberg": [0, ["Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance", ["Vimal K. Reddy", "Eric Rotenberg", "Sailashri Parthasarathy"], "https://doi.org/10.1145/1168857.1168869", 12, "asplos", 2006]], "Sailashri Parthasarathy": [0, ["Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance", ["Vimal K. Reddy", "Eric Rotenberg", "Sailashri Parthasarathy"], "https://doi.org/10.1145/1168857.1168869", 12, "asplos", 2006]], "Angshuman Parashar": [0, ["SlicK: slice-based locality exploitation for efficient redundant multithreading", ["Angshuman Parashar", "Anand Sivasubramaniam", "Sudhanva Gurumurthi"], "https://doi.org/10.1145/1168857.1168870", 11, "asplos", 2006]], "Anand Sivasubramaniam": [0, ["SlicK: slice-based locality exploitation for efficient redundant multithreading", ["Angshuman Parashar", "Anand Sivasubramaniam", "Sudhanva Gurumurthi"], "https://doi.org/10.1145/1168857.1168870", 11, "asplos", 2006]], "Sudhanva Gurumurthi": [0, ["SlicK: slice-based locality exploitation for efficient redundant multithreading", ["Angshuman Parashar", "Anand Sivasubramaniam", "Sudhanva Gurumurthi"], "https://doi.org/10.1145/1168857.1168870", 11, "asplos", 2006]], "Taliver Heath": [0, ["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", 11, "asplos", 2006]], "Ana Paula Centeno": [0, ["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", 11, "asplos", 2006]], "Pradeep George": [0, ["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", 11, "asplos", 2006]], "Luiz E. Ramos": [0, ["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", 11, "asplos", 2006]], "Yogesh Jaluria": [0, ["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", 11, "asplos", 2006]], "Ricardo Bianchini": [0, ["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", 11, "asplos", 2006]], "Taeho Kgil": [0, ["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", 12, "asplos", 2006]], "Shaun C. DSouza": [0, ["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", 12, "asplos", 2006]], "Ali G. Saidi": [0, ["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", 12, "asplos", 2006], ["Integrated network interfaces for high-bandwidth TCP/IP", ["Nathan L. Binkert", "Ali G. Saidi", "Steven K. Reinhardt"], "https://doi.org/10.1145/1168857.1168897", 10, "asplos", 2006]], "Nathan L. Binkert": [0, ["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", 12, "asplos", 2006], ["Integrated network interfaces for high-bandwidth TCP/IP", ["Nathan L. Binkert", "Ali G. Saidi", "Steven K. Reinhardt"], "https://doi.org/10.1145/1168857.1168897", 10, "asplos", 2006]], "Ronald G. Dreslinski": [0, ["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", 12, "asplos", 2006]], "Trevor N. Mudge": [0, ["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", 12, "asplos", 2006]], "Steven K. Reinhardt": [0, ["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", 12, "asplos", 2006], ["Integrated network interfaces for high-bandwidth TCP/IP", ["Nathan L. Binkert", "Ali G. Saidi", "Steven K. Reinhardt"], "https://doi.org/10.1145/1168857.1168897", 10, "asplos", 2006]], "Krisztian Flautner": [0, ["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", 12, "asplos", 2006]], "Katherine E. Coons": [0, ["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", 12, "asplos", 2006]], "Xia Chen": [0, ["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", 12, "asplos", 2006]], "Doug Burger": [0, ["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", 12, "asplos", 2006]], "Sundeep K. Kushwaha": [0, ["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", 12, "asplos", 2006]], "Martha Mercaldi": [0, ["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", 10, "asplos", 2006]], "Steven Swanson": [0, ["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", 10, "asplos", 2006]], "Andrew Petersen": [0, ["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", 10, "asplos", 2006]], "Andrew Putnam": [0, ["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", 10, "asplos", 2006]], "Andrew Schwerin": [0, ["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", 10, "asplos", 2006]], "Mark Oskin": [0, ["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", 10, "asplos", 2006]], "Susan J. Eggers": [0, ["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", 10, "asplos", 2006]], "Michael I. Gordon": [0, ["Exploiting coarse-grained task, data, and pipeline parallelism in stream programs", ["Michael I. Gordon", "William Thies", "Saman P. Amarasinghe"], "https://doi.org/10.1145/1168857.1168877", 12, "asplos", 2006]], "William Thies": [0, ["Exploiting coarse-grained task, data, and pipeline parallelism in stream programs", ["Michael I. Gordon", "William Thies", "Saman P. Amarasinghe"], "https://doi.org/10.1145/1168857.1168877", 12, "asplos", 2006]], "Saman P. Amarasinghe": [0, ["Exploiting coarse-grained task, data, and pipeline parallelism in stream programs", ["Michael I. Gordon", "William Thies", "Saman P. Amarasinghe"], "https://doi.org/10.1145/1168857.1168877", 12, "asplos", 2006]], "Mahim Mishra": [0, ["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", 12, "asplos", 2006]], "Timothy J. Callahan": [0, ["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", 12, "asplos", 2006]], "Tiberiu Chelcea": [0, ["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", 12, "asplos", 2006]], "Girish Venkataramani": [0, ["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", 12, "asplos", 2006]], "Seth Copen Goldstein": [0, ["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", 12, "asplos", 2006]], "Mihai Budiu": [0, ["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", 12, "asplos", 2006]], "Stijn Eyerman": [0, ["A performance counter architecture for computing accurate CPI components", ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1168857.1168880", 10, "asplos", 2006]], "Lieven Eeckhout": [0, ["A performance counter architecture for computing accurate CPI components", ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1168857.1168880", 10, "asplos", 2006]], "Tejas Karkhanis": [0, ["A performance counter architecture for computing accurate CPI components", ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1168857.1168880", 10, "asplos", 2006]], "James E. Smith": [0, ["A performance counter architecture for computing accurate CPI components", ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1168857.1168880", 10, "asplos", 2006], ["Stealth prefetching", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1145/1168857.1168892", 9, "asplos", 2006]], "Benjamin C. Lee": [4.3665677367243916e-05, ["Accurate and efficient regression modeling for microarchitectural performance and power prediction", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1145/1168857.1168881", 10, "asplos", 2006]], "David M. Brooks": [0, ["Accurate and efficient regression modeling for microarchitectural performance and power prediction", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1145/1168857.1168881", 10, "asplos", 2006]], "Engin Ipek": [0, ["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", 12, "asplos", 2006]], "Sally A. McKee": [0, ["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", 12, "asplos", 2006]], "Rich Caruana": [0, ["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", 12, "asplos", 2006]], "Bronis R. de Supinski": [0, ["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", 12, "asplos", 2006]], "Martin Schulz": [0, ["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", 12, "asplos", 2006]], "Mazen Kharbutli": [0, ["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", 12, "asplos", 2006]], "Xiaowei Jiang": [0, ["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", 12, "asplos", 2006]], "Yan Solihin": [0, ["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", 12, "asplos", 2006]], "Guru Venkataramani": [0, ["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", 12, "asplos", 2006]], "Milos Prvulovic": [0, ["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", 12, "asplos", 2006]], "Trishul M. Chilimbi": [0, ["HeapMD: identifying heap-based bugs using anomaly detection", ["Trishul M. Chilimbi", "Vinod Ganapathy"], "https://doi.org/10.1145/1168857.1168885", 10, "asplos", 2006]], "Vinod Ganapathy": [0, ["HeapMD: identifying heap-based bugs using anomaly detection", ["Trishul M. Chilimbi", "Vinod Ganapathy"], "https://doi.org/10.1145/1168857.1168885", 10, "asplos", 2006]], "Satish Narayanasamy": [0, ["Recording shared memory dependencies using strata", ["Satish Narayanasamy", "Cristiano Pereira", "Brad Calder"], "https://doi.org/10.1145/1168857.1168886", 12, "asplos", 2006], ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", 12, "asplos", 2006]], "Cristiano Pereira": [0, ["Recording shared memory dependencies using strata", ["Satish Narayanasamy", "Cristiano Pereira", "Brad Calder"], "https://doi.org/10.1145/1168857.1168886", 12, "asplos", 2006]], "Brad Calder": [0, ["Recording shared memory dependencies using strata", ["Satish Narayanasamy", "Cristiano Pereira", "Brad Calder"], "https://doi.org/10.1145/1168857.1168886", 12, "asplos", 2006], ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", 12, "asplos", 2006]], "Jaidev P. Patwardhan": [0, ["A defect tolerant self-organizing nanoscale SIMD architecture", ["Jaidev P. Patwardhan", "Vijeta Johri", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1145/1168857.1168888", 11, "asplos", 2006]], "Vijeta Johri": [0, ["A defect tolerant self-organizing nanoscale SIMD architecture", ["Jaidev P. Patwardhan", "Vijeta Johri", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1145/1168857.1168888", 11, "asplos", 2006]], "Chris Dwyer": [0, ["A defect tolerant self-organizing nanoscale SIMD architecture", ["Jaidev P. Patwardhan", "Vijeta Johri", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1145/1168857.1168888", 11, "asplos", 2006]], "Alvin R. Lebeck": [0, ["A defect tolerant self-organizing nanoscale SIMD architecture", ["Jaidev P. Patwardhan", "Vijeta Johri", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1145/1168857.1168888", 11, "asplos", 2006]], "Ethan Schuchman": [0, ["A program transformation and architecture support for quantum uncomputation", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1145/1168857.1168889", 12, "asplos", 2006]], "T. N. Vijaykumar": [0, ["A program transformation and architecture support for quantum uncomputation", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1145/1168857.1168889", 12, "asplos", 2006]], "Shashidhar Mysore": [0, ["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", 10, "asplos", 2006]], "Banit Agrawal": [0, ["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", 10, "asplos", 2006]], "Navin Srivastava": [0, ["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", 10, "asplos", 2006]], "Sheng-Chih Lin": [0, ["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", 10, "asplos", 2006]], "Kaustav Banerjee": [0, ["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", 10, "asplos", 2006]], "Timothy Sherwood": [0, ["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", 10, "asplos", 2006]], "Jason F. Cantin": [0, ["Stealth prefetching", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1145/1168857.1168892", 9, "asplos", 2006]], "Mikko H. Lipasti": [0, ["Stealth prefetching", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1145/1168857.1168892", 9, "asplos", 2006]], "Koushik Chakraborty": [0, ["Computation spreading: employing hardware migration to specialize CMP cores on-the-fly", ["Koushik Chakraborty", "Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1145/1168857.1168893", 10, "asplos", 2006]], "Philip M. Wells": [0, ["Computation spreading: employing hardware migration to specialize CMP cores on-the-fly", ["Koushik Chakraborty", "Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1145/1168857.1168893", 10, "asplos", 2006]], "Gurindar S. Sohi": [0, ["Computation spreading: employing hardware migration to specialize CMP cores on-the-fly", ["Koushik Chakraborty", "Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1145/1168857.1168893", 10, "asplos", 2006]], "Jason E. Miller": [0, ["Software-based instruction caching for embedded processors", ["Jason E. Miller", "Anant Agarwal"], "https://doi.org/10.1145/1168857.1168894", 10, "asplos", 2006]], "Anant Agarwal": [0, ["Software-based instruction caching for embedded processors", ["Jason E. Miller", "Anant Agarwal"], "https://doi.org/10.1145/1168857.1168894", 10, "asplos", 2006]], "Xin Li": [0, ["Mapping esterel onto a multi-threaded embedded processor", ["Xin Li", "Marian Boldt", "Reinhard von Hanxleden"], "https://doi.org/10.1145/1168857.1168896", 12, "asplos", 2006]], "Marian Boldt": [0, ["Mapping esterel onto a multi-threaded embedded processor", ["Xin Li", "Marian Boldt", "Reinhard von Hanxleden"], "https://doi.org/10.1145/1168857.1168896", 12, "asplos", 2006]], "Reinhard von Hanxleden": [0, ["Mapping esterel onto a multi-threaded embedded processor", ["Xin Li", "Marian Boldt", "Reinhard von Hanxleden"], "https://doi.org/10.1145/1168857.1168896", 12, "asplos", 2006]], "David Tarditi": [0, ["Accelerator: using data parallelism to program GPUs for general-purpose uses", ["David Tarditi", "Sidd Puri", "Jose Oglesby"], "https://doi.org/10.1145/1168857.1168898", 11, "asplos", 2006]], "Sidd Puri": [0, ["Accelerator: using data parallelism to program GPUs for general-purpose uses", ["David Tarditi", "Sidd Puri", "Jose Oglesby"], "https://doi.org/10.1145/1168857.1168898", 11, "asplos", 2006]], "Jose Oglesby": [0, ["Accelerator: using data parallelism to program GPUs for general-purpose uses", ["David Tarditi", "Sidd Puri", "Jose Oglesby"], "https://doi.org/10.1145/1168857.1168898", 11, "asplos", 2006]], "Peter Damron": [0, ["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", 11, "asplos", 2006]], "Alexandra Fedorova": [0, ["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", 11, "asplos", 2006]], "Yossi Lev": [0, ["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", 11, "asplos", 2006]], "Victor Luchangco": [0, ["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", 11, "asplos", 2006]], "Mark Moir": [0, ["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", 11, "asplos", 2006]], "Daniel Nussbaum": [0, ["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", 11, "asplos", 2006]], "Weihaw Chuang": [0, ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", 12, "asplos", 2006]], "Ganesh Venkatesh": [0, ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", 12, "asplos", 2006]], "Jack Sampson": [0, ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", 12, "asplos", 2006]], "Michael Van Biesbrouck": [0, ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", 12, "asplos", 2006]], "Gilles Pokam": [0, ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", 12, "asplos", 2006]], "Osvaldo Colavin": [0, ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", 12, "asplos", 2006]], "Michelle J. Moravan": [0, ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", 12, "asplos", 2006]], "Jayaram Bobba": [0, ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", 12, "asplos", 2006]], "Kevin E. Moore": [0, ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", 12, "asplos", 2006]], "Luke Yen": [0, ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", 12, "asplos", 2006]], "Ben Liblit": [0, ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", 12, "asplos", 2006]], "Michael M. Swift": [0, ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", 12, "asplos", 2006]], "David A. Wood": [0, ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", 12, "asplos", 2006]], "JaeWoong Chung": [0.9996712952852249, ["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", 11, "asplos", 2006]], "Chi Cao Minh": [0, ["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", 11, "asplos", 2006]], "Austen McDonald": [0, ["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", 11, "asplos", 2006]], "Travis Skare": [0, ["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", 11, "asplos", 2006]], "Hassan Chafi": [0, ["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", 11, "asplos", 2006]], "Brian D. Carlstrom": [0, ["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", 11, "asplos", 2006]], "Christos Kozyrakis": [0, ["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", 11, "asplos", 2006]], "Kunle Olukotun": [0, ["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", 11, "asplos", 2006]], "Motohiro Kawahito": [0, ["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", 12, "asplos", 2006]], "Hideaki Komatsu": [0, ["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", 12, "asplos", 2006]], "Takao Moriyama": [0, ["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", 12, "asplos", 2006]], "Hiroshi Inoue": [0, ["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", 12, "asplos", 2006]], "Toshio Nakatani": [0, ["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", 12, "asplos", 2006]], "Sorav Bansal": [0, ["Automatic generation of peephole superoptimizers", ["Sorav Bansal", "Alex Aiken"], "https://doi.org/10.1145/1168857.1168906", 10, "asplos", 2006]], "Alex Aiken": [0, ["Automatic generation of peephole superoptimizers", ["Sorav Bansal", "Alex Aiken"], "https://doi.org/10.1145/1168857.1168906", 10, "asplos", 2006]], "Armando Solar-Lezama": [0, ["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", 12, "asplos", 2006]], "Liviu Tancau": [0, ["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", 12, "asplos", 2006]], "Sanjit A. Seshia": [0, ["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", 12, "asplos", 2006]], "Vijay A. Saraswat": [0, ["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", 12, "asplos", 2006]], "Jeff Da Silva": [0, ["A probabilistic pointer analysis for speculative optimizations", ["Jeff Da Silva", "J. Gregory Steffan"], "https://doi.org/10.1145/1168857.1168908", 10, "asplos", 2006]], "J. Gregory Steffan": [0, ["A probabilistic pointer analysis for speculative optimizations", ["Jeff Da Silva", "J. Gregory Steffan"], "https://doi.org/10.1145/1168857.1168908", 10, "asplos", 2006]]}