// Seed: 2272245874
module module_0;
  wire id_1;
  final @(posedge id_1) $clog2(53);
  ;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri id_10,
    output tri1 id_11,
    output uwire id_12,
    output wire id_13,
    input wand id_14,
    output tri0 id_15,
    output tri id_16,
    output uwire id_17,
    input wand id_18,
    input tri0 id_19,
    input wire id_20,
    output wand id_21,
    output tri0 id_22,
    output logic id_23,
    input supply0 id_24,
    input supply1 id_25,
    input tri1 id_26,
    input wor id_27,
    input wand id_28,
    output tri1 id_29,
    input wand id_30,
    input uwire id_31
);
  initial id_23 = id_27;
  module_0 modCall_1 ();
endmodule
