
*** Running xst
    with args -ifn "stopwatch.xst" -ofn "stopwatch.srp" -intstyle ise

Reading design: stopwatch.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:/Alfred_Maya_Lab3/LAB3/clock_2hz.v" into library work
Parsing module <clock_2hz>.
Analyzing Verilog file "E:/Alfred_Maya_Lab3/LAB3/clock_10hz.v" into library work
Parsing module <clock_10hz>.
Analyzing Verilog file "E:/Alfred_Maya_Lab3/LAB3/display7.v" into library work
Parsing module <display7>.
Analyzing Verilog file "E:/Alfred_Maya_Lab3/LAB3/clock_1hz.v" into library work
Parsing module <clock_1hz>.
Analyzing Verilog file "E:/Alfred_Maya_Lab3/LAB3/clock_100hz.v" into library work
Parsing module <clock_100hz>.
Analyzing Verilog file "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" into library work
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stopwatch>.

Elaborating module <clock_1hz>.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/clock_1hz.v" Line 42: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <clock_100hz>.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/clock_100hz.v" Line 44: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <display7>.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" Line 100: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" Line 104: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" Line 108: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" Line 112: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" Line 137: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" Line 142: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" Line 147: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v" Line 152: Result of 32-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "E:/Alfred_Maya_Lab3/LAB3/stopwatch.v".
    Found 4-bit register for signal <tens_seconds>.
    Found 4-bit register for signal <ones_minutes>.
    Found 4-bit register for signal <tens_minutes>.
    Found 32-bit register for signal <an_index>.
    Found 4-bit register for signal <seg_number>.
    Found 2-bit register for signal <an_number>.
    Found 32-bit register for signal <an_toggle>.
    Found 4-bit register for signal <ones_seconds>.
    Found 32-bit subtractor for signal <an_toggle[31]_unary_minus_24_OUT> created at line 132.
    Found 32-bit subtractor for signal <GND_1_o_unary_minus_26_OUT> created at line 132.
    Found 4-bit adder for signal <ones_seconds[3]_GND_1_o_add_1_OUT> created at line 100.
    Found 4-bit adder for signal <tens_seconds[3]_GND_1_o_add_3_OUT> created at line 104.
    Found 4-bit adder for signal <ones_minutes[3]_GND_1_o_add_5_OUT> created at line 108.
    Found 4-bit adder for signal <tens_minutes[3]_GND_1_o_add_7_OUT> created at line 112.
    Found 32-bit adder for signal <an_toggle[31]_GND_1_o_add_34_OUT> created at line 160.
    Found 4-bit 4-to-1 multiplexer for signal <_n0108> created at line 133.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <stopwatch> synthesized.

Synthesizing Unit <clock_1hz>.
    Related source file is "E:/Alfred_Maya_Lab3/LAB3/clock_1hz.v".
    Found 1-bit register for signal <clk_1hz>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_2_o_add_2_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <clock_1hz> synthesized.

Synthesizing Unit <clock_100hz>.
    Related source file is "E:/Alfred_Maya_Lab3/LAB3/clock_100hz.v".
    Found 1-bit register for signal <clk_100hz>.
    Found 20-bit register for signal <counter>.
    Found 20-bit adder for signal <counter[19]_GND_3_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_100hz> synthesized.

Synthesizing Unit <display7>.
    Related source file is "E:/Alfred_Maya_Lab3/LAB3/display7.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x4-bit Read Only RAM for signal <an>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <display7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 9
 20-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 4
# Registers                                            : 12
 1-bit register                                        : 2
 2-bit register                                        : 1
 20-bit register                                       : 1
 27-bit register                                       : 1
 32-bit register                                       : 2
 4-bit register                                        : 5
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_100hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_100hz> synthesized (advanced).

Synthesizing (advanced) Unit <clock_1hz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_1hz> synthesized (advanced).

Synthesizing (advanced) Unit <display7>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <an_number>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an>            |          |
    -----------------------------------------------------------------------
Unit <display7> synthesized (advanced).

Synthesizing (advanced) Unit <stopwatch>.
The following registers are absorbed into counter <an_toggle>: 1 register on signal <an_toggle>.
The following registers are absorbed into counter <tens_seconds>: 1 register on signal <tens_seconds>.
The following registers are absorbed into counter <tens_minutes>: 1 register on signal <tens_minutes>.
The following registers are absorbed into counter <ones_minutes>: 1 register on signal <ones_minutes>.
The following registers are absorbed into counter <ones_seconds>: 1 register on signal <ones_seconds>.
Unit <stopwatch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 32-bit subtractor                                     : 2
# Counters                                             : 7
 20-bit up counter                                     : 1
 27-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 40
 Flip-Flops                                            : 40
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <an_index_2> in Unit <stopwatch> is equivalent to the following 29 FFs/Latches, which will be removed : <an_index_3> <an_index_4> <an_index_5> <an_index_6> <an_index_7> <an_index_8> <an_index_9> <an_index_10> <an_index_11> <an_index_12> <an_index_13> <an_index_14> <an_index_15> <an_index_16> <an_index_17> <an_index_18> <an_index_19> <an_index_20> <an_index_21> <an_index_22> <an_index_23> <an_index_24> <an_index_25> <an_index_26> <an_index_27> <an_index_28> <an_index_29> <an_index_30> <an_index_31> 

Optimizing unit <stopwatch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block stopwatch, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 106   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.852ns (Maximum Frequency: 259.619MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.966ns
   Maximum combinational path delay: No path found

=========================================================================
