

================================================================
== Vivado HLS Report for 'app_to_raw'
================================================================
* Date:           Wed Aug 12 00:42:12 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        raw_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.11|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      28|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      72|
|Register             |        -|      -|      166|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      166|     100|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_154                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_94                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op19_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |storemerge1_fu_151_p3             |  select  |      0|  0|   4|           1|           2|
    |storemerge_fu_137_p3              |  select  |      0|  0|   4|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  28|          12|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done               |   9|          2|    1|          2|
    |app_packet_in_data_V  |   9|          2|   64|        128|
    |from_app_V_blk_n      |   9|          2|    1|          2|
    |state_V               |  15|          3|    3|          9|
    |to_raw_V_blk_n        |   9|          2|    1|          2|
    |to_raw_V_din          |  21|          4|   73|        292|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  72|         15|  143|        435|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |app_packet_in_data_V         |  64|   0|   64|          0|
    |app_packet_in_keep_V         |   8|   0|    8|          0|
    |app_packet_in_last_V         |   1|   0|    1|          0|
    |state_V                      |   3|   0|    3|          0|
    |state_V_load_reg_227         |   3|   0|    3|          0|
    |tmp_3_reg_236                |   1|   0|    1|          0|
    |tmp_data_V_1_reg_240         |  64|   0|   64|          0|
    |tmp_dest_V_load_new_reg_259  |   8|   0|    8|          0|
    |tmp_last_V_1_reg_245         |   1|   0|    1|          0|
    |tmp_last_V_reg_231           |   1|   0|    1|          0|
    |tmp_reg_255                  |   1|   0|    1|          0|
    |tmp_tkeep_V_1_reg_250        |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 166|   0|  166|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  app_to_raw  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  app_to_raw  | return value |
|from_app_V_dout     |  in |   89|   ap_fifo  |  from_app_V  |    pointer   |
|from_app_V_empty_n  |  in |    1|   ap_fifo  |  from_app_V  |    pointer   |
|from_app_V_read     | out |    1|   ap_fifo  |  from_app_V  |    pointer   |
|to_raw_V_din        | out |   73|   ap_fifo  |   to_raw_V   |    pointer   |
|to_raw_V_full_n     |  in |    1|   ap_fifo  |   to_raw_V   |    pointer   |
|to_raw_V_write      | out |    1|   ap_fifo  |   to_raw_V   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

