module baud_done (clk, reset, half_pulse, done_pulse);
input clk;
input reset;
output half_pulse;
output done_pulse;

reg half_pulse;
reg done_pulse;
reg [11:0] n_count, p_count;

parameter half_baud = 12'd650;
parameter my_baud = 12'd1301;

always @(posedge clk)
	begin
		if (reset)
			p_count <= 0;	
		else
			p_count <= n_count;
	end
	
always @(p_count)
  begin
		done_pulse = 1'b0;
		n_count = p_count;
		if(p_count == half_baud)
			begin
				half_pulse = 1'b1;
				n_count = 12'b0;
			end
		if(p_count == my_baud)
			begin
				done_pulse = 1'b1;
				n_count = 12'b0;
			end
		else
			n_count=p_count+1'b1;
  end
endmodule
