#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 13 23:47:02 2024
# Process ID: 36096
# Current directory: C:/Xilinx/Vivado/EE415/projectTest19vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34908 C:\Xilinx\Vivado\EE415\projectTest19vga\projectTest19vga.xpr
# Log file: C:/Xilinx/Vivado/EE415/projectTest19vga/vivado.log
# Journal file: C:/Xilinx/Vivado/EE415/projectTest19vga\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :25769 MB
# Total Virtual     :42312 MB
# Available Virtual :28714 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.xpr
open_bd_design {C:/Xilinx/Vivado/EE415/projectTest19vga/projectTest19vga.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_axi_uartlite_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file C:/Xilinx/Vivado/EE415/projectTest19vga/design_1_wrapper.xsa
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_displayModule_0_0]
report_ip_status -name ip_status 
regenerate_bd_layout
delete_bd_objs [get_bd_nets axi_vga_0_data] [get_bd_nets displayModule_0_green] [get_bd_nets displayModule_0_hsync] [get_bd_nets displayModule_0_vsync] [get_bd_nets displayModule_0_vde] [get_bd_nets axi_vga_0_addr] [get_bd_nets axi_vga_0_we] [get_bd_nets displayModule_0_red] [get_bd_nets displayModule_0_blue] [get_bd_cells displayModule_0]
update_compile_order -fileset sources_1
save_bd_design
