
---------- Begin Simulation Statistics ----------
final_tick                               1349212236500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 453902                       # Simulator instruction rate (inst/s)
host_mem_usage                                4542520                       # Number of bytes of host memory used
host_op_rate                                   769052                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2864.05                       # Real time elapsed on the host
host_tick_rate                               73939118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2202605300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.211766                       # Number of seconds simulated
sim_ticks                                211765585500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       576708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1153299                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8247330                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     84560942                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29499865                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51028335                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21528470                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      91980786                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2628326                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4765479                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       259237177                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      226060251                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8247677                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490397                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23062207                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    331434793                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666921                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    374497896                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.125953                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.172784                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    242372387     64.72%     64.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     53987870     14.42%     79.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17404756      4.65%     83.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19172732      5.12%     88.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10097093      2.70%     91.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2933785      0.78%     92.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2473072      0.66%     93.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2993994      0.80%     93.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23062207      6.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    374497896                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582587                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288658                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739108                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378162      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830191     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739108     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719260      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666921                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458368                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.694125                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.694125                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    241922714                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    872698860                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50194010                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100050327                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8271218                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23081706                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115416230                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1248380                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30028419                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362895                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          91980786                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        63706800                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           346267889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1883277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            576358341                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          341                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         6125                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16542436                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.217176                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     68974413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32128191                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.360840                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    423519986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.256007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.315475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      269015908     63.52%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8674605      2.05%     65.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12898639      3.05%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9038484      2.13%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8447628      1.99%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14051009      3.32%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6775262      1.60%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7767865      1.83%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       86850586     20.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    423519986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          122391                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78850                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 11185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9905124                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52124092                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.476694                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          148627458                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30025421                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      64522411                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142017027                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       700917                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44280957                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    752990180                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118602037                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20176212                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    625425779                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       625027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     29141025                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8271218                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     30351392                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       999258                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8274412                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        29660                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53616                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62277915                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21561695                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        29660                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8853234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1051890                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       704315631                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           609072025                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666321                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       469300260                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.438081                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            613090313                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      976072397                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     528677335                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.590275                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.590275                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1624153      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    487638950     75.53%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           93      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          135      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6259      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105249      0.02%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40200      0.01%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124530267     19.29%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31656686      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    645601992                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        151718                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       307216                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        84725                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       809208                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6383408                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009888                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4524980     70.89%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           10      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1826712     28.62%     99.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        31706      0.50%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    650209529                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1722305702                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    608987300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1083532032                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        752990180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       645601992                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    331323240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1505541                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    477520900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    423519986                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.524372                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.110776                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    227007370     53.60%     53.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     45956812     10.85%     64.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     38994677      9.21%     73.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29623586      6.99%     80.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27191815      6.42%     87.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22831553      5.39%     92.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17982421      4.25%     96.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9488499      2.24%     98.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4443253      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    423519986                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.524332                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          63707307                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 521                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20912982                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13637619                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142017027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44280957                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     267733949                       # number of misc regfile reads
system.switch_cpus_1.numCycles              423531171                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     142723955                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265411                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33198166                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62116944                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     14099702                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4184289                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2138573514                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    829964383                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1005166080                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109085019                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47142311                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8271218                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    101322840                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      474900632                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2254831                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1376637172                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       108000933                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1104537403                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1555928272                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    91                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4650853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9173145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3709                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4010800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        72287                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7992425                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          72287                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             338547                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       315888                       # Transaction distribution
system.membus.trans_dist::CleanEvict           260817                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            238044                       # Transaction distribution
system.membus.trans_dist::ReadExResp           238044                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        338547                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1729890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1729890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1729890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     57118656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     57118656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57118656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            576594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  576594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              576594                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2587216000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3123947000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1349212236500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1349212236500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3703423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1574021                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          175                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3647260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          128561                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           818869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          818869                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3703423                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13823473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13823998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350042624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350065024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          699164                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40110208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5350017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000693                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026321                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5346308     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3709      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5350017                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5534046500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6847456000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            262500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           16                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       540651                       # number of demand (read+write) hits
system.l2.demand_hits::total                   540667                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           16                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       540651                       # number of overall hits
system.l2.overall_hits::total                  540667                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          159                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3981466                       # number of demand (read+write) misses
system.l2.demand_misses::total                3981625                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          159                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3981466                       # number of overall misses
system.l2.overall_misses::total               3981625                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     15121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 157191202000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     157206323000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     15121000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 157191202000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    157206323000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          175                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4522117                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4522292                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          175                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4522117                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4522292                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.908571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.880443                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880444                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.908571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.880443                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880444                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95100.628931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 39480.734483                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39482.955577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95100.628931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 39480.734483                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39482.955577                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626718                       # number of writebacks
system.l2.writebacks::total                    626718                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3981466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3981625                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3981466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3981625                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     13531000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 117376542000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 117390073000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     13531000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 117376542000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 117390073000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.908571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.880443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880444                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.908571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.880443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880444                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85100.628931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29480.734483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29482.955577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85100.628931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29480.734483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29482.955577                       # average overall mshr miss latency
system.l2.replacements                         626877                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          175                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              175                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          175                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          175                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3355173                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3355173                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        99811                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                99811                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        28750                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28750                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       128561                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           128561                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.223629                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.223629                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        28750                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28750                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    476895500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    476895500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.223629                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.223629                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16587.669565                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16587.669565                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       220842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                220842                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       598027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              598027                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  35547068500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35547068500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       818869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            818869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.730309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.730309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 59440.574589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59440.574589                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       598027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         598027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  29566798500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  29566798500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.730309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.730309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 49440.574589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49440.574589                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       319809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             319825                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3383439                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3383598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     15121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 121644133500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 121659254500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3703248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3703423                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.908571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95100.628931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 35952.808223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 35955.587661                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3383439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3383598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     13531000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  87809743500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  87823274500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.908571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85100.628931                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 25952.808223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 25955.587661                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4064.489694                       # Cycle average of tags in use
system.l2.tags.total_refs                     1812717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951565                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.904985                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4064.489694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3748                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981201                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74332634                       # Number of tag accesses
system.l2.tags.data_accesses                 74332634                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3405034                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3405034                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3405034                       # number of overall hits
system.l3.overall_hits::total                 3405034                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          159                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       576432                       # number of demand (read+write) misses
system.l3.demand_misses::total                 576591                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          159                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       576432                       # number of overall misses
system.l3.overall_misses::total                576591                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     12576500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  50551421000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      50563997500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     12576500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  50551421000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     50563997500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          159                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3981466                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3981625                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          159                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3981466                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3981625                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.144779                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.144813                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.144779                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.144813                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 79097.484277                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87697.110847                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87694.739425                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 79097.484277                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87697.110847                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87694.739425                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              315888                       # number of writebacks
system.l3.writebacks::total                    315888                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          159                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       576432                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            576591                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          159                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       576432                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           576591                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     10986500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  44787101000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  44798087500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     10986500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  44787101000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  44798087500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.144779                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.144813                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.144779                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.144813                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 69097.484277                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77697.110847                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77694.739425                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 69097.484277                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77697.110847                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77694.739425                       # average overall mshr miss latency
system.l3.replacements                         647305                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626718                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626718                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626718                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626718                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1683                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1683                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        28747                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                28747                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            3                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        28750                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            28750                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000104                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000104                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        56500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        56500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000104                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18833.333333                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18833.333333                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       359983                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                359983                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       238044                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              238044                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  21475560500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   21475560500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       598027                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            598027                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.398049                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.398049                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90216.768749                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 90216.768749                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       238044                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         238044                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  19095120500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  19095120500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.398049                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.398049                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80216.768749                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 80216.768749                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3045051                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3045051                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          159                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       338388                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           338547                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12576500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  29075860500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  29088437000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          159                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3383439                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3383598                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.100013                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.100055                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 79097.484277                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 85924.620554                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 85921.414161                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          159                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       338388                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       338547                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10986500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  25691980500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  25702967000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.100013                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.100055                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 69097.484277                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 75924.620554                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 75921.414161                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8594351                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    680073                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     12.637395                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2299.291876                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       273.611399                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1617.164805                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     7.667418                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28570.264503                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.070169                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.008350                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.049352                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000234                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.871895                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32661                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 128526105                       # Number of tag accesses
system.l3.tags.data_accesses                128526105                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3383598                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       942606                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3686749                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           28750                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          28750                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           598027                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          598027                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3383598                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12002800                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294933952                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          647305                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20216832                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4657680                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.015520                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.123609                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4585393     98.45%     98.45% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  72287      1.55%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4657680                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4622930500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5986812500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     36891648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36901824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20216832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20216832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       576432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              576591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       315888                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             315888                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        48053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    174209836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             174257890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        48053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            48053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       95467977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             95467977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       95467977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        48053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    174209836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            269725866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    315888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    575668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037675868500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18721                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18721                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1492394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             297652                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      576591                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     315888                       # Number of write requests accepted
system.mem_ctrls.readBursts                    576591                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   315888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    764                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19803                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10232276500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2879135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             21029032750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17769.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36519.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   275783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   67020                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                576591                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               315888                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  516087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       548891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    103.970398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.388184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.011857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       421153     76.73%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        93432     17.02%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15703      2.86%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6028      1.10%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3669      0.67%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1952      0.36%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1441      0.26%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1062      0.19%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4451      0.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       548891                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.754928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.056495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         18469     98.65%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          119      0.64%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           59      0.32%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           35      0.19%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           11      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            6      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18721                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.872336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.838110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10972     58.61%     58.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              483      2.58%     61.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6092     32.54%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1043      5.57%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              122      0.65%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18721                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36852928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   48896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20215488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36901824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20216832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       174.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        95.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  211460253500                       # Total gap between requests
system.mem_ctrls.avgGap                     236935.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        10176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     36842752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20215488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 48053.133732629096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 173978939.557202041149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 95461630.142920464277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       576432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       315888                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4459500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  21024573250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4972312527750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     28047.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36473.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15740745.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1961715000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1042676250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2078482560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          829844280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16716364080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56455524030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33776491200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       112861097400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.952968                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  87259068750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7071220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117435296750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1957366740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1040365095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2032922220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          818981460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16716364080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57060360150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33267155520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       112893515265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.106052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  85925320500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7071220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 118769045000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099157                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     63706382                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489317019                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099157                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     63706382                       # number of overall hits
system.cpu.icache.overall_hits::total      1489317019                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2033                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          418                       # number of overall misses
system.cpu.icache.overall_misses::total          2451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     28951500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28951500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     28951500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28951500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     63706800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489319470                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     63706800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489319470                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 69261.961722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11812.117503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 69261.961722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11812.117503                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1696                       # number of writebacks
system.cpu.icache.writebacks::total              1696                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          243                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          243                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          175                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          175                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          175                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          175                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     15553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     15553500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15553500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88877.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88877.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88877.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88877.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                   1696                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099157                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     63706382                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489317019                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     28951500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28951500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     63706800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489319470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 69261.961722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11812.117503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          243                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     15553500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15553500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88877.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88877.142857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.993358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489319227                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2208                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          674510.519475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.894955                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     6.098403                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.011911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11914557968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11914557968                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122670802                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562256066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122670802                       # number of overall hits
system.cpu.dcache.overall_hits::total       562256066                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7081383                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22771652                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7081383                       # number of overall misses
system.cpu.dcache.overall_misses::total      22771652                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22924636000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 292402138700                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 315326774700                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22924636000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 292402138700                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 315326774700                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129752185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585027718                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129752185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585027718                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.054576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.054576                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38554.200414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 41291.671231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13847.338555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38554.200414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 41291.671231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13847.338555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21775212                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          525                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1119037                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.458885                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   131.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5575608                       # number of writebacks
system.cpu.dcache.writebacks::total           5575608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2430714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2430714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2430714                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2430714                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5245277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650669                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5245277                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22330028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 171578391700                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 193908419700                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22330028000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 171578391700                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 193908419700                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035843                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035843                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008966                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37554.200414                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 36893.270990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36968.194378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37554.200414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 36893.270990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36968.194378                       # average overall mshr miss latency
system.cpu.dcache.replacements               18716399                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    100895978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429757666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6133953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17195890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  16285939000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 250526547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 266812486500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107029931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    446953556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.057311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36070.420196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 40842.593267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15516.061483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2430705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2430705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3703248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4154752                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15834435000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 130650230500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 146484665500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35070.420196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 35279.903074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35257.138212                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132498400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5575762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6638697000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  41875591200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48514288200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040382                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46390.715843                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 44199.139989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8700.925219                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6495593000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  40928161200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47423754200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45390.715843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 43199.550358                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43487.085761                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995643                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582727744                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18716911                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.133756                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.486408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.152599                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    80.356636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.760716                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.082329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.156947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2358827783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2358827783                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1349212236500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 323101448000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
