{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555695236737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555695236737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 13:33:56 2019 " "Processing started: Fri Apr 19 13:33:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555695236737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1555695236737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter -c FIR_Filter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter -c FIR_Filter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1555695236737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1555695237614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1555695237614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tap.v 1 1 " "Found 1 design units, including 1 entities, in source file tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 tap " "Found entity 1: tap" {  } { { "tap.v" "" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/tap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555695252474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555695252474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_tap " "Found entity 1: shift_tap" {  } { { "shift_tap.v" "" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/shift_tap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555695252514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555695252514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_tap " "Found entity 1: zero_tap" {  } { { "zero_tap.v" "" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/zero_tap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555695252564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555695252564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signal_Generator " "Found entity 1: Signal_Generator" {  } { { "Signal_Generator.v" "" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/Signal_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555695252614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555695252614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "fir_filter.v" "" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/fir_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555695252664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555695252664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_filter " "Found entity 1: testbench_filter" {  } { { "testbench_filter.v" "" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555695252704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555695252704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench_filter " "Elaborating entity \"testbench_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1555695253035 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench_filter.v(18) " "Verilog HDL warning at testbench_filter.v(18): assignments to clk create a combinational loop" {  } { { "testbench_filter.v" "" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v" 18 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1555695253045 "|testbench_filter"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench_filter.v(62) " "Verilog HDL warning at testbench_filter.v(62): ignoring unsupported system task" {  } { { "testbench_filter.v" "" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v" 62 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1555695253045 "|testbench_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter fir_filter:DUT " "Elaborating entity \"fir_filter\" for hierarchy \"fir_filter:DUT\"" {  } { { "testbench_filter.v" "DUT" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555695253065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap fir_filter:DUT\|tap:FIR_filter\[0\].u_tap " "Elaborating entity \"tap\" for hierarchy \"fir_filter:DUT\|tap:FIR_filter\[0\].u_tap\"" {  } { { "fir_filter.v" "FIR_filter\[0\].u_tap" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/fir_filter.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1555695253085 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench_filter.v" "clk" { Text "//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555695253175 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555695253175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555695253375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 13:34:13 2019 " "Processing ended: Fri Apr 19 13:34:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555695253375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555695253375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555695253375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1555695253375 ""}
