# 16-bits-multi-cycle-CPU
*A CPU Design project for the course "Application and Design of Digital Logic" at Glasgow College, UESTC.*

### Use Vivado 2017 to open "16_bits_multi_cycle_CPU.xpr".

## Input/Output table of our CPU 
![image](https://github.com/Cao1014/16-bits-multi-cycle-CPU/assets/101035289/276354cc-23f3-4dec-84fb-67a03a038bc8)

## Architecture diagram of our CPU
![image](https://github.com/Cao1014/16-bits-multi-cycle-CPU/assets/101035289/c2a47ed9-f14b-4314-873f-fd024b322dd0)

