This is a compilation of the files, report, and work done when created a 4x4 SRAM Array in Cadence Virtuoso. This project was created for ECE 623 (VLSI Design) and was completed on 05/14/2021. 
