<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezoab_86609",value:"mod1; Path=/; Domain=wikichip.org; Expires=Sun, 11 Aug 2024 23:54:55 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezoadgid_86609",value:"-2; Path=/; Domain=wikichip.org; Expires=Sun, 11 Aug 2024 22:24:55 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezosuibasgeneris-1",value:"4856731c-9fb0-4485-76fa-7a0ba7279976; Path=/; Domain=wikichip.org; Expires=Mon, 11 Aug 2025 21:54:55 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"active_template::86609",value:"pub_site.1723413295; Path=/; Domain=wikichip.org; Expires=Tue, 13 Aug 2024 21:54:55 UTC",tcfCategory:"store_info",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=35', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({}, typeof window._ezaq !== "undefined" ? window._ezaq : {}, {"ad_cache_level":1,"adpicker_placement_cnt":0,"ai_placeholder_cache_level":1,"ai_placeholder_placement_cnt":-1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":0,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size":103265,"response_size_orig":97847,"response_time_orig":168,"template_id":5,"url":"/wiki/marvell/microarchitectures/vulcan","word_count":0,"worst_bad_word_level":0});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {"ab":"mod1"};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="/wiki/marvell/microarchitectures/vulcan"/>

<title>Vulcan - Microarchitectures - Cavium - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"cavium/microarchitectures/vulcan","wgTitle":"cavium/microarchitectures/vulcan","wgCurRevisionId":93867,"wgRevisionId":93867,"wgArticleId":30184,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by broadcom","microarchitectures by broadcom","microarchitectures by cavium","cpu microarchitectures by cavium","all microarchitectures"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"cavium/microarchitectures/vulcan","wgRelevantArticleId":30184,"wgRequestId":"7aad7eeeab7de5660569cfe7","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"marvell/microarchitectures/vulcan","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/cavium/microarchitectures/vulcan"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="cavium/microarchitectures/vulcan" href="/w/index.php?title=Special:ExportRDF/cavium/microarchitectures/vulcan&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<link rel="canonical" href="/wiki/cavium/microarchitectures/vulcan"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/images/thumb/a/aa/cavium_vulcan_die.png/600px-cavium_vulcan_die.png"/>
<meta property="og:image" content="/w/images/thumb/a/aa/cavium_vulcan_die.png/600px-cavium_vulcan_die.png"/>
<meta property="og:title" content="Vulcan - Microarchitectures - Cavium - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Vulcan is a 16 nm high-performance 64-bit ARM microarchitecture designed by Broadcom and later introduced by Cavium for the server market."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'orig_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-cavium_microarchitectures_vulcan rootpage-cavium skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/cavium/microarchitectures/vulcan">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:cavium/microarchitectures/vulcan"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=cavium%2Fmicroarchitectures%2Fvulcan"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/cavium/microarchitectures/vulcan"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/cavium/microarchitectures/vulcan"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;oldid=93867"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:cavium-2Fmicroarchitectures-2Fvulcan"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Vulcan - Microarchitectures - Cavium    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/cavium" title="cavium">cavium</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=marvell/microarchitectures/vulcan&amp;redirect=no" class="mw-redirect" title="marvell/microarchitectures/vulcan">marvell/microarchitectures/vulcan</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/cavium/microarchitectures/vulcan" title="Special:FormEdit/microarchitecture/cavium/microarchitectures/vulcan"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Vulcan µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">Broadcom, Cavium</td></tr><tr><td class="label">Manufacturer</td><td class="value">TSMC</td></tr><tr><td class="label">Introduction</td><td class="value">2018</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/16_nm_process" class="mw-redirect" title="16 nm process">16 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/16_cores" class="mw-redirect" title="16 cores">16</a>, <a href="/wiki/20_cores" class="mw-redirect" title="20 cores">20</a>, <a href="/wiki/24_cores" class="mw-redirect" title="24 cores">24</a>, <a href="/wiki/28_cores" class="mw-redirect" title="28 cores">28</a>, <a href="/w/index.php?title=30_cores&amp;action=edit&amp;redlink=1" class="new" title="30 cores (page does not exist)">30</a>, <a href="/wiki/32_cores" class="mw-redirect" title="32 cores">32</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Superscalar, Superpipeline</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="label">Stages</td><td class="value">13-15</td></tr><tr><td class="label">Decode</td><td class="value">4-way</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">ARMv8.1</td></tr><tr><td class="label">Extensions</td><td class="value">NEON, TrustZone</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">32 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L1D Cache</td><td class="value">32 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L2 Cache</td><td class="value">256 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L3 Cache</td><td class="value">1 MiB/core</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/w/index.php?title=broadcom/microarchitectures/larrabee&amp;action=edit&amp;redlink=1" class="new" title="broadcom/microarchitectures/larrabee (page does not exist)">XLP II</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/cavium/microarchitectures/triton" class="mw-redirect" title="cavium/microarchitectures/triton">Triton</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Vulcan</b> is a <a href="/wiki/16_nm" class="mw-redirect" title="16 nm">16 nm</a> high-performance <a href="/wiki/64-bit_architecture" title="64-bit architecture">64-bit</a> <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> microarchitecture designed by <a href="/w/index.php?title=Broadcom&amp;action=edit&amp;redlink=1" class="new" title="Broadcom (page does not exist)">Broadcom</a> and later introduced by <a href="/wiki/Cavium" class="mw-redirect" title="Cavium">Cavium</a> for the server market.
</p><p>Introduced in <a href="/wiki/2018" title="2018">2018</a>, Vulcan-based microprocessors are branded as part of the <a href="/wiki/cavium/thunderx2" title="cavium/thunderx2">ThunderX2</a> family.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Brands"><span class="tocnumber">2</span> <span class="toctext">Brands</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Release_Dates"><span class="tocnumber">3</span> <span class="toctext">Release Dates</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Compiler_support"><span class="tocnumber">4</span> <span class="toctext">Compiler support</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Architecture"><span class="tocnumber">5</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#Key_changes_from_XLP_II"><span class="tocnumber">5.1</span> <span class="toctext">Key changes from XLP II</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Block_Diagram"><span class="tocnumber">5.2</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-3 tocsection-8"><a href="#Entire_Chip"><span class="tocnumber">5.2.1</span> <span class="toctext">Entire Chip</span></a></li>
<li class="toclevel-3 tocsection-9"><a href="#Individual_Core"><span class="tocnumber">5.2.2</span> <span class="toctext">Individual Core</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-10"><a href="#Memory_Hierarchy"><span class="tocnumber">5.3</span> <span class="toctext">Memory Hierarchy</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#Overview"><span class="tocnumber">6</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#Core"><span class="tocnumber">7</span> <span class="toctext">Core</span></a>
<ul>
<li class="toclevel-2 tocsection-13"><a href="#Front-end"><span class="tocnumber">7.1</span> <span class="toctext">Front-end</span></a>
<ul>
<li class="toclevel-3 tocsection-14"><a href="#Fetch"><span class="tocnumber">7.1.1</span> <span class="toctext">Fetch</span></a></li>
<li class="toclevel-3 tocsection-15"><a href="#Decoding"><span class="tocnumber">7.1.2</span> <span class="toctext">Decoding</span></a></li>
<li class="toclevel-3 tocsection-16"><a href="#Loop_Buffer"><span class="tocnumber">7.1.3</span> <span class="toctext">Loop Buffer</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-17"><a href="#Execution_engine"><span class="tocnumber">7.2</span> <span class="toctext">Execution engine</span></a>
<ul>
<li class="toclevel-3 tocsection-18"><a href="#Renaming_.26_Allocation"><span class="tocnumber">7.2.1</span> <span class="toctext">Renaming &amp; Allocation</span></a></li>
<li class="toclevel-3 tocsection-19"><a href="#Scheduler"><span class="tocnumber">7.2.2</span> <span class="toctext">Scheduler</span></a></li>
<li class="toclevel-3 tocsection-20"><a href="#Execution_Units"><span class="tocnumber">7.2.3</span> <span class="toctext">Execution Units</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-21"><a href="#Memory_subsystem"><span class="tocnumber">7.3</span> <span class="toctext">Memory subsystem</span></a>
<ul>
<li class="toclevel-3 tocsection-22"><a href="#Miss_sequence"><span class="tocnumber">7.3.1</span> <span class="toctext">Miss sequence</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-23"><a href="#System_Architecture"><span class="tocnumber">8</span> <span class="toctext">System Architecture</span></a></li>
<li class="toclevel-1 tocsection-24"><a href="#Scalability"><span class="tocnumber">9</span> <span class="toctext">Scalability</span></a></li>
<li class="toclevel-1 tocsection-25"><a href="#Die"><span class="tocnumber">10</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-26"><a href="#Core_Group"><span class="tocnumber">10.1</span> <span class="toctext">Core Group</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#SoC"><span class="tocnumber">10.2</span> <span class="toctext">SoC</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-28"><a href="#All_Vulcan_Chips"><span class="tocnumber">11</span> <span class="toctext">All Vulcan Chips</span></a></li>
<li class="toclevel-1 tocsection-29"><a href="#Bibliography"><span class="tocnumber">12</span> <span class="toctext">Bibliography</span></a></li>
<li class="toclevel-1 tocsection-30"><a href="#See_also"><span class="tocnumber">13</span> <span class="toctext">See also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Vulcan can trace its roots all the way back to <a href="/wiki/Raza_Microelectronics" class="mw-redirect" title="Raza Microelectronics">Raza Microelectronics</a> <a href="/w/index.php?title=raza/xlr&amp;action=edit&amp;redlink=1" class="new" title="raza/xlr (page does not exist)">XLR</a> family of <a href="/w/index.php?title=MIPS&amp;action=edit&amp;redlink=1" class="new" title="MIPS (page does not exist)">MIPS</a> processors from <a href="/wiki/2006" title="2006">2006</a>. With the introduction of their <a href="/w/index.php?title=raza/xlr&amp;action=edit&amp;redlink=1" class="new" title="raza/xlr (page does not exist)">XLR</a> family in <a href="/wiki/2009" title="2009">2009</a>, Raza (and later <a href="/w/index.php?title=NetLogic&amp;action=edit&amp;redlink=1" class="new" title="NetLogic (page does not exist)">NetLogic</a>) moved to a high-performance superscalar design with fine-grained 4-way multithreading support. In <a href="/wiki/2011" title="2011">2011</a>, <a href="/w/index.php?title=Broadcom&amp;action=edit&amp;redlink=1" class="new" title="Broadcom (page does not exist)">Broadcom</a> acquired <a href="/w/index.php?title=NetLogic_Microsystems&amp;action=edit&amp;redlink=1" class="new" title="NetLogic Microsystems (page does not exist)">NetLogic Microsystems</a> and integrated them into Broadcom&#39;s Embedded Processor Group.
</p><p>In <a href="/wiki/2013" title="2013">2013</a>, Broadcom announced that they have licensed the ARMv7 and ARMv8 ISAs, allowing them to develop their own micro-architectures based on the ISA. Vulcan is the outcome of this effort which involved adapting the existing core to the <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> ISA instead of <a href="/w/index.php?title=MIPS&amp;action=edit&amp;redlink=1" class="new" title="MIPS (page does not exist)">MIPS</a> and enhancing the cores in various ways. Vulcan development started in early <a href="/wiki/2012" title="2012">2012</a> and was expected to enter mass production in mid-<a href="/wiki/2015" title="2015">2015</a>.
</p><p>In <a href="/wiki/2016" title="2016">2016</a> <a href="/wiki/Cavium" class="mw-redirect" title="Cavium">Cavium</a> acquired Vulcan from Broadcom which was introduced the following year. In early <a href="/wiki/2018" title="2018">2018</a>, Vulcan-based microprocessor entered general availability under the <a href="/wiki/cavium/thunderx2" title="cavium/thunderx2">ThunderX2</a> brand.
</p>
<h2><span class="mw-headline" id="Brands">Brands</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=2" title="Edit section: Brands">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Vulcan is sold under a single brand.
</p>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th> Logo </th>
<th> Family </th>
<th> SMP </th>
<th> SMT </th>
<th> Cores
</th></tr>
<tr>
<td> <a href="/wiki/cavium/thunderx2" title="cavium/thunderx2"><img alt="ThunderX2 logo.png" src="/w/images/thumb/b/ba/ThunderX2_logo.png/100px-ThunderX2_logo.png" width="100" height="21" srcset="/w/images/thumb/b/ba/ThunderX2_logo.png/150px-ThunderX2_logo.png 1.5x, /w/images/thumb/b/ba/ThunderX2_logo.png/200px-ThunderX2_logo.png 2x"/></a> </td>
<td> <a href="/wiki/cavium/thunderx2" title="cavium/thunderx2">ThunderX2</a> </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> 2-way </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> 4-way </td>
<td> 16-32
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Release_Dates">Release Dates</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=3" title="Edit section: Release Dates">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Cavium introduced the <a href="/wiki/cavium/thunderx2" title="cavium/thunderx2">ThunderX2</a> family based on the Vulcan microarchitecture in early 2017. On May 7, 2018, Cavium has announced that they have reached general availability.
</p>
<h2><span class="mw-headline" id="Compiler_support">Compiler support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=4" title="Edit section: Compiler support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">
<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable
</th></tr>
<tr>
<td> GCC </td>
<td> <code>-march=thunderx2t99</code> </td>
<td> <code>-mtune=thunderx2t99</code>
</td></tr>
<tr>
<td> LLVM </td>
<td> <code>-march=thunderx2t99</code> </td>
<td> <code>-mtune=thunderx2t99</code>
</td></tr></tbody></table>
<p>Note that for earlier compiler version (prior to the compiler changes in early 2017), the two compilers used the actual Vulcan name as the option.
</p>
<table class="wikitable">
<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable </th>
<th> Patched Change
</th></tr>
<tr>
<td> GCC </td>
<td> <code>-march=vulcan</code> </td>
<td> <code>-mtune=vulcan</code> </td>
<td> <a rel="nofollow" class="external text" href="https://reviews.llvm.org/D30510">Change D30510</a>
</td></tr>
<tr>
<td> LLVM </td>
<td> <code>-march=vulcan</code> </td>
<td> <code>-mtune=vulcan</code> </td>
<td> <a rel="nofollow" class="external text" href="https://bugs.llvm.org/show_bug.cgi?id=32113">Chnage 32113</a>
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=5" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Vulcan builds on the prior MIPS-based <a href="/w/index.php?title=broadcom/microarchitectures/xlp_ii&amp;action=edit&amp;redlink=1" class="new" title="broadcom/microarchitectures/xlp ii (page does not exist)">XLP II</a> microarchitecture. The design has been substantially improved and changed to execute <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> (based on the <a href="/w/index.php?title=ARMv8.1&amp;action=edit&amp;redlink=1" class="new" title="ARMv8.1 (page does not exist)">ARMv8.1</a> ISA).
</p>
<h3><span class="mw-headline" id="Key_changes_from_XLP_II">Key changes from <a href="/w/index.php?title=broadcom/microarchitectures/xlp_ii&amp;action=edit&amp;redlink=1" class="new" title="broadcom/microarchitectures/xlp ii (page does not exist)">XLP II</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=6" title="Edit section: Key changes from XLP II">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Converted to <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> ISA (from <a href="/w/index.php?title=MIPS&amp;action=edit&amp;redlink=1" class="new" title="MIPS (page does not exist)">MIPS</a>)
<ul><li> Aarch64</li></ul></li>
<li> <a href="/wiki/16_nm_lithography_process" title="16 nm lithography process">16nm FinFET process</a> (from <a href="/wiki/28_nm" class="mw-redirect" title="28 nm">28 nm planar</a>)</li>
<li> 40% IPC improvement</li>
<li> 25% higher <a href="/w/index.php?title=clock&amp;action=edit&amp;redlink=1" class="new" title="clock (page does not exist)">clock</a> (2.5 GHz, up from 2 GHz)</li>
<li> Core
<ul><li> Longer pipeline (15 stages, up from 13)</li>
<li> Improved branch predictor</li>
<li> Double fetch throughput (4, up from 2)</li>
<li> New Decoder
<ul><li> Decodes ARMv8.1 (Instead of MIPS64 R5)</li>
<li> Decodes to <a href="/wiki/micro-ops" class="mw-redirect" title="micro-ops">micro-ops</a>
<ul><li> Roughly 10-20% more µOPs</li></ul></li></ul></li>
<li> New loop buffer</li>
<li> Execution Engine
<ul><li> New scheduler
<ul><li> Unified schedule (from distributed)
<ul><li> 60 entries</li></ul></li></ul></li>
<li> Large ROB (180 entries, up from 100)</li>
<li> Execution Units
<ul><li> New FP Unit (2, up from 1)</li>
<li> Wider FP Units (128-bit, up from 64-bit)</li></ul></li></ul></li>
<li> Memory Subsystem
<ul><li> Double load bandwidth (128-bit, up from 64-bit)</li>
<li> New Store Data Unit</li>
<li> Half L2 Cache Size (256 KiB, down form 512 KiB)</li></ul></li></ul></li>
<li> Memory Controller
<ul><li> DDR3 <b>→</b> DDR4</li>
<li> 4 <b>→</b> 8 channels</li>
<li> 1600 MT/s <b>→</b> 2666 MT/s</li>
<li> 47.68 GiB/s <b>→</b> 158.9 GiB/s</li></ul></li></ul>
<h3><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=7" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Entire_Chip">Entire Chip</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=8" title="Edit section: Entire Chip">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:vulcan_chip_block_diagram.svg" class="image"><img alt="vulcan chip block diagram.svg" src="/w/images/thumb/7/7a/vulcan_chip_block_diagram.svg/500px-vulcan_chip_block_diagram.svg.png" width="500" height="864" srcset="/w/images/thumb/7/7a/vulcan_chip_block_diagram.svg/750px-vulcan_chip_block_diagram.svg.png 1.5x, /w/images/thumb/7/7a/vulcan_chip_block_diagram.svg/1000px-vulcan_chip_block_diagram.svg.png 2x"/></a></dd></dl>
<h4><span class="mw-headline" id="Individual_Core">Individual Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=9" title="Edit section: Individual Core">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<dl><dd><a href="/wiki/File:vulcan_block_diagram.svg" class="image"><img alt="vulcan block diagram.svg" src="/w/images/thumb/5/52/vulcan_block_diagram.svg/800px-vulcan_block_diagram.svg.png" width="800" height="926" srcset="/w/images/thumb/5/52/vulcan_block_diagram.svg/1200px-vulcan_block_diagram.svg.png 1.5x, /w/images/thumb/5/52/vulcan_block_diagram.svg/1600px-vulcan_block_diagram.svg.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=10" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Cache
<ul><li> L1I Cache
<ul><li> 32 KiB, 8-way set associative</li></ul></li>
<li> L1D Cache
<ul><li> 32 KiB, 8-way set associative</li></ul></li>
<li> L2 Cache
<ul><li> 256 KiB, 8-way set associative</li></ul></li>
<li> L3 Cache
<ul><li> 16 tiles, line stripped</li>
<li> 1 MiB/core slice</li>
<li> Shared</li>
<li> Exclusive of L2
<ul><li> Victim cache</li></ul></li></ul></li>
<li> System DRAM
<ul><li> 2 TiB Max Memory / socket</li>
<li> 8 Channels</li>
<li> DDR4, up to 2666 MT/s
<ul><li> 1 DPC and 2 DPC support</li>
<li> RDIMM, LRDIMM, NVDIMM-P support</li>
<li> Single, Dual and Quad rank modules</li></ul></li>
<li> 8 B/cycle/channel (@ memory clock)</li>
<li> ECC</li></ul></li></ul></li>
<li> TLBs
<ul><li> ITLB
<ul><li> Dedicated instruction TLB</li>
<li> DTLB
<ul><li> TLB unit for each LSU</li></ul></li></ul></li>
<li> STLB
<ul><li> 2048-entry</li>
<li> 4 KiB - 16 GiB pages</li></ul></li></ul></li></ul>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=11" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:vulcan_overview.svg" class="image"><img alt="vulcan overview.svg" src="/w/images/thumb/6/66/vulcan_overview.svg/500px-vulcan_overview.svg.png" width="500" height="207" srcset="/w/images/thumb/6/66/vulcan_overview.svg/750px-vulcan_overview.svg.png 1.5x, /w/images/thumb/6/66/vulcan_overview.svg/1000px-vulcan_overview.svg.png 2x"/></a></div>
<p>Scaled up from prior architectures in all vectors (performance, area, and <a href="/wiki/TDP" class="mw-redirect" title="TDP">TDP</a>), Vulcan was designed to be a <a href="/wiki/intel/xeon" title="intel/xeon">Xeon</a>-class <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a>-based server microprocessor. Vulcan features 32 high-performance custom-designed <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> cores fully compliant with <a href="/w/index.php?title=ARMv8.1&amp;action=edit&amp;redlink=1" class="new" title="ARMv8.1 (page does not exist)">ARMv8.1</a> along with their accompanying 1 MiB of level 3 cache slice (for a total of 32 MiB of shared <a href="/wiki/last_level_cache" title="last level cache">last level cache</a>). Since each core supports up to <a href="/w/index.php?title=simultaneous_multithreading&amp;action=edit&amp;redlink=1" class="new" title="simultaneous multithreading (page does not exist)">four simultaneous</a> threads, the full configuration can support up to 128 threads. Supporting a large number of cores, are eight <a href="/w/index.php?title=DDR4&amp;action=edit&amp;redlink=1" class="new" title="DDR4 (page does not exist)">DDR4</a> channels capable of data rates of up to 2,666 MT/s, allowing for 170.7 GB/s of aggregated bandwidth.
</p><p>The processor comes with 14 fully-configurable PCIe Gen3 controllers with 56 available lanes. The chip also has 2 USB 3 and 2 SATA 3 ports.
</p><p>Vulcan supports up to two-way multiprocessing through their second-generation <a href="/wiki/cavium/cavium_coherent_processor_interconnect" class="mw-redirect" title="cavium/cavium coherent processor interconnect">Cavium Coherent Processor Interconnect</a> (CCPI2) capable of providing 600 Gbps of aggregated bandwidth.
</p>
<h2><span class="mw-headline" id="Core">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=12" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Vulcan is an <a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> superscalar with support for up to four simultaneous hardware threads. Vulcan features a 13-15-stage pipeline, slightly longer than the XLP II.
</p>
<h3><span class="mw-headline" id="Front-end">Front-end</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=13" title="Edit section: Front-end">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Vulcan&#39;s front-end is tasked with fetching instructions from a ready thread instruction stream and feeding them into the decode in order to be delivered to the execution units. Since Vulcan supports up to four threads, a thread scheduler determines from which thread&#39;s instruction stream to operate on. This determination is done on each cycle with the help of the branch predictor with no added cost.
</p><p>Vulcan has a 32 KiB L1 cache which is 8-way set associative and a dedicate L1 instruction TLB. It&#39;s worth noting that all the core caches on Vulcan are 8-way set associative to aid the <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a> which works on cache line stride patterns. Under normal flow, the data to be fetched was already predicted and has made it to the L1 from the L2. The bandwidth to the L1 instruction cache is 64 bytes per cycle.
</p>
<h4><span class="mw-headline" id="Fetch">Fetch</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=14" title="Edit section: Fetch">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/w/index.php?title=Instruction_fetch&amp;action=edit&amp;redlink=1" class="new" title="Instruction fetch (page does not exist)">Instruction fetch</a> is done on a 32-byte window or 8 (4-byte) <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a> instructions. This is twice the throughput of the previous architecture and is designed in order to better absorb bubbles in the pipeline. The instruction stream is decomposed into its constituent instructions where they are queued to go for the <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decoder</a>. The queue is shared by all threads. The size of the queue has not been disclosed.
</p>
<h4><span class="mw-headline" id="Decoding">Decoding</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=15" title="Edit section: Decoding">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Each cycle, up to four instructions are sent to the <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decoder</a>. In prior design, <a href="/w/index.php?title=Broadcom&amp;action=edit&amp;redlink=1" class="new" title="Broadcom (page does not exist)">Broadcom</a>&#39;s products decoded <a href="/w/index.php?title=MIPS&amp;action=edit&amp;redlink=1" class="new" title="MIPS (page does not exist)">MIPS</a> instructions. With Vulcan, the switching to ARM meant the decoder had to be replaced with much more complex logic that decodes the original <a href="/w/index.php?title=instruction&amp;action=edit&amp;redlink=1" class="new" title="instruction (page does not exist)">instruction</a> and emits <a href="/wiki/micro-ops" class="mw-redirect" title="micro-ops">micro-ops</a>. For the most part, there is a 1:1 mapping between instructions and µOP with an average of 15% more µOPs emitted from instructions. The extra complexity has added another pipeline stage to the decode.
</p>
<h4><span class="mw-headline" id="Loop_Buffer">Loop Buffer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=16" title="Edit section: Loop Buffer">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Sitting between the <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">decoder</a> and the <a href="/w/index.php?title=instruction_scheduler&amp;action=edit&amp;redlink=1" class="new" title="instruction scheduler (page does not exist)">scheduler</a> is a 128-entry <a href="/w/index.php?title=loop_buffer&amp;action=edit&amp;redlink=1" class="new" title="loop buffer (page does not exist)">loop buffer</a>. The loop buffer, in conjunction with the <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a>, will queue recent tight loop operations. The buffer will play back the operations repeatedly until a branch take occurs. When this takes place, the front-end (instruction fetch, decode, etc..) is largely power-gated in order to save power.
</p>
<h3><span class="mw-headline" id="Execution_engine">Execution engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=17" title="Edit section: Execution engine">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Vulcan&#39;s back-end handles the execution of out-of-order operations. Vulcan&#39;s back-end has been substantially enhanced from prior designs including a complete redesign of the <a href="/w/index.php?title=instruction_scheduler&amp;action=edit&amp;redlink=1" class="new" title="instruction scheduler (page does not exist)">scheduler</a>. Most of the improvements dealt with entirely reworking the scheduler in order to more efficiently extract additional instruction-level parallelism opportunities. From decode, instructions are sent to the <a href="/w/index.php?title=Reorder_Buffer&amp;action=edit&amp;redlink=1" class="new" title="Reorder Buffer (page does not exist)">Reorder Buffer</a> (ROB) at the rate of up to 4 µOPs each cycle.
</p>
<h4><span class="mw-headline" id="Renaming_.26_Allocation">Renaming &amp; Allocation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=18" title="Edit section: Renaming &amp; Allocation">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In the prior XLP II microarchitecture, <a href="/w/index.php?title=NetLogic&amp;action=edit&amp;redlink=1" class="new" title="NetLogic (page does not exist)">NetLogic</a> had a five-queue instruction distributed scheduler mechanism whereby each queue is associated with certain execution units. In Cavium, Broadcom got rid of the distributed scheduler and replaced it with a more efficient unified scheduler, similar in design to Intel&#39;s <a href="/wiki/intel/microarchitectures/skylake_(client)" title="intel/microarchitectures/skylake (client)">Skylake</a>.
</p><p>Vulcan&#39;s <a href="/w/index.php?title=Reorder_Buffer&amp;action=edit&amp;redlink=1" class="new" title="Reorder Buffer (page does not exist)">Reorder Buffer</a> is 180-entry in size, an 80-entry increase over prior design. The ROB tracks all µOPs in flight. Vulcan renames and retires up to 4 µOPs per cycle.
</p>
<h4><span class="mw-headline" id="Scheduler">Scheduler</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=19" title="Edit section: Scheduler">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Vulcan uses a 60-entry unified scheduler. Each cycle, up to six µOPs can be issued to the execution units, a much wider design from the four µOPs issue in prior design. It&#39;s worth noting that in order to support four threads, Vulcan duplicates most of the logic for each thread such as all the registers, architectural states, program counters, and interrupts. Ready µOPs from any thread are issued on each cycle. 
</p>
<h4><span class="mw-headline" id="Execution_Units">Execution Units</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=20" title="Edit section: Execution Units">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Up to six µOPs can be sent into Vulcan&#39;s six execution units each cycle. As far as integer operations, up to three operations can be issued each cycle. One of the ALUs also handles branch instructions. Note that only the ALU on port 1 can perform complex integer operations (i.e., <a href="/w/index.php?title=multiplication&amp;action=edit&amp;redlink=1" class="new" title="multiplication (page does not exist)">multiplication</a> and <a href="/w/index.php?title=division&amp;action=edit&amp;redlink=1" class="new" title="division (page does not exist)">division</a>) in addition to the simple integer operations. The other two ALUs can only perform simple integer operations.
</p><p>Vulcan has doubled the number of <a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">floating point</a> units to two and widened them to 128-bit to support <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a>&#39;s <a href="/w/index.php?title=arm/neon&amp;action=edit&amp;redlink=1" class="new" title="arm/neon (page does not exist)">NEON</a> operations (prior design was only 64-bit wide). In theory, Vulcan&#39;s peak performance now stands at 8 <a href="/wiki/FLOPS" class="mw-redirect" title="FLOPS">FLOPS</a>/cycle or 8 GFLOPS at 1 GHz.
</p><p>Port 1 has addition support for crypto operations supporting <a href="/wiki/ARM" class="mw-redirect" title="ARM">ARM</a>&#39;s crypto extension (e.g., ARM <code>AES</code>, <code>SHA1</code>, <code>SHA256</code> instructions).
</p>
<h3><span class="mw-headline" id="Memory_subsystem">Memory subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=21" title="Edit section: Memory subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Vulcan&#39;s memory subsystem deals with the loads and store requests and ordering. There are two <a href="/w/index.php?title=load-store_units&amp;action=edit&amp;redlink=1" class="new" title="load-store units (page does not exist)">load-store units</a> each capable of moving 128-bit of data - double the bandwidth of the XLP II. The widening of the units was done in order to more efficiently support operations such as the Load Pair (<code>LDP</code>) and Store Pair (<code>STP</code>) instructions. In addition to the LSUs, there is a new dedicated Store Address unit. Similar to Intel&#39;s older architectures, the store operation is cracked into two distinct operations - a store address operation used to calculate the effective address and finally the store data operation. Vulcan can issue a store to the Store Address unit before the data is available where the address can be calculated and <a href="/w/index.php?title=memory_ordering_conflicts&amp;action=edit&amp;redlink=1" class="new" title="memory ordering conflicts (page does not exist)">memory ordering conflicts</a> can be detected. Once the data is ready, the operation will be reissued to the LSU. The <a href="/w/index.php?title=store_buffer&amp;action=edit&amp;redlink=1" class="new" title="store buffer (page does not exist)">store buffer</a> is 36-entry deep with the <a href="/w/index.php?title=load_buffer&amp;action=edit&amp;redlink=1" class="new" title="load buffer (page does not exist)">load buffer</a> at 64-entries for a total of 100 <a href="/w/index.php?title=simultaneous_memory_operations&amp;action=edit&amp;redlink=1" class="new" title="simultaneous memory operations (page does not exist)">simultaneous memory operations</a> in-flight or roughly 55% of all µOPs. Note that the store buffer is considerably smaller than the load buffer because Vulcan can only sustain a single store operation per cycle as most workloads do far more loads than stores.
</p><p>Vulcan&#39;s L2 cache is 256 KiB, half that of prior design, and has an <a href="/w/index.php?title=L2&amp;action=edit&amp;redlink=1" class="new" title="L2 (page does not exist)">L2</a> to <a href="/wiki/L1" class="mw-redirect" title="L1">L1</a> bandwidth of 64 bytes per cycle in either direction. There is a 1 MiB L3 cache per core arranged as 2 MiB slices for a total of 32 MiB of cache shared by the entire chip. The L3 is <a href="/w/index.php?title=exclusive_cache&amp;action=edit&amp;redlink=1" class="new" title="exclusive cache (page does not exist)">exclusive cache</a>, filling up with evicted L2 cache lines.
</p>
<h4><span class="mw-headline" id="Miss_sequence">Miss sequence</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=22" title="Edit section: Miss sequence">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>There are 16 tiles of L3 that are cache line stripped. though broken down into slices, there is no notion of L3 cache affinity to the cores. On an L2 miss, a hash is used to determine the home L3 cache hit. A check is done to determine if the cache line is found in that L3 tile and if found, return the data. Cavium implemented an enhanced version of the <a href="/w/index.php?title=MOESI_protocol&amp;action=edit&amp;redlink=1" class="new" title="MOESI protocol (page does not exist)">MOESI protocol</a>. When not found, a <a href="/w/index.php?title=snoop_filter&amp;action=edit&amp;redlink=1" class="new" title="snoop filter (page does not exist)">snoop filter</a> indicates the presence of the data in other cores. If present following a snoop, the owner transfers the line. On negative snoops for all cores, a DRAM request is issued to the memory controller.
</p>
<h2><span class="mw-headline" id="System_Architecture">System Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=23" title="Edit section: System Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Vulcan incorporates 32 cores on a single monolithic die. The cores are interconnected using a bidirectional ring bus, meaning the worst case path is halved. It appears that the cores consist of quad-core blocks with the L3 cache being the crossbar between the cores in the block. Eight of those cores are interconnected via the ring which operates at core frequency. The exact behavior has not been disclosed but in the XLP II, the ring was capable of moving 64 bytes of data each cycle per core.
</p><p>Attached to the ring is 2nd-generation <a href="/wiki/cavium/cavium_coherent_processor_interconnect" class="mw-redirect" title="cavium/cavium coherent processor interconnect">Cavium Coherent Processor Interconnect</a> (CCPI2) used to support multiprocessing as well as the I/O subsystem. In its maximum configuration, the die feature 14 PCIe Gen 3 memory controllers supporting up to 56 lanes. Bifurcation is supported for up to 14 x1/x4, 7x8, or 3x16.
</p>
<h2><span class="mw-headline" id="Scalability">Scalability</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=24" title="Edit section: Scalability">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Vulcan has multiprocessing support. Each die comes with 2nd-generation <a href="/wiki/cavium/cavium_coherent_processor_interconnect" class="mw-redirect" title="cavium/cavium coherent processor interconnect">Cavium Coherent Processor Interconnect</a> (CCPI2) which incorporates 24 25 Gpbs SerDes for a total aggregated bandwidth of 600 Gbps between the two sockets.
</p><p><br/>
</p>
<dl><dd><a href="/wiki/File:vulcan_overview-2way.svg" class="image"><img alt="vulcan overview-2way.svg" src="/w/images/thumb/1/1f/vulcan_overview-2way.svg/600px-vulcan_overview-2way.svg.png" width="600" height="217" srcset="/w/images/thumb/1/1f/vulcan_overview-2way.svg/900px-vulcan_overview-2way.svg.png 1.5x, /w/images/thumb/1/1f/vulcan_overview-2way.svg/1200px-vulcan_overview-2way.svg.png 2x"/></a></dd></dl>
<p><br/>
In this configuration, a max system consists of two chips for a total of 64 cores, 256 threads, 16 memory channels and 32 DIMMs, 112 PCIe Gen 3 lanes, 4 SATA3 ports, 4 USB 3 ports, and other various low speed I/O interfaces.
</p>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=25" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Core_Group">Core Group</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=26" title="Edit section: Core Group">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><a href="/wiki/File:cavium_vulcan_die_core_cluster.png" class="image"><img alt="cavium vulcan die core cluster.png" src="/w/images/e/eb/cavium_vulcan_die_core_cluster.png" width="400" height="152"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:cavium_vulcan_die_core_cluster_(annotated).png" class="image"><img alt="cavium vulcan die core cluster (annotated).png" src="/w/images/7/77/cavium_vulcan_die_core_cluster_%28annotated%29.png" width="400" height="153"/></a></dd></dl>
<h3><span class="mw-headline" id="SoC">SoC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=27" title="Edit section: SoC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Broadcom&#39;s original die size was rumored to be around 600 mm². It&#39;s unknown how much the die has changed when it was modified by Cavium.</li>
<li> TSMC&#39;s <a href="/wiki/16_nm_process" class="mw-redirect" title="16 nm process">16 nm process</a></li>
<li> 32 cores</li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:cavium_vulcan_die.png" class="image"><img alt="cavium vulcan die.png" src="/w/images/thumb/a/aa/cavium_vulcan_die.png/600px-cavium_vulcan_die.png" width="600" height="602" class="wikichip_ogimage" srcset="/w/images/a/aa/cavium_vulcan_die.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:cavium_vulcan_die_(annotated).png" class="image"><img alt="cavium vulcan die (annotated).png" src="/w/images/thumb/0/01/cavium_vulcan_die_%28annotated%29.png/600px-cavium_vulcan_die_%28annotated%29.png" width="600" height="602" srcset="/w/images/0/01/cavium_vulcan_die_%28annotated%29.png 1.5x"/></a></dd></dl>
<h2><span class="mw-headline" id="All_Vulcan_Chips">All Vulcan Chips</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=28" title="Edit section: All Vulcan Chips">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc4">
<tbody><tr class="comptable-header"><th> </th><th colspan="5">List of Vulcan-based Processors</th></tr>
<tr class="comptable-header"><th> </th><th colspan="5">Main processor</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Launched</th><th>Cores</th><th>Threads</th><th data-sort-type="number">Frequency</th><th>PCIe Lanes</th></tr>
<tr><td><a href="/wiki/cavium/thunderx2/cn9960" title="cavium/thunderx2/cn9960">CN9960</a></td><td>7 May 2018</td><td>16</td><td>64</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,600&amp;#160;MHz 1,600,000&amp;#160;kHz"><span class="smwtext">1.6 GHz</span><div class="smwttcontent">1,600 MHz <br/>1,600,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/cavium/thunderx2/cn9965" title="cavium/thunderx2/cn9965">CN9965</a></td><td>7 May 2018</td><td>20</td><td>40</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5 GHz</span><div class="smwttcontent">2,500 MHz <br/>2,500,000 kHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/cavium/thunderx2/cn9970" title="cavium/thunderx2/cn9970">CN9970</a></td><td>7 May 2018</td><td>24</td><td>96</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5 GHz</span><div class="smwttcontent">2,500 MHz <br/>2,500,000 kHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/cavium/thunderx2/cn9975" title="cavium/thunderx2/cn9975">CN9975</a></td><td>7 May 2018</td><td>28</td><td>112</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/cavium/thunderx2/cn9978" title="cavium/thunderx2/cn9978">CN9978</a></td><td>7 May 2018</td><td>30</td><td>120</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,800&amp;#160;MHz 1,800,000&amp;#160;kHz"><span class="smwtext">1.8 GHz</span><div class="smwttcontent">1,800 MHz <br/>1,800,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span></td><td></td></tr><tr><td><a href="/wiki/cavium/thunderx2/cn9980" title="cavium/thunderx2/cn9980">CN9980</a></td><td>7 May 2018</td><td>32</td><td>128</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5 GHz</span><div class="smwttcontent">2,500 MHz <br/>2,500,000 kHz <br/></div></span></td><td></td></tr>
<tr class="comptable-header"><th>Count: 6</th></tr>
</tbody></table>
</div></div>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=29" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Broadcom, personal communication, March, 2017</li>
<li> Cavium, personal communication, June, 2018</li>
<li> Cavium Booth No: E–1000 (2018, June). &#34;ThunderX2 Processor Family&#34;. ISC 2018, Frankfurt, Germany.</li>
<li> Schor, D (2018, June). <i><a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/1316/a-look-at-caviums-new-high-performance-arm-microprocessors-and-the-isambard-supercomputer/">A Look at Cavium’s New High-Performance ARM Microprocessors and the Isambard Supercomputer</a></i>.</li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;action=edit&amp;section=30" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Qualcomm&#39;s <a href="/wiki/qualcomm/microarchitectures/falkor" title="qualcomm/microarchitectures/falkor">Falkor</a></li>
<li> Intel&#39;s <a href="/wiki/intel/microarchitectures/skylake_(server)" title="intel/microarchitectures/skylake (server)">Skylake</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:30184-0!*!0!default!!en!5!* and timestamp 20240811213716 and revision id 93867
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=cavium/microarchitectures/vulcan&amp;oldid=93867">/w/index.php?title=cavium/microarchitectures/vulcan&amp;oldid=93867</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/w/index.php?title=Category:cpu_microarchitectures_by_broadcom&amp;action=edit&amp;redlink=1" class="new" title="Category:cpu microarchitectures by broadcom (page does not exist)">cpu microarchitectures by broadcom</a></li><li><a href="/w/index.php?title=Category:microarchitectures_by_broadcom&amp;action=edit&amp;redlink=1" class="new" title="Category:microarchitectures by broadcom (page does not exist)">microarchitectures by broadcom</a></li><li><a href="/wiki/Category:microarchitectures_by_cavium" title="Category:microarchitectures by cavium">microarchitectures by cavium</a></li><li><a href="/wiki/Category:cpu_microarchitectures_by_cavium" title="Category:cpu microarchitectures by cavium">cpu microarchitectures by cavium</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:cavium-2Fmicroarchitectures-2Fvulcan" title="Special:Browse/:cavium-2Fmicroarchitectures-2Fvulcan">Vulcan - Microarchitectures - Cavium</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/cavium/microarchitectures/vulcan" title="Special:ExportRDF/cavium/microarchitectures/vulcan">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Vulcan  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Vulcan" title="Special:SearchByProperty/:codename/Vulcan">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">16  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/16" title="Special:SearchByProperty/:core-20count/16">+</a></span>, 20  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/20" title="Special:SearchByProperty/:core-20count/20">+</a></span>, 24  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/24" title="Special:SearchByProperty/:core-20count/24">+</a></span>, 28  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/28" title="Special:SearchByProperty/:core-20count/28">+</a></span>, 30  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/30" title="Special:SearchByProperty/:core-20count/30">+</a></span> and 32  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/32" title="Special:SearchByProperty/:core-20count/32">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Cavium  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Cavium" title="Special:SearchByProperty/:designer/Cavium">+</a></span> and Broadcom  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Broadcom" title="Special:SearchByProperty/:designer/Broadcom">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">2018  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/2018" title="Special:SearchByProperty/:first-20launched/2018">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">cavium/microarchitectures/vulcan  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/cavium-2Fmicroarchitectures-2Fvulcan" title="Special:SearchByProperty/:full-20page-20name/cavium-2Fmicroarchitectures-2Fvulcan">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">ARMv8.1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/ARMv8.1" title="Special:SearchByProperty/:instruction-20set-20architecture/ARMv8.1">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">TSMC  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/TSMC" title="Special:SearchByProperty/:manufacturer/TSMC">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Vulcan  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Vulcan" title="Special:SearchByProperty/:name/Vulcan">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(max)" title="Property:pipeline stages (max)">pipeline stages (max)</a></td><td class="smwprops">15  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(max)/15" title="Special:SearchByProperty/:pipeline-20stages-20(max)/15">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages_(min)" title="Property:pipeline stages (min)">pipeline stages (min)</a></td><td class="smwprops">13  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages-20(min)/13" title="Special:SearchByProperty/:pipeline-20stages-20(min)/13">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">16 nm (0.016 μm, 1.6e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/16-20nm" title="Special:SearchByProperty/:process/16-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 4 October 2019, at 22:11.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":117});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<span id="ezoic-pub-ad-placeholder-0"></span><script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>