\hypertarget{struct_i_t_m___mem_map}{}\section{I\+T\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_i_t_m___mem_map}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_i_t_m___mem_map_a43067946e704c03acd585dca7cbaa145}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>uint32\_t \hyperlink{struct_i_t_m___mem_map_afb3f200b95047ddd2dc4b045887ebfa3}{STIM\_READ} \mbox{[}32\mbox{]}\\
\>uint32\_t \hyperlink{struct_i_t_m___mem_map_a0ba1ca981edcde8bf08accc593fa1f52}{STIM\_WRITE} \mbox{[}32\mbox{]}\\
\}; \label{struct_i_t_m___mem_map_a43067946e704c03acd585dca7cbaa145}
\\

\end{tabbing}\item 
\hypertarget{struct_i_t_m___mem_map_ad162a1da2b2cc4d28c29ad124ad93c5b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}3456\mbox{]}\label{struct_i_t_m___mem_map_ad162a1da2b2cc4d28c29ad124ad93c5b}

\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a661efbaf7200441e036619587dabaeb0}{T\+E\+R}
\item 
\hypertarget{struct_i_t_m___mem_map_a49bd1a0d9ade01a566930b5ebe2ec3d6}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}60\mbox{]}\label{struct_i_t_m___mem_map_a49bd1a0d9ade01a566930b5ebe2ec3d6}

\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a24ac79f5d070330282c6c0feae3cbcc1}{T\+P\+R}
\item 
\hypertarget{struct_i_t_m___mem_map_a05be10e15f1a679a52d2f2c56a82f859}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}60\mbox{]}\label{struct_i_t_m___mem_map_a05be10e15f1a679a52d2f2c56a82f859}

\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a9dceb31807fae649d751a78f490383d8}{T\+C\+R}
\item 
\hypertarget{struct_i_t_m___mem_map_a6f05fb189ab70c58f1e831f0421b6e3e}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}300\mbox{]}\label{struct_i_t_m___mem_map_a6f05fb189ab70c58f1e831f0421b6e3e}

\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_af3f0dfff8c586620bdb0026aca56fe05}{L\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a8ecbf568728eeaac07edd3774a4dbd9f}{L\+S\+R}
\item 
\hypertarget{struct_i_t_m___mem_map_a1ada0cb3e760f97966359cef3564e25f}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}24\mbox{]}\label{struct_i_t_m___mem_map_a1ada0cb3e760f97966359cef3564e25f}

\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_ab25032ed174621fec16ce7f0b797e251}{P\+I\+D4}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a44b9d410c8989eb78aa4ea68a32e4bc5}{P\+I\+D5}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_ab3ff032be95ac6f7ed1148ad6df2898b}{P\+I\+D6}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_ab5d680cdaa89677231777f60835b9b1b}{P\+I\+D7}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a33d99fb4c1d69a6ca62e0e3442f07a95}{P\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a7de8ee5b7f467a00ac6c7290c93b39a8}{P\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a3741dc3de5146a9df958acae0b2e0ea0}{P\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a224feb863e1cd18dcb71e8da810f9d61}{P\+I\+D3}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_aa106970486025d57f6bd43ce99ce1b2a}{C\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_ac41c2c8d78aa8c7bf579da2e2b587a76}{C\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a5048e832d89ab50cad8978e9169bcb9d}{C\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_i_t_m___mem_map_a0cd6f004d85bdf3734763af74927cd2f}{C\+I\+D3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I\+T\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_i_t_m___mem_map_aa106970486025d57f6bd43ce99ce1b2a}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!C\+I\+D0@{C\+I\+D0}}
\index{C\+I\+D0@{C\+I\+D0}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+C\+I\+D0}\label{struct_i_t_m___mem_map_aa106970486025d57f6bd43ce99ce1b2a}
Component Identification Register 0., offset\+: 0x\+F\+F0 \hypertarget{struct_i_t_m___mem_map_ac41c2c8d78aa8c7bf579da2e2b587a76}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!C\+I\+D1@{C\+I\+D1}}
\index{C\+I\+D1@{C\+I\+D1}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+C\+I\+D1}\label{struct_i_t_m___mem_map_ac41c2c8d78aa8c7bf579da2e2b587a76}
Component Identification Register 1., offset\+: 0x\+F\+F4 \hypertarget{struct_i_t_m___mem_map_a5048e832d89ab50cad8978e9169bcb9d}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!C\+I\+D2@{C\+I\+D2}}
\index{C\+I\+D2@{C\+I\+D2}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+C\+I\+D2}\label{struct_i_t_m___mem_map_a5048e832d89ab50cad8978e9169bcb9d}
Component Identification Register 2., offset\+: 0x\+F\+F8 \hypertarget{struct_i_t_m___mem_map_a0cd6f004d85bdf3734763af74927cd2f}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!C\+I\+D3@{C\+I\+D3}}
\index{C\+I\+D3@{C\+I\+D3}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+C\+I\+D3}\label{struct_i_t_m___mem_map_a0cd6f004d85bdf3734763af74927cd2f}
Component Identification Register 3., offset\+: 0x\+F\+F\+C \hypertarget{struct_i_t_m___mem_map_af3f0dfff8c586620bdb0026aca56fe05}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!L\+A\+R@{L\+A\+R}}
\index{L\+A\+R@{L\+A\+R}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{L\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+L\+A\+R}\label{struct_i_t_m___mem_map_af3f0dfff8c586620bdb0026aca56fe05}
Lock Access Register, offset\+: 0x\+F\+B0 \hypertarget{struct_i_t_m___mem_map_a8ecbf568728eeaac07edd3774a4dbd9f}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!L\+S\+R@{L\+S\+R}}
\index{L\+S\+R@{L\+S\+R}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{L\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+L\+S\+R}\label{struct_i_t_m___mem_map_a8ecbf568728eeaac07edd3774a4dbd9f}
Lock Status Register, offset\+: 0x\+F\+B4 \hypertarget{struct_i_t_m___mem_map_a33d99fb4c1d69a6ca62e0e3442f07a95}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D0@{P\+I\+D0}}
\index{P\+I\+D0@{P\+I\+D0}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D0}\label{struct_i_t_m___mem_map_a33d99fb4c1d69a6ca62e0e3442f07a95}
Peripheral Identification Register 0., offset\+: 0x\+F\+E0 \hypertarget{struct_i_t_m___mem_map_a7de8ee5b7f467a00ac6c7290c93b39a8}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D1@{P\+I\+D1}}
\index{P\+I\+D1@{P\+I\+D1}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D1}\label{struct_i_t_m___mem_map_a7de8ee5b7f467a00ac6c7290c93b39a8}
Peripheral Identification Register 1., offset\+: 0x\+F\+E4 \hypertarget{struct_i_t_m___mem_map_a3741dc3de5146a9df958acae0b2e0ea0}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D2@{P\+I\+D2}}
\index{P\+I\+D2@{P\+I\+D2}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D2}\label{struct_i_t_m___mem_map_a3741dc3de5146a9df958acae0b2e0ea0}
Peripheral Identification Register 2., offset\+: 0x\+F\+E8 \hypertarget{struct_i_t_m___mem_map_a224feb863e1cd18dcb71e8da810f9d61}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D3@{P\+I\+D3}}
\index{P\+I\+D3@{P\+I\+D3}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D3}\label{struct_i_t_m___mem_map_a224feb863e1cd18dcb71e8da810f9d61}
Peripheral Identification Register 3., offset\+: 0x\+F\+E\+C \hypertarget{struct_i_t_m___mem_map_ab25032ed174621fec16ce7f0b797e251}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D4@{P\+I\+D4}}
\index{P\+I\+D4@{P\+I\+D4}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D4}\label{struct_i_t_m___mem_map_ab25032ed174621fec16ce7f0b797e251}
Peripheral Identification Register 4., offset\+: 0x\+F\+D0 \hypertarget{struct_i_t_m___mem_map_a44b9d410c8989eb78aa4ea68a32e4bc5}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D5@{P\+I\+D5}}
\index{P\+I\+D5@{P\+I\+D5}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D5}\label{struct_i_t_m___mem_map_a44b9d410c8989eb78aa4ea68a32e4bc5}
Peripheral Identification Register 5., offset\+: 0x\+F\+D4 \hypertarget{struct_i_t_m___mem_map_ab3ff032be95ac6f7ed1148ad6df2898b}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D6@{P\+I\+D6}}
\index{P\+I\+D6@{P\+I\+D6}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D6}\label{struct_i_t_m___mem_map_ab3ff032be95ac6f7ed1148ad6df2898b}
Peripheral Identification Register 6., offset\+: 0x\+F\+D8 \hypertarget{struct_i_t_m___mem_map_ab5d680cdaa89677231777f60835b9b1b}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!P\+I\+D7@{P\+I\+D7}}
\index{P\+I\+D7@{P\+I\+D7}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+P\+I\+D7}\label{struct_i_t_m___mem_map_ab5d680cdaa89677231777f60835b9b1b}
Peripheral Identification Register 7., offset\+: 0x\+F\+D\+C \hypertarget{struct_i_t_m___mem_map_afb3f200b95047ddd2dc4b045887ebfa3}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!S\+T\+I\+M\+\_\+\+R\+E\+A\+D@{S\+T\+I\+M\+\_\+\+R\+E\+A\+D}}
\index{S\+T\+I\+M\+\_\+\+R\+E\+A\+D@{S\+T\+I\+M\+\_\+\+R\+E\+A\+D}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+I\+M\+\_\+\+R\+E\+A\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+S\+T\+I\+M\+\_\+\+R\+E\+A\+D\mbox{[}32\mbox{]}}\label{struct_i_t_m___mem_map_afb3f200b95047ddd2dc4b045887ebfa3}
Stimulus Port Register 0 (for reading)..Stimulus Port Register 31 (for reading), array offset\+: 0x0, array step\+: 0x4 \hypertarget{struct_i_t_m___mem_map_a0ba1ca981edcde8bf08accc593fa1f52}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!S\+T\+I\+M\+\_\+\+W\+R\+I\+T\+E@{S\+T\+I\+M\+\_\+\+W\+R\+I\+T\+E}}
\index{S\+T\+I\+M\+\_\+\+W\+R\+I\+T\+E@{S\+T\+I\+M\+\_\+\+W\+R\+I\+T\+E}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{S\+T\+I\+M\+\_\+\+W\+R\+I\+T\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+S\+T\+I\+M\+\_\+\+W\+R\+I\+T\+E\mbox{[}32\mbox{]}}\label{struct_i_t_m___mem_map_a0ba1ca981edcde8bf08accc593fa1f52}
Stimulus Port Register 0 (for writing)..Stimulus Port Register 31 (for writing), array offset\+: 0x0, array step\+: 0x4 \hypertarget{struct_i_t_m___mem_map_a9dceb31807fae649d751a78f490383d8}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!T\+C\+R@{T\+C\+R}}
\index{T\+C\+R@{T\+C\+R}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{T\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+T\+C\+R}\label{struct_i_t_m___mem_map_a9dceb31807fae649d751a78f490383d8}
Trace Control Register, offset\+: 0x\+E80 \hypertarget{struct_i_t_m___mem_map_a661efbaf7200441e036619587dabaeb0}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!T\+E\+R@{T\+E\+R}}
\index{T\+E\+R@{T\+E\+R}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{T\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+T\+E\+R}\label{struct_i_t_m___mem_map_a661efbaf7200441e036619587dabaeb0}
Trace Enable Register, offset\+: 0x\+E00 \hypertarget{struct_i_t_m___mem_map_a24ac79f5d070330282c6c0feae3cbcc1}{}\index{I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}!T\+P\+R@{T\+P\+R}}
\index{T\+P\+R@{T\+P\+R}!I\+T\+M\+\_\+\+Mem\+Map@{I\+T\+M\+\_\+\+Mem\+Map}}
\subsubsection[{T\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+T\+M\+\_\+\+Mem\+Map\+::\+T\+P\+R}\label{struct_i_t_m___mem_map_a24ac79f5d070330282c6c0feae3cbcc1}
Trace Privilege Register, offset\+: 0x\+E40 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
