/**
 * Copyright (C) Fourier Semiconductor Inc. 2016-2020. All rights reserved.
 * 2019-01-29 File created.
 */

#include "fsm_public.h"
#if defined(CONFIG_FSM_FS19XX)

#define FS19XX_STATUS         0xF000
#define FS19XX_BOVDS          0x0000
#define FS19XX_PLLS           0x0100
#define FS19XX_OTPDS          0x0200
#define FS19XX_OVDS           0x0300
#define FS19XX_UVDS           0x0400
#define FS19XX_OCDS           0x0500
#define FS19XX_CLKS           0x0600
#define FS19XX_OTWDS          0x0800
#define FS19XX_BOPS           0x0900
#define FS19XX_BOLDS          0x0A00
#define FS19XX_INDS           0x0B00
#define FS19XX_VDDPS          0x0E00

#define FS19XX_REVID          0xF004

#define FS19XX_DIGSTAT        0xF006
#define FS19XX_ADCRUN         0x0006
#define FS19XX_DACRUN         0x0106

#define FS19XX_CHIPINI        0xF00E

#define FS19XX_PWRCTRL        0xF010
#define FS19XX_PWDN           0x0010
#define FS19XX_I2CR           0x0110

#define FS19XX_SYSCTRL        0xF011
#define FS19XX_OSCEN          0x0011
#define FS19XX_VBGEN          0x0111
#define FS19XX_ZMEN           0x0211
#define FS19XX_ZDPEN          0x0311
#define FS19XX_PLLEN          0x0511
#define FS19XX_BSTEN          0x0611
#define FS19XX_AMPEN          0x0711

#define FS19XX_SPKCOEF        0xF014
#define FS19XX_AUDIOCTRL      0xF016

#define FS19XX_I2SCTRL        0xF017
#define FS19XX_I2SSR          0x3C17
#define FS19XX_I2SDOE         0x0B17
#define FS19XX_CHS12          0x1317

#define FS19XX_TDMCTRL        0xF019

#define FS19XX_BSTCTRL        0xF020
#define FS19XX_SSEND          0x0F20

#define FS19XX_DACCTRL        0xF030

#define FS19XX_TSCTRL         0xF04C
#define FS19XX_OFFSTA         0x0E4C
#define FS19XX_OFF_AUTOEN     0x0D4C
#define FS19XX_TSEN           0x034C

#define FS19XX_PLLCTRL1       0xF0A1
#define FS19XX_PLLCTRL2       0xF0A2
#define FS19XX_PLLCTRL3       0xF0A3

#define FS19XX_FW_NAME        "fs1958.fsm"

static const struct fsm_srate g_fs19xx_srate_tbl[] = {
	{   8000, 0x1 },
	{  16000, 0x3 },
	{  32000, 0x7 },
	{  44100, 0x8 },
	{  48000, 0x9 },
	{  88200, 0xA },
	{  96000, 0xB },
	{ 176400, 0xC },
	{ 192000, 0xD },
};

const static fsm_pll_config_t g_fs19xx_pll_tbl[] = {
	/* bclk,    0xA1,   0xA2,   0xA3 */
	{  256000, 0x0260, 0x0540, 0x0001 }, //  8000*16*2
	{  512000, 0x0260, 0x0540, 0x0002 }, // 16000*16*2 &  8000*32*2
	{ 1024000, 0x0260, 0x0540, 0x0004 }, //            & 16000*32*2
	{ 1024032, 0x0160, 0x0380, 0x0004 }, // 32000*16*2+32
	{ 1411200, 0x0260, 0x0460, 0x0005 }, // 44100*16*2
	{ 1536000, 0x0260, 0x0540, 0x0006 }, // 48000*16*2
	{ 2048032, 0x0160, 0x0380, 0x0008 }, //            & 32000*32*2+32
	{ 2822400, 0x0260, 0x0460, 0x000A }, //            & 44100*32*2
	{ 3072000, 0x0260, 0x0540, 0x000C }, //            & 48000*32*2
	{ 6144000, 0x0260, 0x0540, 0x0018 }, // 96000*32*2 & 48000*32*4
	{12288000, 0x0260, 0x0540, 0x0030 }, //            & 48000*32*8
};

static int fs19xx_i2c_reset(fsm_dev_t *fsm_dev)
{
	uint16_t val;
	int ret;
	int i;

	if (!fsm_dev) {
		return -EINVAL;
	}

	for (i = 0; i < FSM_I2C_RETRY; i++) {
		fsm_reg_write(fsm_dev, REG(FS19XX_PWRCTRL), 0x0002); // reset nack
		fsm_reg_read(fsm_dev, REG(FS19XX_PWRCTRL), NULL); // dummy read
		fsm_delay_ms(15); // 15ms
		ret = fsm_reg_write(fsm_dev, REG(FS19XX_PWRCTRL), 0x0001);
		ret |= fsm_reg_read(fsm_dev, REG(FS19XX_CHIPINI), &val);
		if ((val == 0x0003) || (val == 0x0300)) { // init finished
			break;
		}
	}
	if (i == FSM_I2C_RETRY) {
		pr_addr(err, "retry timeout");
		ret = -ETIMEDOUT;
	}

	return ret;
}

int fs19xx_get_srate_bits(fsm_dev_t *fsm_dev, uint32_t srate)
{
	int size;
	int idx;

	if (!fsm_dev) {
		return -EINVAL;
	}
	size = sizeof(g_fs19xx_srate_tbl)/ sizeof(struct fsm_srate);
	for (idx = 0; idx < size; idx++) {
		if (srate == g_fs19xx_srate_tbl[idx].srate)
			return g_fs19xx_srate_tbl[idx].bf_val;
	}
	pr_addr(err, "invalid srate:%d", srate);
	return -EINVAL;
}

int fs19xx_reg_init(fsm_dev_t *fsm_dev)
{
	fsm_config_t *cfg = fsm_get_config();
	int ret;

	if (fsm_dev == NULL || cfg == NULL) {
		return -EINVAL;
	}

	ret = fs19xx_i2c_reset(fsm_dev);
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_SPKCOEF), (fsm_dev->tcoef << 1));
	ret |= fsm_write_reg_tbl(fsm_dev, FSM_SCENE_COMMON);
	ret |= fsm_write_reg_tbl(fsm_dev, cfg->next_scene);
	fsm_dev->cur_scene = cfg->next_scene;
	if (ret) {
		pr_addr(err, "init failed:%d", ret);
		fsm_dev->state.dev_inited = false;
	}

	return ret;
}

static int fs19xx_config_pll(fsm_dev_t *fsm_dev, bool on)
{
	fsm_config_t *cfg = fsm_get_config();
	const struct fsm_pll_config *pll_cfg;
	int tbl_size;
	int idx;
	int ret;

	if (!fsm_dev || !cfg) {
		return -EINVAL;
	}
	// config pll need disable pll firstly
	if (!on) { // disable pll
		return 0;
	}

	pll_cfg = g_fs19xx_pll_tbl;
	tbl_size = ARRAY_SIZE(g_fs19xx_pll_tbl);
	for (idx = 0; idx < tbl_size; idx++) {
		if (pll_cfg[idx].bclk == cfg->i2s_bclk) {
			break;
		}
	}
	if (idx >= tbl_size) {
		pr_addr(err, "invalid bclk/rate:%d,%d", cfg->i2s_bclk, cfg->i2s_srate);
		return -EINVAL;
	}
	pr_addr(debug, "bclk[%d]: %d", idx, cfg->i2s_bclk);
	ret = fsm_access_key(fsm_dev, 1);

	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_PLLCTRL1), pll_cfg[idx].c1);
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_PLLCTRL2), pll_cfg[idx].c2);
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_PLLCTRL3), pll_cfg[idx].c3);

	ret |= fsm_access_key(fsm_dev, 0);

	FSM_FUNC_EXIT(ret);
	return ret;
}

static int fs19xx_config_i2s(fsm_dev_t *fsm_dev)
{
	fsm_config_t *cfg = fsm_get_config();
	uint16_t i2sctrl;
	uint16_t revid;
	int i2ssr;
	int ret;

	if (!fsm_dev || !cfg) {
		return -EINVAL;
	}
	i2ssr = fs19xx_get_srate_bits(fsm_dev, cfg->i2s_srate);
	if (i2ssr < 0) {
		pr_addr(err, "unsupport srate:%d", cfg->i2s_srate);
		return -EINVAL;
	}
	ret = fsm_reg_read(fsm_dev, REG(FS19XX_I2SCTRL), &i2sctrl);
	ret |= fsm_reg_read(fsm_dev, REG(FS19XX_REVID), &revid);
	if (HIGH8(fsm_dev->version) == FS1958_DEV_ID && LOW8(revid) == 0xA1) {
		i2ssr = 7;
	}
	set_bf_val(&i2sctrl, FS19XX_I2SSR, i2ssr);
	set_bf_val(&i2sctrl, FS19XX_I2SDOE, 1);
	pr_addr(debug, "srate:%d, val:%04X", cfg->i2s_srate, i2sctrl);
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_I2SCTRL), i2sctrl);

	return ret;
}

int fs19xx_start_up(fsm_dev_t *fsm_dev)
{
	uint16_t tsctrl;
	int ret;

	if (!fsm_dev) {
		return -EINVAL;
	}
	ret = fs19xx_config_i2s(fsm_dev);
	ret |= fs19xx_config_pll(fsm_dev, true);
	// 0x1100EF; all enable
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_SYSCTRL), 0x00EF);
	// 0x100000; power up
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_PWRCTRL), 0x0000);
	ret |= fsm_config_vol(fsm_dev);
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_DACCTRL), 0x0210);
	fsm_delay_ms(10);
	ret |= fsm_reg_multiread(fsm_dev, REG(FS19XX_TSCTRL), &tsctrl);
	if (fsm_dev->cur_scene == FSM_SCENE_RCV) {
		set_bf_val(&tsctrl, FS19XX_TSEN, 0);
		ret |= fsm_reg_write(fsm_dev, REG(FS19XX_TSCTRL), tsctrl);
		fsm_delay_ms(35);
	} else {
		if (set_bf_val(&tsctrl, FS19XX_TSEN, 1) != tsctrl) {
			ret |= fsm_reg_write(fsm_dev, REG(FS19XX_TSCTRL), tsctrl);
		}
	}
	fsm_dev->errcode = ret;

	return ret;
}

int fs19xx_shut_down(fsm_dev_t *fsm_dev)
{
	int ret;

	if (fsm_dev == NULL) {
		return -EINVAL;
	}
	ret = fsm_reg_write(fsm_dev, REG(FS19XX_DACCTRL), 0x0310);
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_PWRCTRL), 0x0001);
	ret |= fsm_reg_write(fsm_dev, REG(FS19XX_SYSCTRL), 0x0000);

	return ret;
}

int fs19xx_pre_calib(fsm_dev_t *fsm_dev)
{
	uint16_t tsctrl;
	uint16_t bsgctrl;
	uint16_t lpmctrl;
	int ret;

	if (fsm_dev == NULL) {
		return -EINVAL;
	}
	ret = fsm_reg_multiread(fsm_dev, 0x3C, &lpmctrl);
	if (get_bf_val(0x0F3C, lpmctrl)) {
		set_bf_val(&lpmctrl, 0x0F3C, 0);
		ret |= fsm_reg_write(fsm_dev, 0x3C, lpmctrl);
	}
	ret |= fsm_reg_multiread(fsm_dev, 0x4C, &tsctrl);
	if (get_bf_val(0x0E4C, tsctrl) && get_bf_val(0x034C, tsctrl)) {
		set_bf_val(&tsctrl, 0x034C, 0); // disable ts
		ret |= fsm_reg_write(fsm_dev, 0x4C, tsctrl);
		fsm_delay_ms(35);
	}
	set_bf_val(&tsctrl, 0x0E4C, 0);
	set_bf_val(&tsctrl, 0x0D4C, 0);
	set_bf_val(&tsctrl, 0x034C, 1);
	ret |= fsm_reg_write(fsm_dev, 0x4C, tsctrl);
	ret |= fsm_reg_multiread(fsm_dev, 0xBC, &bsgctrl);
	if (get_bf_val(0x0EBC, bsgctrl) || get_bf_val(0x0FBC, bsgctrl)) {
		set_bf_val(&bsgctrl, 0x0EBC, 0); // disable bsg
		set_bf_val(&bsgctrl, 0x0FBC, 0); // disable bsg
		ret |= fsm_reg_write(fsm_dev, 0xBC, bsgctrl);
		fsm_delay_ms(35);
	}
	fsm_dev->cur_scene = 0;

	return ret;
}

void fs19xx_ops(fsm_dev_t *fsm_dev)
{
	fsm_config_t *cfg = fsm_get_config();

	if (!fsm_dev || !cfg) {
		return;
	}

	fsm_set_fw_name(FS19XX_FW_NAME);
	fsm_dev->dev_ops.reg_init = fs19xx_reg_init;
	fsm_dev->dev_ops.start_up = fs19xx_start_up;
	fsm_dev->dev_ops.shut_down = fs19xx_shut_down;
	fsm_dev->dev_ops.pre_calib = fs19xx_pre_calib;
	cfg->nondsp_mode = true;
	cfg->store_otp = false;
}
#endif
