/mpp3/r01/c01/s01/Active
/mpp3/r01/c01/s01/Active-anon
/mpp3/r01/c01/s01/Active-file
/mpp3/r01/c01/s01/AnonPages
/mpp3/r01/c01/s01/Cached
/mpp3/r01/c01/s01/Inactive
/mpp3/r01/c01/s01/Inactive-anon
/mpp3/r01/c01/s01/Inactive-file
/mpp3/r01/c01/s01/KernelStack
/mpp3/r01/c01/s01/MemAvailable
/mpp3/r01/c01/s01/MemFree
/mpp3/r01/c01/s01/PageTables
/mpp3/r01/c01/s01/branch-instructions
/mpp3/r01/c01/s01/branch-misses
/mpp3/r01/c01/s01/btime
/mpp3/r01/c01/s01/busyLabel
/mpp3/r01/c01/s01/cache-misses
/mpp3/r01/c01/s01/cache-references
/mpp3/r01/c01/s01/col_idle
/mpp3/r01/c01/s01/col_iowait
/mpp3/r01/c01/s01/col_nice
/mpp3/r01/c01/s01/col_system
/mpp3/r01/c01/s01/col_user
/mpp3/r01/c01/s01/cpu-cycles
/mpp3/r01/c01/s01/cpu0/branch-instructions
/mpp3/r01/c01/s01/cpu0/branch-misses
/mpp3/r01/c01/s01/cpu0/cache-misses
/mpp3/r01/c01/s01/cpu0/cache-references
/mpp3/r01/c01/s01/cpu0/col_idle
/mpp3/r01/c01/s01/cpu0/col_iowait
/mpp3/r01/c01/s01/cpu0/col_nice
/mpp3/r01/c01/s01/cpu0/col_system
/mpp3/r01/c01/s01/cpu0/col_user
/mpp3/r01/c01/s01/cpu0/cpu-cycles
/mpp3/r01/c01/s01/cpu0/instructions
/mpp3/r01/c01/s01/cpu0/ref-cycles
/mpp3/r01/c01/s01/cpu1/branch-instructions
/mpp3/r01/c01/s01/cpu1/branch-misses
/mpp3/r01/c01/s01/cpu1/cache-misses
/mpp3/r01/c01/s01/cpu1/cache-references
/mpp3/r01/c01/s01/cpu1/col_idle
/mpp3/r01/c01/s01/cpu1/col_iowait
/mpp3/r01/c01/s01/cpu1/col_nice
/mpp3/r01/c01/s01/cpu1/col_system
/mpp3/r01/c01/s01/cpu1/col_user
/mpp3/r01/c01/s01/cpu1/cpu-cycles
/mpp3/r01/c01/s01/cpu1/instructions
/mpp3/r01/c01/s01/cpu1/ref-cycles
/mpp3/r01/c01/s01/cpu10/branch-instructions
/mpp3/r01/c01/s01/cpu10/branch-misses
/mpp3/r01/c01/s01/cpu10/cache-misses
/mpp3/r01/c01/s01/cpu10/cache-references
/mpp3/r01/c01/s01/cpu10/col_idle
/mpp3/r01/c01/s01/cpu10/col_iowait
/mpp3/r01/c01/s01/cpu10/col_nice
/mpp3/r01/c01/s01/cpu10/col_system
/mpp3/r01/c01/s01/cpu10/col_user
/mpp3/r01/c01/s01/cpu10/cpu-cycles
/mpp3/r01/c01/s01/cpu10/instructions
/mpp3/r01/c01/s01/cpu10/ref-cycles
/mpp3/r01/c01/s01/cpu11/branch-instructions
/mpp3/r01/c01/s01/cpu11/branch-misses
/mpp3/r01/c01/s01/cpu11/cache-misses
/mpp3/r01/c01/s01/cpu11/cache-references
/mpp3/r01/c01/s01/cpu11/col_idle
/mpp3/r01/c01/s01/cpu11/col_iowait
/mpp3/r01/c01/s01/cpu11/col_nice
/mpp3/r01/c01/s01/cpu11/col_system
/mpp3/r01/c01/s01/cpu11/col_user
/mpp3/r01/c01/s01/cpu11/cpu-cycles
/mpp3/r01/c01/s01/cpu11/instructions
/mpp3/r01/c01/s01/cpu11/ref-cycles
/mpp3/r01/c01/s01/cpu12/branch-instructions
/mpp3/r01/c01/s01/cpu12/branch-misses
/mpp3/r01/c01/s01/cpu12/cache-misses
/mpp3/r01/c01/s01/cpu12/cache-references
/mpp3/r01/c01/s01/cpu12/col_idle
/mpp3/r01/c01/s01/cpu12/col_iowait
/mpp3/r01/c01/s01/cpu12/col_nice
/mpp3/r01/c01/s01/cpu12/col_system
/mpp3/r01/c01/s01/cpu12/col_user
/mpp3/r01/c01/s01/cpu12/cpu-cycles
/mpp3/r01/c01/s01/cpu12/instructions
/mpp3/r01/c01/s01/cpu12/ref-cycles
/mpp3/r01/c01/s01/cpu13/branch-instructions
/mpp3/r01/c01/s01/cpu13/branch-misses
/mpp3/r01/c01/s01/cpu13/cache-misses
/mpp3/r01/c01/s01/cpu13/cache-references
/mpp3/r01/c01/s01/cpu13/col_idle
/mpp3/r01/c01/s01/cpu13/col_iowait
/mpp3/r01/c01/s01/cpu13/col_nice
/mpp3/r01/c01/s01/cpu13/col_system
/mpp3/r01/c01/s01/cpu13/col_user
/mpp3/r01/c01/s01/cpu13/cpu-cycles
/mpp3/r01/c01/s01/cpu13/instructions
/mpp3/r01/c01/s01/cpu13/ref-cycles
/mpp3/r01/c01/s01/cpu14/branch-instructions
/mpp3/r01/c01/s01/cpu14/branch-misses
/mpp3/r01/c01/s01/cpu14/cache-misses
/mpp3/r01/c01/s01/cpu14/cache-references
/mpp3/r01/c01/s01/cpu14/col_idle
/mpp3/r01/c01/s01/cpu14/col_iowait
/mpp3/r01/c01/s01/cpu14/col_nice
/mpp3/r01/c01/s01/cpu14/col_system
/mpp3/r01/c01/s01/cpu14/col_user
/mpp3/r01/c01/s01/cpu14/cpu-cycles
/mpp3/r01/c01/s01/cpu14/instructions
/mpp3/r01/c01/s01/cpu14/ref-cycles
/mpp3/r01/c01/s01/cpu15/branch-instructions
/mpp3/r01/c01/s01/cpu15/branch-misses
/mpp3/r01/c01/s01/cpu15/cache-misses
/mpp3/r01/c01/s01/cpu15/cache-references
/mpp3/r01/c01/s01/cpu15/col_idle
/mpp3/r01/c01/s01/cpu15/col_iowait
/mpp3/r01/c01/s01/cpu15/col_nice
/mpp3/r01/c01/s01/cpu15/col_system
/mpp3/r01/c01/s01/cpu15/col_user
/mpp3/r01/c01/s01/cpu15/cpu-cycles
/mpp3/r01/c01/s01/cpu15/instructions
/mpp3/r01/c01/s01/cpu15/ref-cycles
/mpp3/r01/c01/s01/cpu16/branch-instructions
/mpp3/r01/c01/s01/cpu16/branch-misses
/mpp3/r01/c01/s01/cpu16/cache-misses
/mpp3/r01/c01/s01/cpu16/cache-references
/mpp3/r01/c01/s01/cpu16/col_idle
/mpp3/r01/c01/s01/cpu16/col_iowait
/mpp3/r01/c01/s01/cpu16/col_nice
/mpp3/r01/c01/s01/cpu16/col_system
/mpp3/r01/c01/s01/cpu16/col_user
/mpp3/r01/c01/s01/cpu16/cpu-cycles
/mpp3/r01/c01/s01/cpu16/instructions
/mpp3/r01/c01/s01/cpu16/ref-cycles
/mpp3/r01/c01/s01/cpu17/branch-instructions
/mpp3/r01/c01/s01/cpu17/branch-misses
/mpp3/r01/c01/s01/cpu17/cache-misses
/mpp3/r01/c01/s01/cpu17/cache-references
/mpp3/r01/c01/s01/cpu17/col_idle
/mpp3/r01/c01/s01/cpu17/col_iowait
/mpp3/r01/c01/s01/cpu17/col_nice
/mpp3/r01/c01/s01/cpu17/col_system
/mpp3/r01/c01/s01/cpu17/col_user
/mpp3/r01/c01/s01/cpu17/cpu-cycles
/mpp3/r01/c01/s01/cpu17/instructions
/mpp3/r01/c01/s01/cpu17/ref-cycles
/mpp3/r01/c01/s01/cpu18/branch-instructions
/mpp3/r01/c01/s01/cpu18/branch-misses
/mpp3/r01/c01/s01/cpu18/cache-misses
/mpp3/r01/c01/s01/cpu18/cache-references
/mpp3/r01/c01/s01/cpu18/col_idle
/mpp3/r01/c01/s01/cpu18/col_iowait
/mpp3/r01/c01/s01/cpu18/col_nice
/mpp3/r01/c01/s01/cpu18/col_system
/mpp3/r01/c01/s01/cpu18/col_user
/mpp3/r01/c01/s01/cpu18/cpu-cycles
/mpp3/r01/c01/s01/cpu18/instructions
/mpp3/r01/c01/s01/cpu18/ref-cycles
/mpp3/r01/c01/s01/cpu19/branch-instructions
/mpp3/r01/c01/s01/cpu19/branch-misses
/mpp3/r01/c01/s01/cpu19/cache-misses
/mpp3/r01/c01/s01/cpu19/cache-references
/mpp3/r01/c01/s01/cpu19/col_idle
/mpp3/r01/c01/s01/cpu19/col_iowait
/mpp3/r01/c01/s01/cpu19/col_nice
/mpp3/r01/c01/s01/cpu19/col_system
/mpp3/r01/c01/s01/cpu19/col_user
/mpp3/r01/c01/s01/cpu19/cpu-cycles
/mpp3/r01/c01/s01/cpu19/instructions
/mpp3/r01/c01/s01/cpu19/ref-cycles
/mpp3/r01/c01/s01/cpu2/branch-instructions
/mpp3/r01/c01/s01/cpu2/branch-misses
/mpp3/r01/c01/s01/cpu2/cache-misses
/mpp3/r01/c01/s01/cpu2/cache-references
/mpp3/r01/c01/s01/cpu2/col_idle
/mpp3/r01/c01/s01/cpu2/col_iowait
/mpp3/r01/c01/s01/cpu2/col_nice
/mpp3/r01/c01/s01/cpu2/col_system
/mpp3/r01/c01/s01/cpu2/col_user
/mpp3/r01/c01/s01/cpu2/cpu-cycles
/mpp3/r01/c01/s01/cpu2/instructions
/mpp3/r01/c01/s01/cpu2/ref-cycles
/mpp3/r01/c01/s01/cpu20/branch-instructions
/mpp3/r01/c01/s01/cpu20/branch-misses
/mpp3/r01/c01/s01/cpu20/cache-misses
/mpp3/r01/c01/s01/cpu20/cache-references
/mpp3/r01/c01/s01/cpu20/col_idle
/mpp3/r01/c01/s01/cpu20/col_iowait
/mpp3/r01/c01/s01/cpu20/col_nice
/mpp3/r01/c01/s01/cpu20/col_system
/mpp3/r01/c01/s01/cpu20/col_user
/mpp3/r01/c01/s01/cpu20/cpu-cycles
/mpp3/r01/c01/s01/cpu20/instructions
/mpp3/r01/c01/s01/cpu20/ref-cycles
/mpp3/r01/c01/s01/cpu21/branch-instructions
/mpp3/r01/c01/s01/cpu21/branch-misses
/mpp3/r01/c01/s01/cpu21/cache-misses
/mpp3/r01/c01/s01/cpu21/cache-references
/mpp3/r01/c01/s01/cpu21/col_idle
/mpp3/r01/c01/s01/cpu21/col_iowait
/mpp3/r01/c01/s01/cpu21/col_nice
/mpp3/r01/c01/s01/cpu21/col_system
/mpp3/r01/c01/s01/cpu21/col_user
/mpp3/r01/c01/s01/cpu21/cpu-cycles
/mpp3/r01/c01/s01/cpu21/instructions
/mpp3/r01/c01/s01/cpu21/ref-cycles
/mpp3/r01/c01/s01/cpu22/branch-instructions
/mpp3/r01/c01/s01/cpu22/branch-misses
/mpp3/r01/c01/s01/cpu22/cache-misses
/mpp3/r01/c01/s01/cpu22/cache-references
/mpp3/r01/c01/s01/cpu22/col_idle
/mpp3/r01/c01/s01/cpu22/col_iowait
/mpp3/r01/c01/s01/cpu22/col_nice
/mpp3/r01/c01/s01/cpu22/col_system
/mpp3/r01/c01/s01/cpu22/col_user
/mpp3/r01/c01/s01/cpu22/cpu-cycles
/mpp3/r01/c01/s01/cpu22/instructions
/mpp3/r01/c01/s01/cpu22/ref-cycles
/mpp3/r01/c01/s01/cpu23/branch-instructions
/mpp3/r01/c01/s01/cpu23/branch-misses
/mpp3/r01/c01/s01/cpu23/cache-misses
/mpp3/r01/c01/s01/cpu23/cache-references
/mpp3/r01/c01/s01/cpu23/col_idle
/mpp3/r01/c01/s01/cpu23/col_iowait
/mpp3/r01/c01/s01/cpu23/col_nice
/mpp3/r01/c01/s01/cpu23/col_system
/mpp3/r01/c01/s01/cpu23/col_user
/mpp3/r01/c01/s01/cpu23/cpu-cycles
/mpp3/r01/c01/s01/cpu23/instructions
/mpp3/r01/c01/s01/cpu23/ref-cycles
/mpp3/r01/c01/s01/cpu24/branch-instructions
/mpp3/r01/c01/s01/cpu24/branch-misses
/mpp3/r01/c01/s01/cpu24/cache-misses
/mpp3/r01/c01/s01/cpu24/cache-references
/mpp3/r01/c01/s01/cpu24/col_idle
/mpp3/r01/c01/s01/cpu24/col_iowait
/mpp3/r01/c01/s01/cpu24/col_nice
/mpp3/r01/c01/s01/cpu24/col_system
/mpp3/r01/c01/s01/cpu24/col_user
/mpp3/r01/c01/s01/cpu24/cpu-cycles
/mpp3/r01/c01/s01/cpu24/instructions
/mpp3/r01/c01/s01/cpu24/ref-cycles
/mpp3/r01/c01/s01/cpu25/branch-instructions
/mpp3/r01/c01/s01/cpu25/branch-misses
/mpp3/r01/c01/s01/cpu25/cache-misses
/mpp3/r01/c01/s01/cpu25/cache-references
/mpp3/r01/c01/s01/cpu25/col_idle
/mpp3/r01/c01/s01/cpu25/col_iowait
/mpp3/r01/c01/s01/cpu25/col_nice
/mpp3/r01/c01/s01/cpu25/col_system
/mpp3/r01/c01/s01/cpu25/col_user
/mpp3/r01/c01/s01/cpu25/cpu-cycles
/mpp3/r01/c01/s01/cpu25/instructions
/mpp3/r01/c01/s01/cpu25/ref-cycles
/mpp3/r01/c01/s01/cpu26/branch-instructions
/mpp3/r01/c01/s01/cpu26/branch-misses
/mpp3/r01/c01/s01/cpu26/cache-misses
/mpp3/r01/c01/s01/cpu26/cache-references
/mpp3/r01/c01/s01/cpu26/col_idle
/mpp3/r01/c01/s01/cpu26/col_iowait
/mpp3/r01/c01/s01/cpu26/col_nice
/mpp3/r01/c01/s01/cpu26/col_system
/mpp3/r01/c01/s01/cpu26/col_user
/mpp3/r01/c01/s01/cpu26/cpu-cycles
/mpp3/r01/c01/s01/cpu26/instructions
/mpp3/r01/c01/s01/cpu26/ref-cycles
/mpp3/r01/c01/s01/cpu27/branch-instructions
/mpp3/r01/c01/s01/cpu27/branch-misses
/mpp3/r01/c01/s01/cpu27/cache-misses
/mpp3/r01/c01/s01/cpu27/cache-references
/mpp3/r01/c01/s01/cpu27/col_idle
/mpp3/r01/c01/s01/cpu27/col_iowait
/mpp3/r01/c01/s01/cpu27/col_nice
/mpp3/r01/c01/s01/cpu27/col_system
/mpp3/r01/c01/s01/cpu27/col_user
/mpp3/r01/c01/s01/cpu27/cpu-cycles
/mpp3/r01/c01/s01/cpu27/instructions
/mpp3/r01/c01/s01/cpu27/ref-cycles
/mpp3/r01/c01/s01/cpu28/branch-instructions
/mpp3/r01/c01/s01/cpu28/branch-misses
/mpp3/r01/c01/s01/cpu28/cache-misses
/mpp3/r01/c01/s01/cpu28/cache-references
/mpp3/r01/c01/s01/cpu28/col_idle
/mpp3/r01/c01/s01/cpu28/col_iowait
/mpp3/r01/c01/s01/cpu28/col_nice
/mpp3/r01/c01/s01/cpu28/col_system
/mpp3/r01/c01/s01/cpu28/col_user
/mpp3/r01/c01/s01/cpu28/cpu-cycles
/mpp3/r01/c01/s01/cpu28/instructions
/mpp3/r01/c01/s01/cpu28/ref-cycles
/mpp3/r01/c01/s01/cpu29/branch-instructions
/mpp3/r01/c01/s01/cpu29/branch-misses
/mpp3/r01/c01/s01/cpu29/cache-misses
/mpp3/r01/c01/s01/cpu29/cache-references
/mpp3/r01/c01/s01/cpu29/col_idle
/mpp3/r01/c01/s01/cpu29/col_iowait
/mpp3/r01/c01/s01/cpu29/col_nice
/mpp3/r01/c01/s01/cpu29/col_system
/mpp3/r01/c01/s01/cpu29/col_user
/mpp3/r01/c01/s01/cpu29/cpu-cycles
/mpp3/r01/c01/s01/cpu29/instructions
/mpp3/r01/c01/s01/cpu29/ref-cycles
/mpp3/r01/c01/s01/cpu3/branch-instructions
/mpp3/r01/c01/s01/cpu3/branch-misses
/mpp3/r01/c01/s01/cpu3/cache-misses
/mpp3/r01/c01/s01/cpu3/cache-references
/mpp3/r01/c01/s01/cpu3/col_idle
/mpp3/r01/c01/s01/cpu3/col_iowait
/mpp3/r01/c01/s01/cpu3/col_nice
/mpp3/r01/c01/s01/cpu3/col_system
/mpp3/r01/c01/s01/cpu3/col_user
/mpp3/r01/c01/s01/cpu3/cpu-cycles
/mpp3/r01/c01/s01/cpu3/instructions
/mpp3/r01/c01/s01/cpu3/ref-cycles
/mpp3/r01/c01/s01/cpu30/branch-instructions
/mpp3/r01/c01/s01/cpu30/branch-misses
/mpp3/r01/c01/s01/cpu30/cache-misses
/mpp3/r01/c01/s01/cpu30/cache-references
/mpp3/r01/c01/s01/cpu30/col_idle
/mpp3/r01/c01/s01/cpu30/col_iowait
/mpp3/r01/c01/s01/cpu30/col_nice
/mpp3/r01/c01/s01/cpu30/col_system
/mpp3/r01/c01/s01/cpu30/col_user
/mpp3/r01/c01/s01/cpu30/cpu-cycles
/mpp3/r01/c01/s01/cpu30/instructions
/mpp3/r01/c01/s01/cpu30/ref-cycles
/mpp3/r01/c01/s01/cpu31/branch-instructions
/mpp3/r01/c01/s01/cpu31/branch-misses
/mpp3/r01/c01/s01/cpu31/cache-misses
/mpp3/r01/c01/s01/cpu31/cache-references
/mpp3/r01/c01/s01/cpu31/col_idle
/mpp3/r01/c01/s01/cpu31/col_iowait
/mpp3/r01/c01/s01/cpu31/col_nice
/mpp3/r01/c01/s01/cpu31/col_system
/mpp3/r01/c01/s01/cpu31/col_user
/mpp3/r01/c01/s01/cpu31/cpu-cycles
/mpp3/r01/c01/s01/cpu31/instructions
/mpp3/r01/c01/s01/cpu31/ref-cycles
/mpp3/r01/c01/s01/cpu32/branch-instructions
/mpp3/r01/c01/s01/cpu32/branch-misses
/mpp3/r01/c01/s01/cpu32/cache-misses
/mpp3/r01/c01/s01/cpu32/cache-references
/mpp3/r01/c01/s01/cpu32/col_idle
/mpp3/r01/c01/s01/cpu32/col_iowait
/mpp3/r01/c01/s01/cpu32/col_nice
/mpp3/r01/c01/s01/cpu32/col_system
/mpp3/r01/c01/s01/cpu32/col_user
/mpp3/r01/c01/s01/cpu32/cpu-cycles
/mpp3/r01/c01/s01/cpu32/instructions
/mpp3/r01/c01/s01/cpu32/ref-cycles
/mpp3/r01/c01/s01/cpu33/branch-instructions
/mpp3/r01/c01/s01/cpu33/branch-misses
/mpp3/r01/c01/s01/cpu33/cache-misses
/mpp3/r01/c01/s01/cpu33/cache-references
/mpp3/r01/c01/s01/cpu33/col_idle
/mpp3/r01/c01/s01/cpu33/col_iowait
/mpp3/r01/c01/s01/cpu33/col_nice
/mpp3/r01/c01/s01/cpu33/col_system
/mpp3/r01/c01/s01/cpu33/col_user
/mpp3/r01/c01/s01/cpu33/cpu-cycles
/mpp3/r01/c01/s01/cpu33/instructions
/mpp3/r01/c01/s01/cpu33/ref-cycles
/mpp3/r01/c01/s01/cpu34/branch-instructions
/mpp3/r01/c01/s01/cpu34/branch-misses
/mpp3/r01/c01/s01/cpu34/cache-misses
/mpp3/r01/c01/s01/cpu34/cache-references
/mpp3/r01/c01/s01/cpu34/col_idle
/mpp3/r01/c01/s01/cpu34/col_iowait
/mpp3/r01/c01/s01/cpu34/col_nice
/mpp3/r01/c01/s01/cpu34/col_system
/mpp3/r01/c01/s01/cpu34/col_user
/mpp3/r01/c01/s01/cpu34/cpu-cycles
/mpp3/r01/c01/s01/cpu34/instructions
/mpp3/r01/c01/s01/cpu34/ref-cycles
/mpp3/r01/c01/s01/cpu35/branch-instructions
/mpp3/r01/c01/s01/cpu35/branch-misses
/mpp3/r01/c01/s01/cpu35/cache-misses
/mpp3/r01/c01/s01/cpu35/cache-references
/mpp3/r01/c01/s01/cpu35/col_idle
/mpp3/r01/c01/s01/cpu35/col_iowait
/mpp3/r01/c01/s01/cpu35/col_nice
/mpp3/r01/c01/s01/cpu35/col_system
/mpp3/r01/c01/s01/cpu35/col_user
/mpp3/r01/c01/s01/cpu35/cpu-cycles
/mpp3/r01/c01/s01/cpu35/instructions
/mpp3/r01/c01/s01/cpu35/ref-cycles
/mpp3/r01/c01/s01/cpu36/branch-instructions
/mpp3/r01/c01/s01/cpu36/branch-misses
/mpp3/r01/c01/s01/cpu36/cache-misses
/mpp3/r01/c01/s01/cpu36/cache-references
/mpp3/r01/c01/s01/cpu36/col_idle
/mpp3/r01/c01/s01/cpu36/col_iowait
/mpp3/r01/c01/s01/cpu36/col_nice
/mpp3/r01/c01/s01/cpu36/col_system
/mpp3/r01/c01/s01/cpu36/col_user
/mpp3/r01/c01/s01/cpu36/cpu-cycles
/mpp3/r01/c01/s01/cpu36/instructions
/mpp3/r01/c01/s01/cpu36/ref-cycles
/mpp3/r01/c01/s01/cpu37/branch-instructions
/mpp3/r01/c01/s01/cpu37/branch-misses
/mpp3/r01/c01/s01/cpu37/cache-misses
/mpp3/r01/c01/s01/cpu37/cache-references
/mpp3/r01/c01/s01/cpu37/col_idle
/mpp3/r01/c01/s01/cpu37/col_iowait
/mpp3/r01/c01/s01/cpu37/col_nice
/mpp3/r01/c01/s01/cpu37/col_system
/mpp3/r01/c01/s01/cpu37/col_user
/mpp3/r01/c01/s01/cpu37/cpu-cycles
/mpp3/r01/c01/s01/cpu37/instructions
/mpp3/r01/c01/s01/cpu37/ref-cycles
/mpp3/r01/c01/s01/cpu38/branch-instructions
/mpp3/r01/c01/s01/cpu38/branch-misses
/mpp3/r01/c01/s01/cpu38/cache-misses
/mpp3/r01/c01/s01/cpu38/cache-references
/mpp3/r01/c01/s01/cpu38/col_idle
/mpp3/r01/c01/s01/cpu38/col_iowait
/mpp3/r01/c01/s01/cpu38/col_nice
/mpp3/r01/c01/s01/cpu38/col_system
/mpp3/r01/c01/s01/cpu38/col_user
/mpp3/r01/c01/s01/cpu38/cpu-cycles
/mpp3/r01/c01/s01/cpu38/instructions
/mpp3/r01/c01/s01/cpu38/ref-cycles
/mpp3/r01/c01/s01/cpu39/branch-instructions
/mpp3/r01/c01/s01/cpu39/branch-misses
/mpp3/r01/c01/s01/cpu39/cache-misses
/mpp3/r01/c01/s01/cpu39/cache-references
/mpp3/r01/c01/s01/cpu39/col_idle
/mpp3/r01/c01/s01/cpu39/col_iowait
/mpp3/r01/c01/s01/cpu39/col_nice
/mpp3/r01/c01/s01/cpu39/col_system
/mpp3/r01/c01/s01/cpu39/col_user
/mpp3/r01/c01/s01/cpu39/cpu-cycles
/mpp3/r01/c01/s01/cpu39/instructions
/mpp3/r01/c01/s01/cpu39/ref-cycles
/mpp3/r01/c01/s01/cpu4/branch-instructions
/mpp3/r01/c01/s01/cpu4/branch-misses
/mpp3/r01/c01/s01/cpu4/cache-misses
/mpp3/r01/c01/s01/cpu4/cache-references
/mpp3/r01/c01/s01/cpu4/col_idle
/mpp3/r01/c01/s01/cpu4/col_iowait
/mpp3/r01/c01/s01/cpu4/col_nice
/mpp3/r01/c01/s01/cpu4/col_system
/mpp3/r01/c01/s01/cpu4/col_user
/mpp3/r01/c01/s01/cpu4/cpu-cycles
/mpp3/r01/c01/s01/cpu4/instructions
/mpp3/r01/c01/s01/cpu4/ref-cycles
/mpp3/r01/c01/s01/cpu40/branch-instructions
/mpp3/r01/c01/s01/cpu40/branch-misses
/mpp3/r01/c01/s01/cpu40/cache-misses
/mpp3/r01/c01/s01/cpu40/cache-references
/mpp3/r01/c01/s01/cpu40/col_idle
/mpp3/r01/c01/s01/cpu40/col_iowait
/mpp3/r01/c01/s01/cpu40/col_nice
/mpp3/r01/c01/s01/cpu40/col_system
/mpp3/r01/c01/s01/cpu40/col_user
/mpp3/r01/c01/s01/cpu40/cpu-cycles
/mpp3/r01/c01/s01/cpu40/instructions
/mpp3/r01/c01/s01/cpu40/ref-cycles
/mpp3/r01/c01/s01/cpu41/branch-instructions
/mpp3/r01/c01/s01/cpu41/branch-misses
/mpp3/r01/c01/s01/cpu41/cache-misses
/mpp3/r01/c01/s01/cpu41/cache-references
/mpp3/r01/c01/s01/cpu41/col_idle
/mpp3/r01/c01/s01/cpu41/col_iowait
/mpp3/r01/c01/s01/cpu41/col_nice
/mpp3/r01/c01/s01/cpu41/col_system
/mpp3/r01/c01/s01/cpu41/col_user
/mpp3/r01/c01/s01/cpu41/cpu-cycles
/mpp3/r01/c01/s01/cpu41/instructions
/mpp3/r01/c01/s01/cpu41/ref-cycles
/mpp3/r01/c01/s01/cpu42/branch-instructions
/mpp3/r01/c01/s01/cpu42/branch-misses
/mpp3/r01/c01/s01/cpu42/cache-misses
/mpp3/r01/c01/s01/cpu42/cache-references
/mpp3/r01/c01/s01/cpu42/col_idle
/mpp3/r01/c01/s01/cpu42/col_iowait
/mpp3/r01/c01/s01/cpu42/col_nice
/mpp3/r01/c01/s01/cpu42/col_system
/mpp3/r01/c01/s01/cpu42/col_user
/mpp3/r01/c01/s01/cpu42/cpu-cycles
/mpp3/r01/c01/s01/cpu42/instructions
/mpp3/r01/c01/s01/cpu42/ref-cycles
/mpp3/r01/c01/s01/cpu43/branch-instructions
/mpp3/r01/c01/s01/cpu43/branch-misses
/mpp3/r01/c01/s01/cpu43/cache-misses
/mpp3/r01/c01/s01/cpu43/cache-references
/mpp3/r01/c01/s01/cpu43/col_idle
/mpp3/r01/c01/s01/cpu43/col_iowait
/mpp3/r01/c01/s01/cpu43/col_nice
/mpp3/r01/c01/s01/cpu43/col_system
/mpp3/r01/c01/s01/cpu43/col_user
/mpp3/r01/c01/s01/cpu43/cpu-cycles
/mpp3/r01/c01/s01/cpu43/instructions
/mpp3/r01/c01/s01/cpu43/ref-cycles
/mpp3/r01/c01/s01/cpu44/branch-instructions
/mpp3/r01/c01/s01/cpu44/branch-misses
/mpp3/r01/c01/s01/cpu44/cache-misses
/mpp3/r01/c01/s01/cpu44/cache-references
/mpp3/r01/c01/s01/cpu44/col_idle
/mpp3/r01/c01/s01/cpu44/col_iowait
/mpp3/r01/c01/s01/cpu44/col_nice
/mpp3/r01/c01/s01/cpu44/col_system
/mpp3/r01/c01/s01/cpu44/col_user
/mpp3/r01/c01/s01/cpu44/cpu-cycles
/mpp3/r01/c01/s01/cpu44/instructions
/mpp3/r01/c01/s01/cpu44/ref-cycles
/mpp3/r01/c01/s01/cpu45/branch-instructions
/mpp3/r01/c01/s01/cpu45/branch-misses
/mpp3/r01/c01/s01/cpu45/cache-misses
/mpp3/r01/c01/s01/cpu45/cache-references
/mpp3/r01/c01/s01/cpu45/col_idle
/mpp3/r01/c01/s01/cpu45/col_iowait
/mpp3/r01/c01/s01/cpu45/col_nice
/mpp3/r01/c01/s01/cpu45/col_system
/mpp3/r01/c01/s01/cpu45/col_user
/mpp3/r01/c01/s01/cpu45/cpu-cycles
/mpp3/r01/c01/s01/cpu45/instructions
/mpp3/r01/c01/s01/cpu45/ref-cycles
/mpp3/r01/c01/s01/cpu46/branch-instructions
/mpp3/r01/c01/s01/cpu46/branch-misses
/mpp3/r01/c01/s01/cpu46/cache-misses
/mpp3/r01/c01/s01/cpu46/cache-references
/mpp3/r01/c01/s01/cpu46/col_idle
/mpp3/r01/c01/s01/cpu46/col_iowait
/mpp3/r01/c01/s01/cpu46/col_nice
/mpp3/r01/c01/s01/cpu46/col_system
/mpp3/r01/c01/s01/cpu46/col_user
/mpp3/r01/c01/s01/cpu46/cpu-cycles
/mpp3/r01/c01/s01/cpu46/instructions
/mpp3/r01/c01/s01/cpu46/ref-cycles
/mpp3/r01/c01/s01/cpu47/branch-instructions
/mpp3/r01/c01/s01/cpu47/branch-misses
/mpp3/r01/c01/s01/cpu47/cache-misses
/mpp3/r01/c01/s01/cpu47/cache-references
/mpp3/r01/c01/s01/cpu47/col_idle
/mpp3/r01/c01/s01/cpu47/col_iowait
/mpp3/r01/c01/s01/cpu47/col_nice
/mpp3/r01/c01/s01/cpu47/col_system
/mpp3/r01/c01/s01/cpu47/col_user
/mpp3/r01/c01/s01/cpu47/cpu-cycles
/mpp3/r01/c01/s01/cpu47/instructions
/mpp3/r01/c01/s01/cpu47/ref-cycles
/mpp3/r01/c01/s01/cpu48/branch-instructions
/mpp3/r01/c01/s01/cpu48/branch-misses
/mpp3/r01/c01/s01/cpu48/cache-misses
/mpp3/r01/c01/s01/cpu48/cache-references
/mpp3/r01/c01/s01/cpu48/col_idle
/mpp3/r01/c01/s01/cpu48/col_iowait
/mpp3/r01/c01/s01/cpu48/col_nice
/mpp3/r01/c01/s01/cpu48/col_system
/mpp3/r01/c01/s01/cpu48/col_user
/mpp3/r01/c01/s01/cpu48/cpu-cycles
/mpp3/r01/c01/s01/cpu48/instructions
/mpp3/r01/c01/s01/cpu48/ref-cycles
/mpp3/r01/c01/s01/cpu49/branch-instructions
/mpp3/r01/c01/s01/cpu49/branch-misses
/mpp3/r01/c01/s01/cpu49/cache-misses
/mpp3/r01/c01/s01/cpu49/cache-references
/mpp3/r01/c01/s01/cpu49/col_idle
/mpp3/r01/c01/s01/cpu49/col_iowait
/mpp3/r01/c01/s01/cpu49/col_nice
/mpp3/r01/c01/s01/cpu49/col_system
/mpp3/r01/c01/s01/cpu49/col_user
/mpp3/r01/c01/s01/cpu49/cpu-cycles
/mpp3/r01/c01/s01/cpu49/instructions
/mpp3/r01/c01/s01/cpu49/ref-cycles
/mpp3/r01/c01/s01/cpu5/branch-instructions
/mpp3/r01/c01/s01/cpu5/branch-misses
/mpp3/r01/c01/s01/cpu5/cache-misses
/mpp3/r01/c01/s01/cpu5/cache-references
/mpp3/r01/c01/s01/cpu5/col_idle
/mpp3/r01/c01/s01/cpu5/col_iowait
/mpp3/r01/c01/s01/cpu5/col_nice
/mpp3/r01/c01/s01/cpu5/col_system
/mpp3/r01/c01/s01/cpu5/col_user
/mpp3/r01/c01/s01/cpu5/cpu-cycles
/mpp3/r01/c01/s01/cpu5/instructions
/mpp3/r01/c01/s01/cpu5/ref-cycles
/mpp3/r01/c01/s01/cpu50/branch-instructions
/mpp3/r01/c01/s01/cpu50/branch-misses
/mpp3/r01/c01/s01/cpu50/cache-misses
/mpp3/r01/c01/s01/cpu50/cache-references
/mpp3/r01/c01/s01/cpu50/col_idle
/mpp3/r01/c01/s01/cpu50/col_iowait
/mpp3/r01/c01/s01/cpu50/col_nice
/mpp3/r01/c01/s01/cpu50/col_system
/mpp3/r01/c01/s01/cpu50/col_user
/mpp3/r01/c01/s01/cpu50/cpu-cycles
/mpp3/r01/c01/s01/cpu50/instructions
/mpp3/r01/c01/s01/cpu50/ref-cycles
/mpp3/r01/c01/s01/cpu51/branch-instructions
/mpp3/r01/c01/s01/cpu51/branch-misses
/mpp3/r01/c01/s01/cpu51/cache-misses
/mpp3/r01/c01/s01/cpu51/cache-references
/mpp3/r01/c01/s01/cpu51/col_idle
/mpp3/r01/c01/s01/cpu51/col_iowait
/mpp3/r01/c01/s01/cpu51/col_nice
/mpp3/r01/c01/s01/cpu51/col_system
/mpp3/r01/c01/s01/cpu51/col_user
/mpp3/r01/c01/s01/cpu51/cpu-cycles
/mpp3/r01/c01/s01/cpu51/instructions
/mpp3/r01/c01/s01/cpu51/ref-cycles
/mpp3/r01/c01/s01/cpu52/branch-instructions
/mpp3/r01/c01/s01/cpu52/branch-misses
/mpp3/r01/c01/s01/cpu52/cache-misses
/mpp3/r01/c01/s01/cpu52/cache-references
/mpp3/r01/c01/s01/cpu52/col_idle
/mpp3/r01/c01/s01/cpu52/col_iowait
/mpp3/r01/c01/s01/cpu52/col_nice
/mpp3/r01/c01/s01/cpu52/col_system
/mpp3/r01/c01/s01/cpu52/col_user
/mpp3/r01/c01/s01/cpu52/cpu-cycles
/mpp3/r01/c01/s01/cpu52/instructions
/mpp3/r01/c01/s01/cpu52/ref-cycles
/mpp3/r01/c01/s01/cpu53/branch-instructions
/mpp3/r01/c01/s01/cpu53/branch-misses
/mpp3/r01/c01/s01/cpu53/cache-misses
/mpp3/r01/c01/s01/cpu53/cache-references
/mpp3/r01/c01/s01/cpu53/col_idle
/mpp3/r01/c01/s01/cpu53/col_iowait
/mpp3/r01/c01/s01/cpu53/col_nice
/mpp3/r01/c01/s01/cpu53/col_system
/mpp3/r01/c01/s01/cpu53/col_user
/mpp3/r01/c01/s01/cpu53/cpu-cycles
/mpp3/r01/c01/s01/cpu53/instructions
/mpp3/r01/c01/s01/cpu53/ref-cycles
/mpp3/r01/c01/s01/cpu54/branch-instructions
/mpp3/r01/c01/s01/cpu54/branch-misses
/mpp3/r01/c01/s01/cpu54/cache-misses
/mpp3/r01/c01/s01/cpu54/cache-references
/mpp3/r01/c01/s01/cpu54/col_idle
/mpp3/r01/c01/s01/cpu54/col_iowait
/mpp3/r01/c01/s01/cpu54/col_nice
/mpp3/r01/c01/s01/cpu54/col_system
/mpp3/r01/c01/s01/cpu54/col_user
/mpp3/r01/c01/s01/cpu54/cpu-cycles
/mpp3/r01/c01/s01/cpu54/instructions
/mpp3/r01/c01/s01/cpu54/ref-cycles
/mpp3/r01/c01/s01/cpu55/branch-instructions
/mpp3/r01/c01/s01/cpu55/branch-misses
/mpp3/r01/c01/s01/cpu55/cache-misses
/mpp3/r01/c01/s01/cpu55/cache-references
/mpp3/r01/c01/s01/cpu55/col_idle
/mpp3/r01/c01/s01/cpu55/col_iowait
/mpp3/r01/c01/s01/cpu55/col_nice
/mpp3/r01/c01/s01/cpu55/col_system
/mpp3/r01/c01/s01/cpu55/col_user
/mpp3/r01/c01/s01/cpu55/cpu-cycles
/mpp3/r01/c01/s01/cpu55/instructions
/mpp3/r01/c01/s01/cpu55/ref-cycles
/mpp3/r01/c01/s01/cpu56/branch-instructions
/mpp3/r01/c01/s01/cpu56/branch-misses
/mpp3/r01/c01/s01/cpu56/cache-misses
/mpp3/r01/c01/s01/cpu56/cache-references
/mpp3/r01/c01/s01/cpu56/col_idle
/mpp3/r01/c01/s01/cpu56/col_iowait
/mpp3/r01/c01/s01/cpu56/col_nice
/mpp3/r01/c01/s01/cpu56/col_system
/mpp3/r01/c01/s01/cpu56/col_user
/mpp3/r01/c01/s01/cpu56/cpu-cycles
/mpp3/r01/c01/s01/cpu56/instructions
/mpp3/r01/c01/s01/cpu56/ref-cycles
/mpp3/r01/c01/s01/cpu57/branch-instructions
/mpp3/r01/c01/s01/cpu57/branch-misses
/mpp3/r01/c01/s01/cpu57/cache-misses
/mpp3/r01/c01/s01/cpu57/cache-references
/mpp3/r01/c01/s01/cpu57/col_idle
/mpp3/r01/c01/s01/cpu57/col_iowait
/mpp3/r01/c01/s01/cpu57/col_nice
/mpp3/r01/c01/s01/cpu57/col_system
/mpp3/r01/c01/s01/cpu57/col_user
/mpp3/r01/c01/s01/cpu57/cpu-cycles
/mpp3/r01/c01/s01/cpu57/instructions
/mpp3/r01/c01/s01/cpu57/ref-cycles
/mpp3/r01/c01/s01/cpu58/branch-instructions
/mpp3/r01/c01/s01/cpu58/branch-misses
/mpp3/r01/c01/s01/cpu58/cache-misses
/mpp3/r01/c01/s01/cpu58/cache-references
/mpp3/r01/c01/s01/cpu58/col_idle
/mpp3/r01/c01/s01/cpu58/col_iowait
/mpp3/r01/c01/s01/cpu58/col_nice
/mpp3/r01/c01/s01/cpu58/col_system
/mpp3/r01/c01/s01/cpu58/col_user
/mpp3/r01/c01/s01/cpu58/cpu-cycles
/mpp3/r01/c01/s01/cpu58/instructions
/mpp3/r01/c01/s01/cpu58/ref-cycles
/mpp3/r01/c01/s01/cpu59/branch-instructions
/mpp3/r01/c01/s01/cpu59/branch-misses
/mpp3/r01/c01/s01/cpu59/cache-misses
/mpp3/r01/c01/s01/cpu59/cache-references
/mpp3/r01/c01/s01/cpu59/col_idle
/mpp3/r01/c01/s01/cpu59/col_iowait
/mpp3/r01/c01/s01/cpu59/col_nice
/mpp3/r01/c01/s01/cpu59/col_system
/mpp3/r01/c01/s01/cpu59/col_user
/mpp3/r01/c01/s01/cpu59/cpu-cycles
/mpp3/r01/c01/s01/cpu59/instructions
/mpp3/r01/c01/s01/cpu59/ref-cycles
/mpp3/r01/c01/s01/cpu6/branch-instructions
/mpp3/r01/c01/s01/cpu6/branch-misses
/mpp3/r01/c01/s01/cpu6/cache-misses
/mpp3/r01/c01/s01/cpu6/cache-references
/mpp3/r01/c01/s01/cpu6/col_idle
/mpp3/r01/c01/s01/cpu6/col_iowait
/mpp3/r01/c01/s01/cpu6/col_nice
/mpp3/r01/c01/s01/cpu6/col_system
/mpp3/r01/c01/s01/cpu6/col_user
/mpp3/r01/c01/s01/cpu6/cpu-cycles
/mpp3/r01/c01/s01/cpu6/instructions
/mpp3/r01/c01/s01/cpu6/ref-cycles
/mpp3/r01/c01/s01/cpu60/branch-instructions
/mpp3/r01/c01/s01/cpu60/branch-misses
/mpp3/r01/c01/s01/cpu60/cache-misses
/mpp3/r01/c01/s01/cpu60/cache-references
/mpp3/r01/c01/s01/cpu60/col_idle
/mpp3/r01/c01/s01/cpu60/col_iowait
/mpp3/r01/c01/s01/cpu60/col_nice
/mpp3/r01/c01/s01/cpu60/col_system
/mpp3/r01/c01/s01/cpu60/col_user
/mpp3/r01/c01/s01/cpu60/cpu-cycles
/mpp3/r01/c01/s01/cpu60/instructions
/mpp3/r01/c01/s01/cpu60/ref-cycles
/mpp3/r01/c01/s01/cpu61/branch-instructions
/mpp3/r01/c01/s01/cpu61/branch-misses
/mpp3/r01/c01/s01/cpu61/cache-misses
/mpp3/r01/c01/s01/cpu61/cache-references
/mpp3/r01/c01/s01/cpu61/col_idle
/mpp3/r01/c01/s01/cpu61/col_iowait
/mpp3/r01/c01/s01/cpu61/col_nice
/mpp3/r01/c01/s01/cpu61/col_system
/mpp3/r01/c01/s01/cpu61/col_user
/mpp3/r01/c01/s01/cpu61/cpu-cycles
/mpp3/r01/c01/s01/cpu61/instructions
/mpp3/r01/c01/s01/cpu61/ref-cycles
/mpp3/r01/c01/s01/cpu62/branch-instructions
/mpp3/r01/c01/s01/cpu62/branch-misses
/mpp3/r01/c01/s01/cpu62/cache-misses
/mpp3/r01/c01/s01/cpu62/cache-references
/mpp3/r01/c01/s01/cpu62/col_idle
/mpp3/r01/c01/s01/cpu62/col_iowait
/mpp3/r01/c01/s01/cpu62/col_nice
/mpp3/r01/c01/s01/cpu62/col_system
/mpp3/r01/c01/s01/cpu62/col_user
/mpp3/r01/c01/s01/cpu62/cpu-cycles
/mpp3/r01/c01/s01/cpu62/instructions
/mpp3/r01/c01/s01/cpu62/ref-cycles
/mpp3/r01/c01/s01/cpu63/branch-instructions
/mpp3/r01/c01/s01/cpu63/branch-misses
/mpp3/r01/c01/s01/cpu63/cache-misses
/mpp3/r01/c01/s01/cpu63/cache-references
/mpp3/r01/c01/s01/cpu63/col_idle
/mpp3/r01/c01/s01/cpu63/col_iowait
/mpp3/r01/c01/s01/cpu63/col_nice
/mpp3/r01/c01/s01/cpu63/col_system
/mpp3/r01/c01/s01/cpu63/col_user
/mpp3/r01/c01/s01/cpu63/cpu-cycles
/mpp3/r01/c01/s01/cpu63/instructions
/mpp3/r01/c01/s01/cpu63/ref-cycles
/mpp3/r01/c01/s01/cpu7/branch-instructions
/mpp3/r01/c01/s01/cpu7/branch-misses
/mpp3/r01/c01/s01/cpu7/cache-misses
/mpp3/r01/c01/s01/cpu7/cache-references
/mpp3/r01/c01/s01/cpu7/col_idle
/mpp3/r01/c01/s01/cpu7/col_iowait
/mpp3/r01/c01/s01/cpu7/col_nice
/mpp3/r01/c01/s01/cpu7/col_system
/mpp3/r01/c01/s01/cpu7/col_user
/mpp3/r01/c01/s01/cpu7/cpu-cycles
/mpp3/r01/c01/s01/cpu7/instructions
/mpp3/r01/c01/s01/cpu7/ref-cycles
/mpp3/r01/c01/s01/cpu8/branch-instructions
/mpp3/r01/c01/s01/cpu8/branch-misses
/mpp3/r01/c01/s01/cpu8/cache-misses
/mpp3/r01/c01/s01/cpu8/cache-references
/mpp3/r01/c01/s01/cpu8/col_idle
/mpp3/r01/c01/s01/cpu8/col_iowait
/mpp3/r01/c01/s01/cpu8/col_nice
/mpp3/r01/c01/s01/cpu8/col_system
/mpp3/r01/c01/s01/cpu8/col_user
/mpp3/r01/c01/s01/cpu8/cpu-cycles
/mpp3/r01/c01/s01/cpu8/instructions
/mpp3/r01/c01/s01/cpu8/ref-cycles
/mpp3/r01/c01/s01/cpu9/branch-instructions
/mpp3/r01/c01/s01/cpu9/branch-misses
/mpp3/r01/c01/s01/cpu9/cache-misses
/mpp3/r01/c01/s01/cpu9/cache-references
/mpp3/r01/c01/s01/cpu9/col_idle
/mpp3/r01/c01/s01/cpu9/col_iowait
/mpp3/r01/c01/s01/cpu9/col_nice
/mpp3/r01/c01/s01/cpu9/col_system
/mpp3/r01/c01/s01/cpu9/col_user
/mpp3/r01/c01/s01/cpu9/cpu-cycles
/mpp3/r01/c01/s01/cpu9/instructions
/mpp3/r01/c01/s01/cpu9/ref-cycles
/mpp3/r01/c01/s01/ctxt
/mpp3/r01/c01/s01/dram-energy
/mpp3/r01/c01/s01/energy
/mpp3/r01/c01/s01/experiment/applicationLabel
/mpp3/r01/c01/s01/faultLabel
/mpp3/r01/c01/s01/faultPred
/mpp3/r01/c01/s01/instructions
/mpp3/r01/c01/s01/intr
/mpp3/r01/c01/s01/numa_foreign
/mpp3/r01/c01/s01/numa_hit
/mpp3/r01/c01/s01/numa_interleave
/mpp3/r01/c01/s01/numa_miss
/mpp3/r01/c01/s01/opaif0/excessiveBufferOverrunErrors
/mpp3/r01/c01/s01/opaif0/linkDowned
/mpp3/r01/c01/s01/opaif0/linkErrorRecovery
/mpp3/r01/c01/s01/opaif0/localLinkIntegrityErrors
/mpp3/r01/c01/s01/opaif0/multicastRcvPackets
/mpp3/r01/c01/s01/opaif0/multicastXmitPackets
/mpp3/r01/c01/s01/opaif0/portRcvConstraintErrors
/mpp3/r01/c01/s01/opaif0/portRcvData
/mpp3/r01/c01/s01/opaif0/portRcvErrors
/mpp3/r01/c01/s01/opaif0/portRcvPackets
/mpp3/r01/c01/s01/opaif0/portRcvRemotePhysicalErrors
/mpp3/r01/c01/s01/opaif0/portRcvSwitchRelayErrors
/mpp3/r01/c01/s01/opaif0/portXmitConstraintErrors
/mpp3/r01/c01/s01/opaif0/portXmitData
/mpp3/r01/c01/s01/opaif0/portXmitDiscards
/mpp3/r01/c01/s01/opaif0/portXmitPackets
/mpp3/r01/c01/s01/opaif0/portXmitWait
/mpp3/r01/c01/s01/opaif0/symbolError
/mpp3/r01/c01/s01/opaif0/temp
/mpp3/r01/c01/s01/opaif0/unicastRcvPackets
/mpp3/r01/c01/s01/opaif0/unicastXmitPackets
/mpp3/r01/c01/s01/opaif1/excessiveBufferOverrunErrors
/mpp3/r01/c01/s01/opaif1/linkDowned
/mpp3/r01/c01/s01/opaif1/linkErrorRecovery
/mpp3/r01/c01/s01/opaif1/localLinkIntegrityErrors
/mpp3/r01/c01/s01/opaif1/multicastRcvPackets
/mpp3/r01/c01/s01/opaif1/multicastXmitPackets
/mpp3/r01/c01/s01/opaif1/portRcvConstraintErrors
/mpp3/r01/c01/s01/opaif1/portRcvData
/mpp3/r01/c01/s01/opaif1/portRcvErrors
/mpp3/r01/c01/s01/opaif1/portRcvPackets
/mpp3/r01/c01/s01/opaif1/portRcvRemotePhysicalErrors
/mpp3/r01/c01/s01/opaif1/portRcvSwitchRelayErrors
/mpp3/r01/c01/s01/opaif1/portXmitConstraintErrors
/mpp3/r01/c01/s01/opaif1/portXmitData
/mpp3/r01/c01/s01/opaif1/portXmitDiscards
/mpp3/r01/c01/s01/opaif1/portXmitPackets
/mpp3/r01/c01/s01/opaif1/portXmitWait
/mpp3/r01/c01/s01/opaif1/symbolError
/mpp3/r01/c01/s01/opaif1/temp
/mpp3/r01/c01/s01/opaif1/unicastRcvPackets
/mpp3/r01/c01/s01/opaif1/unicastXmitPackets
/mpp3/r01/c01/s01/pgfault
/mpp3/r01/c01/s01/pgfree
/mpp3/r01/c01/s01/pgmajfault
/mpp3/r01/c01/s01/pkg-energy
/mpp3/r01/c01/s01/power
/mpp3/r01/c01/s01/processes
/mpp3/r01/c01/s01/procs_blocked
/mpp3/r01/c01/s01/procs_running
/mpp3/r01/c01/s01/ref-cycles
/mpp3/r01/c01/s01/softirq
/mpp3/r01/c01/s01/temp
/mpp3/r01/c01/s01/thp_collapse_alloc
/mpp3/r01/c01/s01/thp_fault_alloc
/mpp3/r01/c01/s01/thp_fault_fallback
/mpp3/r01/c01/s01/thp_zero_page_alloc
/mpp3/r01/c01/s01/thp_zero_page_alloc_failed
/mpp3/r01/c05/s04/Active
/mpp3/r01/c05/s04/Active-anon
/mpp3/r01/c05/s04/Active-file
/mpp3/r01/c05/s04/AnonPages
/mpp3/r01/c05/s04/Cached
/mpp3/r01/c05/s04/Inactive
/mpp3/r01/c05/s04/Inactive-anon
/mpp3/r01/c05/s04/Inactive-file
/mpp3/r01/c05/s04/KernelStack
/mpp3/r01/c05/s04/MemAvailable
/mpp3/r01/c05/s04/MemFree
/mpp3/r01/c05/s04/PageTables
/mpp3/r01/c05/s04/branch-instructions
/mpp3/r01/c05/s04/branch-misses
/mpp3/r01/c05/s04/btime
/mpp3/r01/c05/s04/busyLabel
/mpp3/r01/c05/s04/cache-misses
/mpp3/r01/c05/s04/cache-references
/mpp3/r01/c05/s04/col_idle
/mpp3/r01/c05/s04/col_iowait
/mpp3/r01/c05/s04/col_nice
/mpp3/r01/c05/s04/col_system
/mpp3/r01/c05/s04/col_user
/mpp3/r01/c05/s04/cpu-cycles
/mpp3/r01/c05/s04/cpu0/branch-instructions
/mpp3/r01/c05/s04/cpu0/branch-misses
/mpp3/r01/c05/s04/cpu0/cache-misses
/mpp3/r01/c05/s04/cpu0/cache-references
/mpp3/r01/c05/s04/cpu0/col_idle
/mpp3/r01/c05/s04/cpu0/col_iowait
/mpp3/r01/c05/s04/cpu0/col_nice
/mpp3/r01/c05/s04/cpu0/col_system
/mpp3/r01/c05/s04/cpu0/col_user
/mpp3/r01/c05/s04/cpu0/cpu-cycles
/mpp3/r01/c05/s04/cpu0/instructions
/mpp3/r01/c05/s04/cpu0/ref-cycles
/mpp3/r01/c05/s04/cpu1/branch-instructions
/mpp3/r01/c05/s04/cpu1/branch-misses
/mpp3/r01/c05/s04/cpu1/cache-misses
/mpp3/r01/c05/s04/cpu1/cache-references
/mpp3/r01/c05/s04/cpu1/col_idle
/mpp3/r01/c05/s04/cpu1/col_iowait
/mpp3/r01/c05/s04/cpu1/col_nice
/mpp3/r01/c05/s04/cpu1/col_system
/mpp3/r01/c05/s04/cpu1/col_user
/mpp3/r01/c05/s04/cpu1/cpu-cycles
/mpp3/r01/c05/s04/cpu1/instructions
/mpp3/r01/c05/s04/cpu1/ref-cycles
/mpp3/r01/c05/s04/cpu10/branch-instructions
/mpp3/r01/c05/s04/cpu10/branch-misses
/mpp3/r01/c05/s04/cpu10/cache-misses
/mpp3/r01/c05/s04/cpu10/cache-references
/mpp3/r01/c05/s04/cpu10/col_idle
/mpp3/r01/c05/s04/cpu10/col_iowait
/mpp3/r01/c05/s04/cpu10/col_nice
/mpp3/r01/c05/s04/cpu10/col_system
/mpp3/r01/c05/s04/cpu10/col_user
/mpp3/r01/c05/s04/cpu10/cpu-cycles
/mpp3/r01/c05/s04/cpu10/instructions
/mpp3/r01/c05/s04/cpu10/ref-cycles
/mpp3/r01/c05/s04/cpu11/branch-instructions
/mpp3/r01/c05/s04/cpu11/branch-misses
/mpp3/r01/c05/s04/cpu11/cache-misses
/mpp3/r01/c05/s04/cpu11/cache-references
/mpp3/r01/c05/s04/cpu11/col_idle
/mpp3/r01/c05/s04/cpu11/col_iowait
/mpp3/r01/c05/s04/cpu11/col_nice
/mpp3/r01/c05/s04/cpu11/col_system
/mpp3/r01/c05/s04/cpu11/col_user
/mpp3/r01/c05/s04/cpu11/cpu-cycles
/mpp3/r01/c05/s04/cpu11/instructions
/mpp3/r01/c05/s04/cpu11/ref-cycles
/mpp3/r01/c05/s04/cpu12/branch-instructions
/mpp3/r01/c05/s04/cpu12/branch-misses
/mpp3/r01/c05/s04/cpu12/cache-misses
/mpp3/r01/c05/s04/cpu12/cache-references
/mpp3/r01/c05/s04/cpu12/col_idle
/mpp3/r01/c05/s04/cpu12/col_iowait
/mpp3/r01/c05/s04/cpu12/col_nice
/mpp3/r01/c05/s04/cpu12/col_system
/mpp3/r01/c05/s04/cpu12/col_user
/mpp3/r01/c05/s04/cpu12/cpu-cycles
/mpp3/r01/c05/s04/cpu12/instructions
/mpp3/r01/c05/s04/cpu12/ref-cycles
/mpp3/r01/c05/s04/cpu13/branch-instructions
/mpp3/r01/c05/s04/cpu13/branch-misses
/mpp3/r01/c05/s04/cpu13/cache-misses
/mpp3/r01/c05/s04/cpu13/cache-references
/mpp3/r01/c05/s04/cpu13/col_idle
/mpp3/r01/c05/s04/cpu13/col_iowait
/mpp3/r01/c05/s04/cpu13/col_nice
/mpp3/r01/c05/s04/cpu13/col_system
/mpp3/r01/c05/s04/cpu13/col_user
/mpp3/r01/c05/s04/cpu13/cpu-cycles
/mpp3/r01/c05/s04/cpu13/instructions
/mpp3/r01/c05/s04/cpu13/ref-cycles
/mpp3/r01/c05/s04/cpu14/branch-instructions
/mpp3/r01/c05/s04/cpu14/branch-misses
/mpp3/r01/c05/s04/cpu14/cache-misses
/mpp3/r01/c05/s04/cpu14/cache-references
/mpp3/r01/c05/s04/cpu14/col_idle
/mpp3/r01/c05/s04/cpu14/col_iowait
/mpp3/r01/c05/s04/cpu14/col_nice
/mpp3/r01/c05/s04/cpu14/col_system
/mpp3/r01/c05/s04/cpu14/col_user
/mpp3/r01/c05/s04/cpu14/cpu-cycles
/mpp3/r01/c05/s04/cpu14/instructions
/mpp3/r01/c05/s04/cpu14/ref-cycles
/mpp3/r01/c05/s04/cpu15/branch-instructions
/mpp3/r01/c05/s04/cpu15/branch-misses
/mpp3/r01/c05/s04/cpu15/cache-misses
/mpp3/r01/c05/s04/cpu15/cache-references
/mpp3/r01/c05/s04/cpu15/col_idle
/mpp3/r01/c05/s04/cpu15/col_iowait
/mpp3/r01/c05/s04/cpu15/col_nice
/mpp3/r01/c05/s04/cpu15/col_system
/mpp3/r01/c05/s04/cpu15/col_user
/mpp3/r01/c05/s04/cpu15/cpu-cycles
/mpp3/r01/c05/s04/cpu15/instructions
/mpp3/r01/c05/s04/cpu15/ref-cycles
/mpp3/r01/c05/s04/cpu16/branch-instructions
/mpp3/r01/c05/s04/cpu16/branch-misses
/mpp3/r01/c05/s04/cpu16/cache-misses
/mpp3/r01/c05/s04/cpu16/cache-references
/mpp3/r01/c05/s04/cpu16/col_idle
/mpp3/r01/c05/s04/cpu16/col_iowait
/mpp3/r01/c05/s04/cpu16/col_nice
/mpp3/r01/c05/s04/cpu16/col_system
/mpp3/r01/c05/s04/cpu16/col_user
/mpp3/r01/c05/s04/cpu16/cpu-cycles
/mpp3/r01/c05/s04/cpu16/instructions
/mpp3/r01/c05/s04/cpu16/ref-cycles
/mpp3/r01/c05/s04/cpu17/branch-instructions
/mpp3/r01/c05/s04/cpu17/branch-misses
/mpp3/r01/c05/s04/cpu17/cache-misses
/mpp3/r01/c05/s04/cpu17/cache-references
/mpp3/r01/c05/s04/cpu17/col_idle
/mpp3/r01/c05/s04/cpu17/col_iowait
/mpp3/r01/c05/s04/cpu17/col_nice
/mpp3/r01/c05/s04/cpu17/col_system
/mpp3/r01/c05/s04/cpu17/col_user
/mpp3/r01/c05/s04/cpu17/cpu-cycles
/mpp3/r01/c05/s04/cpu17/instructions
/mpp3/r01/c05/s04/cpu17/ref-cycles
/mpp3/r01/c05/s04/cpu18/branch-instructions
/mpp3/r01/c05/s04/cpu18/branch-misses
/mpp3/r01/c05/s04/cpu18/cache-misses
/mpp3/r01/c05/s04/cpu18/cache-references
/mpp3/r01/c05/s04/cpu18/col_idle
/mpp3/r01/c05/s04/cpu18/col_iowait
/mpp3/r01/c05/s04/cpu18/col_nice
/mpp3/r01/c05/s04/cpu18/col_system
/mpp3/r01/c05/s04/cpu18/col_user
/mpp3/r01/c05/s04/cpu18/cpu-cycles
/mpp3/r01/c05/s04/cpu18/instructions
/mpp3/r01/c05/s04/cpu18/ref-cycles
/mpp3/r01/c05/s04/cpu19/branch-instructions
/mpp3/r01/c05/s04/cpu19/branch-misses
/mpp3/r01/c05/s04/cpu19/cache-misses
/mpp3/r01/c05/s04/cpu19/cache-references
/mpp3/r01/c05/s04/cpu19/col_idle
/mpp3/r01/c05/s04/cpu19/col_iowait
/mpp3/r01/c05/s04/cpu19/col_nice
/mpp3/r01/c05/s04/cpu19/col_system
/mpp3/r01/c05/s04/cpu19/col_user
/mpp3/r01/c05/s04/cpu19/cpu-cycles
/mpp3/r01/c05/s04/cpu19/instructions
/mpp3/r01/c05/s04/cpu19/ref-cycles
/mpp3/r01/c05/s04/cpu2/branch-instructions
/mpp3/r01/c05/s04/cpu2/branch-misses
/mpp3/r01/c05/s04/cpu2/cache-misses
/mpp3/r01/c05/s04/cpu2/cache-references
/mpp3/r01/c05/s04/cpu2/col_idle
/mpp3/r01/c05/s04/cpu2/col_iowait
/mpp3/r01/c05/s04/cpu2/col_nice
/mpp3/r01/c05/s04/cpu2/col_system
/mpp3/r01/c05/s04/cpu2/col_user
/mpp3/r01/c05/s04/cpu2/cpu-cycles
/mpp3/r01/c05/s04/cpu2/instructions
/mpp3/r01/c05/s04/cpu2/ref-cycles
/mpp3/r01/c05/s04/cpu20/branch-instructions
/mpp3/r01/c05/s04/cpu20/branch-misses
/mpp3/r01/c05/s04/cpu20/cache-misses
/mpp3/r01/c05/s04/cpu20/cache-references
/mpp3/r01/c05/s04/cpu20/col_idle
/mpp3/r01/c05/s04/cpu20/col_iowait
/mpp3/r01/c05/s04/cpu20/col_nice
/mpp3/r01/c05/s04/cpu20/col_system
/mpp3/r01/c05/s04/cpu20/col_user
/mpp3/r01/c05/s04/cpu20/cpu-cycles
/mpp3/r01/c05/s04/cpu20/instructions
/mpp3/r01/c05/s04/cpu20/ref-cycles
/mpp3/r01/c05/s04/cpu21/branch-instructions
/mpp3/r01/c05/s04/cpu21/branch-misses
/mpp3/r01/c05/s04/cpu21/cache-misses
/mpp3/r01/c05/s04/cpu21/cache-references
/mpp3/r01/c05/s04/cpu21/col_idle
/mpp3/r01/c05/s04/cpu21/col_iowait
/mpp3/r01/c05/s04/cpu21/col_nice
/mpp3/r01/c05/s04/cpu21/col_system
/mpp3/r01/c05/s04/cpu21/col_user
/mpp3/r01/c05/s04/cpu21/cpu-cycles
/mpp3/r01/c05/s04/cpu21/instructions
/mpp3/r01/c05/s04/cpu21/ref-cycles
/mpp3/r01/c05/s04/cpu22/branch-instructions
/mpp3/r01/c05/s04/cpu22/branch-misses
/mpp3/r01/c05/s04/cpu22/cache-misses
/mpp3/r01/c05/s04/cpu22/cache-references
/mpp3/r01/c05/s04/cpu22/col_idle
/mpp3/r01/c05/s04/cpu22/col_iowait
/mpp3/r01/c05/s04/cpu22/col_nice
/mpp3/r01/c05/s04/cpu22/col_system
/mpp3/r01/c05/s04/cpu22/col_user
/mpp3/r01/c05/s04/cpu22/cpu-cycles
/mpp3/r01/c05/s04/cpu22/instructions
/mpp3/r01/c05/s04/cpu22/ref-cycles
/mpp3/r01/c05/s04/cpu23/branch-instructions
/mpp3/r01/c05/s04/cpu23/branch-misses
/mpp3/r01/c05/s04/cpu23/cache-misses
/mpp3/r01/c05/s04/cpu23/cache-references
/mpp3/r01/c05/s04/cpu23/col_idle
/mpp3/r01/c05/s04/cpu23/col_iowait
/mpp3/r01/c05/s04/cpu23/col_nice
/mpp3/r01/c05/s04/cpu23/col_system
/mpp3/r01/c05/s04/cpu23/col_user
/mpp3/r01/c05/s04/cpu23/cpu-cycles
/mpp3/r01/c05/s04/cpu23/instructions
/mpp3/r01/c05/s04/cpu23/ref-cycles
/mpp3/r01/c05/s04/cpu24/branch-instructions
/mpp3/r01/c05/s04/cpu24/branch-misses
/mpp3/r01/c05/s04/cpu24/cache-misses
/mpp3/r01/c05/s04/cpu24/cache-references
/mpp3/r01/c05/s04/cpu24/col_idle
/mpp3/r01/c05/s04/cpu24/col_iowait
/mpp3/r01/c05/s04/cpu24/col_nice
/mpp3/r01/c05/s04/cpu24/col_system
/mpp3/r01/c05/s04/cpu24/col_user
/mpp3/r01/c05/s04/cpu24/cpu-cycles
/mpp3/r01/c05/s04/cpu24/instructions
/mpp3/r01/c05/s04/cpu24/ref-cycles
/mpp3/r01/c05/s04/cpu25/branch-instructions
/mpp3/r01/c05/s04/cpu25/branch-misses
/mpp3/r01/c05/s04/cpu25/cache-misses
/mpp3/r01/c05/s04/cpu25/cache-references
/mpp3/r01/c05/s04/cpu25/col_idle
/mpp3/r01/c05/s04/cpu25/col_iowait
/mpp3/r01/c05/s04/cpu25/col_nice
/mpp3/r01/c05/s04/cpu25/col_system
/mpp3/r01/c05/s04/cpu25/col_user
/mpp3/r01/c05/s04/cpu25/cpu-cycles
/mpp3/r01/c05/s04/cpu25/instructions
/mpp3/r01/c05/s04/cpu25/ref-cycles
/mpp3/r01/c05/s04/cpu26/branch-instructions
/mpp3/r01/c05/s04/cpu26/branch-misses
/mpp3/r01/c05/s04/cpu26/cache-misses
/mpp3/r01/c05/s04/cpu26/cache-references
/mpp3/r01/c05/s04/cpu26/col_idle
/mpp3/r01/c05/s04/cpu26/col_iowait
/mpp3/r01/c05/s04/cpu26/col_nice
/mpp3/r01/c05/s04/cpu26/col_system
/mpp3/r01/c05/s04/cpu26/col_user
/mpp3/r01/c05/s04/cpu26/cpu-cycles
/mpp3/r01/c05/s04/cpu26/instructions
/mpp3/r01/c05/s04/cpu26/ref-cycles
/mpp3/r01/c05/s04/cpu27/branch-instructions
/mpp3/r01/c05/s04/cpu27/branch-misses
/mpp3/r01/c05/s04/cpu27/cache-misses
/mpp3/r01/c05/s04/cpu27/cache-references
/mpp3/r01/c05/s04/cpu27/col_idle
/mpp3/r01/c05/s04/cpu27/col_iowait
/mpp3/r01/c05/s04/cpu27/col_nice
/mpp3/r01/c05/s04/cpu27/col_system
/mpp3/r01/c05/s04/cpu27/col_user
/mpp3/r01/c05/s04/cpu27/cpu-cycles
/mpp3/r01/c05/s04/cpu27/instructions
/mpp3/r01/c05/s04/cpu27/ref-cycles
/mpp3/r01/c05/s04/cpu28/branch-instructions
/mpp3/r01/c05/s04/cpu28/branch-misses
/mpp3/r01/c05/s04/cpu28/cache-misses
/mpp3/r01/c05/s04/cpu28/cache-references
/mpp3/r01/c05/s04/cpu28/col_idle
/mpp3/r01/c05/s04/cpu28/col_iowait
/mpp3/r01/c05/s04/cpu28/col_nice
/mpp3/r01/c05/s04/cpu28/col_system
/mpp3/r01/c05/s04/cpu28/col_user
/mpp3/r01/c05/s04/cpu28/cpu-cycles
/mpp3/r01/c05/s04/cpu28/instructions
/mpp3/r01/c05/s04/cpu28/ref-cycles
/mpp3/r01/c05/s04/cpu29/branch-instructions
/mpp3/r01/c05/s04/cpu29/branch-misses
/mpp3/r01/c05/s04/cpu29/cache-misses
/mpp3/r01/c05/s04/cpu29/cache-references
/mpp3/r01/c05/s04/cpu29/col_idle
/mpp3/r01/c05/s04/cpu29/col_iowait
/mpp3/r01/c05/s04/cpu29/col_nice
/mpp3/r01/c05/s04/cpu29/col_system
/mpp3/r01/c05/s04/cpu29/col_user
/mpp3/r01/c05/s04/cpu29/cpu-cycles
/mpp3/r01/c05/s04/cpu29/instructions
/mpp3/r01/c05/s04/cpu29/ref-cycles
/mpp3/r01/c05/s04/cpu3/branch-instructions
/mpp3/r01/c05/s04/cpu3/branch-misses
/mpp3/r01/c05/s04/cpu3/cache-misses
/mpp3/r01/c05/s04/cpu3/cache-references
/mpp3/r01/c05/s04/cpu3/col_idle
/mpp3/r01/c05/s04/cpu3/col_iowait
/mpp3/r01/c05/s04/cpu3/col_nice
/mpp3/r01/c05/s04/cpu3/col_system
/mpp3/r01/c05/s04/cpu3/col_user
/mpp3/r01/c05/s04/cpu3/cpu-cycles
/mpp3/r01/c05/s04/cpu3/instructions
/mpp3/r01/c05/s04/cpu3/ref-cycles
/mpp3/r01/c05/s04/cpu30/branch-instructions
/mpp3/r01/c05/s04/cpu30/branch-misses
/mpp3/r01/c05/s04/cpu30/cache-misses
/mpp3/r01/c05/s04/cpu30/cache-references
/mpp3/r01/c05/s04/cpu30/col_idle
/mpp3/r01/c05/s04/cpu30/col_iowait
/mpp3/r01/c05/s04/cpu30/col_nice
/mpp3/r01/c05/s04/cpu30/col_system
/mpp3/r01/c05/s04/cpu30/col_user
/mpp3/r01/c05/s04/cpu30/cpu-cycles
/mpp3/r01/c05/s04/cpu30/instructions
/mpp3/r01/c05/s04/cpu30/ref-cycles
/mpp3/r01/c05/s04/cpu31/branch-instructions
/mpp3/r01/c05/s04/cpu31/branch-misses
/mpp3/r01/c05/s04/cpu31/cache-misses
/mpp3/r01/c05/s04/cpu31/cache-references
/mpp3/r01/c05/s04/cpu31/col_idle
/mpp3/r01/c05/s04/cpu31/col_iowait
/mpp3/r01/c05/s04/cpu31/col_nice
/mpp3/r01/c05/s04/cpu31/col_system
/mpp3/r01/c05/s04/cpu31/col_user
/mpp3/r01/c05/s04/cpu31/cpu-cycles
/mpp3/r01/c05/s04/cpu31/instructions
/mpp3/r01/c05/s04/cpu31/ref-cycles
/mpp3/r01/c05/s04/cpu32/branch-instructions
/mpp3/r01/c05/s04/cpu32/branch-misses
/mpp3/r01/c05/s04/cpu32/cache-misses
/mpp3/r01/c05/s04/cpu32/cache-references
/mpp3/r01/c05/s04/cpu32/col_idle
/mpp3/r01/c05/s04/cpu32/col_iowait
/mpp3/r01/c05/s04/cpu32/col_nice
/mpp3/r01/c05/s04/cpu32/col_system
/mpp3/r01/c05/s04/cpu32/col_user
/mpp3/r01/c05/s04/cpu32/cpu-cycles
/mpp3/r01/c05/s04/cpu32/instructions
/mpp3/r01/c05/s04/cpu32/ref-cycles
/mpp3/r01/c05/s04/cpu33/branch-instructions
/mpp3/r01/c05/s04/cpu33/branch-misses
/mpp3/r01/c05/s04/cpu33/cache-misses
/mpp3/r01/c05/s04/cpu33/cache-references
/mpp3/r01/c05/s04/cpu33/col_idle
/mpp3/r01/c05/s04/cpu33/col_iowait
/mpp3/r01/c05/s04/cpu33/col_nice
/mpp3/r01/c05/s04/cpu33/col_system
/mpp3/r01/c05/s04/cpu33/col_user
/mpp3/r01/c05/s04/cpu33/cpu-cycles
/mpp3/r01/c05/s04/cpu33/instructions
/mpp3/r01/c05/s04/cpu33/ref-cycles
/mpp3/r01/c05/s04/cpu34/branch-instructions
/mpp3/r01/c05/s04/cpu34/branch-misses
/mpp3/r01/c05/s04/cpu34/cache-misses
/mpp3/r01/c05/s04/cpu34/cache-references
/mpp3/r01/c05/s04/cpu34/col_idle
/mpp3/r01/c05/s04/cpu34/col_iowait
/mpp3/r01/c05/s04/cpu34/col_nice
/mpp3/r01/c05/s04/cpu34/col_system
/mpp3/r01/c05/s04/cpu34/col_user
/mpp3/r01/c05/s04/cpu34/cpu-cycles
/mpp3/r01/c05/s04/cpu34/instructions
/mpp3/r01/c05/s04/cpu34/ref-cycles
/mpp3/r01/c05/s04/cpu35/branch-instructions
/mpp3/r01/c05/s04/cpu35/branch-misses
/mpp3/r01/c05/s04/cpu35/cache-misses
/mpp3/r01/c05/s04/cpu35/cache-references
/mpp3/r01/c05/s04/cpu35/col_idle
/mpp3/r01/c05/s04/cpu35/col_iowait
/mpp3/r01/c05/s04/cpu35/col_nice
/mpp3/r01/c05/s04/cpu35/col_system
/mpp3/r01/c05/s04/cpu35/col_user
/mpp3/r01/c05/s04/cpu35/cpu-cycles
/mpp3/r01/c05/s04/cpu35/instructions
/mpp3/r01/c05/s04/cpu35/ref-cycles
/mpp3/r01/c05/s04/cpu36/branch-instructions
/mpp3/r01/c05/s04/cpu36/branch-misses
/mpp3/r01/c05/s04/cpu36/cache-misses
/mpp3/r01/c05/s04/cpu36/cache-references
/mpp3/r01/c05/s04/cpu36/col_idle
/mpp3/r01/c05/s04/cpu36/col_iowait
/mpp3/r01/c05/s04/cpu36/col_nice
/mpp3/r01/c05/s04/cpu36/col_system
/mpp3/r01/c05/s04/cpu36/col_user
/mpp3/r01/c05/s04/cpu36/cpu-cycles
/mpp3/r01/c05/s04/cpu36/instructions
/mpp3/r01/c05/s04/cpu36/ref-cycles
/mpp3/r01/c05/s04/cpu37/branch-instructions
/mpp3/r01/c05/s04/cpu37/branch-misses
/mpp3/r01/c05/s04/cpu37/cache-misses
/mpp3/r01/c05/s04/cpu37/cache-references
/mpp3/r01/c05/s04/cpu37/col_idle
/mpp3/r01/c05/s04/cpu37/col_iowait
/mpp3/r01/c05/s04/cpu37/col_nice
/mpp3/r01/c05/s04/cpu37/col_system
/mpp3/r01/c05/s04/cpu37/col_user
/mpp3/r01/c05/s04/cpu37/cpu-cycles
/mpp3/r01/c05/s04/cpu37/instructions
/mpp3/r01/c05/s04/cpu37/ref-cycles
/mpp3/r01/c05/s04/cpu38/branch-instructions
/mpp3/r01/c05/s04/cpu38/branch-misses
/mpp3/r01/c05/s04/cpu38/cache-misses
/mpp3/r01/c05/s04/cpu38/cache-references
/mpp3/r01/c05/s04/cpu38/col_idle
/mpp3/r01/c05/s04/cpu38/col_iowait
/mpp3/r01/c05/s04/cpu38/col_nice
/mpp3/r01/c05/s04/cpu38/col_system
/mpp3/r01/c05/s04/cpu38/col_user
/mpp3/r01/c05/s04/cpu38/cpu-cycles
/mpp3/r01/c05/s04/cpu38/instructions
/mpp3/r01/c05/s04/cpu38/ref-cycles
/mpp3/r01/c05/s04/cpu39/branch-instructions
/mpp3/r01/c05/s04/cpu39/branch-misses
/mpp3/r01/c05/s04/cpu39/cache-misses
/mpp3/r01/c05/s04/cpu39/cache-references
/mpp3/r01/c05/s04/cpu39/col_idle
/mpp3/r01/c05/s04/cpu39/col_iowait
/mpp3/r01/c05/s04/cpu39/col_nice
/mpp3/r01/c05/s04/cpu39/col_system
/mpp3/r01/c05/s04/cpu39/col_user
/mpp3/r01/c05/s04/cpu39/cpu-cycles
/mpp3/r01/c05/s04/cpu39/instructions
/mpp3/r01/c05/s04/cpu39/ref-cycles
/mpp3/r01/c05/s04/cpu4/branch-instructions
/mpp3/r01/c05/s04/cpu4/branch-misses
/mpp3/r01/c05/s04/cpu4/cache-misses
/mpp3/r01/c05/s04/cpu4/cache-references
/mpp3/r01/c05/s04/cpu4/col_idle
/mpp3/r01/c05/s04/cpu4/col_iowait
/mpp3/r01/c05/s04/cpu4/col_nice
/mpp3/r01/c05/s04/cpu4/col_system
/mpp3/r01/c05/s04/cpu4/col_user
/mpp3/r01/c05/s04/cpu4/cpu-cycles
/mpp3/r01/c05/s04/cpu4/instructions
/mpp3/r01/c05/s04/cpu4/ref-cycles
/mpp3/r01/c05/s04/cpu40/branch-instructions
/mpp3/r01/c05/s04/cpu40/branch-misses
/mpp3/r01/c05/s04/cpu40/cache-misses
/mpp3/r01/c05/s04/cpu40/cache-references
/mpp3/r01/c05/s04/cpu40/col_idle
/mpp3/r01/c05/s04/cpu40/col_iowait
/mpp3/r01/c05/s04/cpu40/col_nice
/mpp3/r01/c05/s04/cpu40/col_system
/mpp3/r01/c05/s04/cpu40/col_user
/mpp3/r01/c05/s04/cpu40/cpu-cycles
/mpp3/r01/c05/s04/cpu40/instructions
/mpp3/r01/c05/s04/cpu40/ref-cycles
/mpp3/r01/c05/s04/cpu41/branch-instructions
/mpp3/r01/c05/s04/cpu41/branch-misses
/mpp3/r01/c05/s04/cpu41/cache-misses
/mpp3/r01/c05/s04/cpu41/cache-references
/mpp3/r01/c05/s04/cpu41/col_idle
/mpp3/r01/c05/s04/cpu41/col_iowait
/mpp3/r01/c05/s04/cpu41/col_nice
/mpp3/r01/c05/s04/cpu41/col_system
/mpp3/r01/c05/s04/cpu41/col_user
/mpp3/r01/c05/s04/cpu41/cpu-cycles
/mpp3/r01/c05/s04/cpu41/instructions
/mpp3/r01/c05/s04/cpu41/ref-cycles
/mpp3/r01/c05/s04/cpu42/branch-instructions
/mpp3/r01/c05/s04/cpu42/branch-misses
/mpp3/r01/c05/s04/cpu42/cache-misses
/mpp3/r01/c05/s04/cpu42/cache-references
/mpp3/r01/c05/s04/cpu42/col_idle
/mpp3/r01/c05/s04/cpu42/col_iowait
/mpp3/r01/c05/s04/cpu42/col_nice
/mpp3/r01/c05/s04/cpu42/col_system
/mpp3/r01/c05/s04/cpu42/col_user
/mpp3/r01/c05/s04/cpu42/cpu-cycles
/mpp3/r01/c05/s04/cpu42/instructions
/mpp3/r01/c05/s04/cpu42/ref-cycles
/mpp3/r01/c05/s04/cpu43/branch-instructions
/mpp3/r01/c05/s04/cpu43/branch-misses
/mpp3/r01/c05/s04/cpu43/cache-misses
/mpp3/r01/c05/s04/cpu43/cache-references
/mpp3/r01/c05/s04/cpu43/col_idle
/mpp3/r01/c05/s04/cpu43/col_iowait
/mpp3/r01/c05/s04/cpu43/col_nice
/mpp3/r01/c05/s04/cpu43/col_system
/mpp3/r01/c05/s04/cpu43/col_user
/mpp3/r01/c05/s04/cpu43/cpu-cycles
/mpp3/r01/c05/s04/cpu43/instructions
/mpp3/r01/c05/s04/cpu43/ref-cycles
/mpp3/r01/c05/s04/cpu44/branch-instructions
/mpp3/r01/c05/s04/cpu44/branch-misses
/mpp3/r01/c05/s04/cpu44/cache-misses
/mpp3/r01/c05/s04/cpu44/cache-references
/mpp3/r01/c05/s04/cpu44/col_idle
/mpp3/r01/c05/s04/cpu44/col_iowait
/mpp3/r01/c05/s04/cpu44/col_nice
/mpp3/r01/c05/s04/cpu44/col_system
/mpp3/r01/c05/s04/cpu44/col_user
/mpp3/r01/c05/s04/cpu44/cpu-cycles
/mpp3/r01/c05/s04/cpu44/instructions
/mpp3/r01/c05/s04/cpu44/ref-cycles
/mpp3/r01/c05/s04/cpu45/branch-instructions
/mpp3/r01/c05/s04/cpu45/branch-misses
/mpp3/r01/c05/s04/cpu45/cache-misses
/mpp3/r01/c05/s04/cpu45/cache-references
/mpp3/r01/c05/s04/cpu45/col_idle
/mpp3/r01/c05/s04/cpu45/col_iowait
/mpp3/r01/c05/s04/cpu45/col_nice
/mpp3/r01/c05/s04/cpu45/col_system
/mpp3/r01/c05/s04/cpu45/col_user
/mpp3/r01/c05/s04/cpu45/cpu-cycles
/mpp3/r01/c05/s04/cpu45/instructions
/mpp3/r01/c05/s04/cpu45/ref-cycles
/mpp3/r01/c05/s04/cpu46/branch-instructions
/mpp3/r01/c05/s04/cpu46/branch-misses
/mpp3/r01/c05/s04/cpu46/cache-misses
/mpp3/r01/c05/s04/cpu46/cache-references
/mpp3/r01/c05/s04/cpu46/col_idle
/mpp3/r01/c05/s04/cpu46/col_iowait
/mpp3/r01/c05/s04/cpu46/col_nice
/mpp3/r01/c05/s04/cpu46/col_system
/mpp3/r01/c05/s04/cpu46/col_user
/mpp3/r01/c05/s04/cpu46/cpu-cycles
/mpp3/r01/c05/s04/cpu46/instructions
/mpp3/r01/c05/s04/cpu46/ref-cycles
/mpp3/r01/c05/s04/cpu47/branch-instructions
/mpp3/r01/c05/s04/cpu47/branch-misses
/mpp3/r01/c05/s04/cpu47/cache-misses
/mpp3/r01/c05/s04/cpu47/cache-references
/mpp3/r01/c05/s04/cpu47/col_idle
/mpp3/r01/c05/s04/cpu47/col_iowait
/mpp3/r01/c05/s04/cpu47/col_nice
/mpp3/r01/c05/s04/cpu47/col_system
/mpp3/r01/c05/s04/cpu47/col_user
/mpp3/r01/c05/s04/cpu47/cpu-cycles
/mpp3/r01/c05/s04/cpu47/instructions
/mpp3/r01/c05/s04/cpu47/ref-cycles
/mpp3/r01/c05/s04/cpu48/branch-instructions
/mpp3/r01/c05/s04/cpu48/branch-misses
/mpp3/r01/c05/s04/cpu48/cache-misses
/mpp3/r01/c05/s04/cpu48/cache-references
/mpp3/r01/c05/s04/cpu48/col_idle
/mpp3/r01/c05/s04/cpu48/col_iowait
/mpp3/r01/c05/s04/cpu48/col_nice
/mpp3/r01/c05/s04/cpu48/col_system
/mpp3/r01/c05/s04/cpu48/col_user
/mpp3/r01/c05/s04/cpu48/cpu-cycles
/mpp3/r01/c05/s04/cpu48/instructions
/mpp3/r01/c05/s04/cpu48/ref-cycles
/mpp3/r01/c05/s04/cpu49/branch-instructions
/mpp3/r01/c05/s04/cpu49/branch-misses
/mpp3/r01/c05/s04/cpu49/cache-misses
/mpp3/r01/c05/s04/cpu49/cache-references
/mpp3/r01/c05/s04/cpu49/col_idle
/mpp3/r01/c05/s04/cpu49/col_iowait
/mpp3/r01/c05/s04/cpu49/col_nice
/mpp3/r01/c05/s04/cpu49/col_system
/mpp3/r01/c05/s04/cpu49/col_user
/mpp3/r01/c05/s04/cpu49/cpu-cycles
/mpp3/r01/c05/s04/cpu49/instructions
/mpp3/r01/c05/s04/cpu49/ref-cycles
/mpp3/r01/c05/s04/cpu5/branch-instructions
/mpp3/r01/c05/s04/cpu5/branch-misses
/mpp3/r01/c05/s04/cpu5/cache-misses
/mpp3/r01/c05/s04/cpu5/cache-references
/mpp3/r01/c05/s04/cpu5/col_idle
/mpp3/r01/c05/s04/cpu5/col_iowait
/mpp3/r01/c05/s04/cpu5/col_nice
/mpp3/r01/c05/s04/cpu5/col_system
/mpp3/r01/c05/s04/cpu5/col_user
/mpp3/r01/c05/s04/cpu5/cpu-cycles
/mpp3/r01/c05/s04/cpu5/instructions
/mpp3/r01/c05/s04/cpu5/ref-cycles
/mpp3/r01/c05/s04/cpu50/branch-instructions
/mpp3/r01/c05/s04/cpu50/branch-misses
/mpp3/r01/c05/s04/cpu50/cache-misses
/mpp3/r01/c05/s04/cpu50/cache-references
/mpp3/r01/c05/s04/cpu50/col_idle
/mpp3/r01/c05/s04/cpu50/col_iowait
/mpp3/r01/c05/s04/cpu50/col_nice
/mpp3/r01/c05/s04/cpu50/col_system
/mpp3/r01/c05/s04/cpu50/col_user
/mpp3/r01/c05/s04/cpu50/cpu-cycles
/mpp3/r01/c05/s04/cpu50/instructions
/mpp3/r01/c05/s04/cpu50/ref-cycles
/mpp3/r01/c05/s04/cpu51/branch-instructions
/mpp3/r01/c05/s04/cpu51/branch-misses
/mpp3/r01/c05/s04/cpu51/cache-misses
/mpp3/r01/c05/s04/cpu51/cache-references
/mpp3/r01/c05/s04/cpu51/col_idle
/mpp3/r01/c05/s04/cpu51/col_iowait
/mpp3/r01/c05/s04/cpu51/col_nice
/mpp3/r01/c05/s04/cpu51/col_system
/mpp3/r01/c05/s04/cpu51/col_user
/mpp3/r01/c05/s04/cpu51/cpu-cycles
/mpp3/r01/c05/s04/cpu51/instructions
/mpp3/r01/c05/s04/cpu51/ref-cycles
/mpp3/r01/c05/s04/cpu52/branch-instructions
/mpp3/r01/c05/s04/cpu52/branch-misses
/mpp3/r01/c05/s04/cpu52/cache-misses
/mpp3/r01/c05/s04/cpu52/cache-references
/mpp3/r01/c05/s04/cpu52/col_idle
/mpp3/r01/c05/s04/cpu52/col_iowait
/mpp3/r01/c05/s04/cpu52/col_nice
/mpp3/r01/c05/s04/cpu52/col_system
/mpp3/r01/c05/s04/cpu52/col_user
/mpp3/r01/c05/s04/cpu52/cpu-cycles
/mpp3/r01/c05/s04/cpu52/instructions
/mpp3/r01/c05/s04/cpu52/ref-cycles
/mpp3/r01/c05/s04/cpu53/branch-instructions
/mpp3/r01/c05/s04/cpu53/branch-misses
/mpp3/r01/c05/s04/cpu53/cache-misses
/mpp3/r01/c05/s04/cpu53/cache-references
/mpp3/r01/c05/s04/cpu53/col_idle
/mpp3/r01/c05/s04/cpu53/col_iowait
/mpp3/r01/c05/s04/cpu53/col_nice
/mpp3/r01/c05/s04/cpu53/col_system
/mpp3/r01/c05/s04/cpu53/col_user
/mpp3/r01/c05/s04/cpu53/cpu-cycles
/mpp3/r01/c05/s04/cpu53/instructions
/mpp3/r01/c05/s04/cpu53/ref-cycles
/mpp3/r01/c05/s04/cpu54/branch-instructions
/mpp3/r01/c05/s04/cpu54/branch-misses
/mpp3/r01/c05/s04/cpu54/cache-misses
/mpp3/r01/c05/s04/cpu54/cache-references
/mpp3/r01/c05/s04/cpu54/col_idle
/mpp3/r01/c05/s04/cpu54/col_iowait
/mpp3/r01/c05/s04/cpu54/col_nice
/mpp3/r01/c05/s04/cpu54/col_system
/mpp3/r01/c05/s04/cpu54/col_user
/mpp3/r01/c05/s04/cpu54/cpu-cycles
/mpp3/r01/c05/s04/cpu54/instructions
/mpp3/r01/c05/s04/cpu54/ref-cycles
/mpp3/r01/c05/s04/cpu55/branch-instructions
/mpp3/r01/c05/s04/cpu55/branch-misses
/mpp3/r01/c05/s04/cpu55/cache-misses
/mpp3/r01/c05/s04/cpu55/cache-references
/mpp3/r01/c05/s04/cpu55/col_idle
/mpp3/r01/c05/s04/cpu55/col_iowait
/mpp3/r01/c05/s04/cpu55/col_nice
/mpp3/r01/c05/s04/cpu55/col_system
/mpp3/r01/c05/s04/cpu55/col_user
/mpp3/r01/c05/s04/cpu55/cpu-cycles
/mpp3/r01/c05/s04/cpu55/instructions
/mpp3/r01/c05/s04/cpu55/ref-cycles
/mpp3/r01/c05/s04/cpu56/branch-instructions
/mpp3/r01/c05/s04/cpu56/branch-misses
/mpp3/r01/c05/s04/cpu56/cache-misses
/mpp3/r01/c05/s04/cpu56/cache-references
/mpp3/r01/c05/s04/cpu56/col_idle
/mpp3/r01/c05/s04/cpu56/col_iowait
/mpp3/r01/c05/s04/cpu56/col_nice
/mpp3/r01/c05/s04/cpu56/col_system
/mpp3/r01/c05/s04/cpu56/col_user
/mpp3/r01/c05/s04/cpu56/cpu-cycles
/mpp3/r01/c05/s04/cpu56/instructions
/mpp3/r01/c05/s04/cpu56/ref-cycles
/mpp3/r01/c05/s04/cpu57/branch-instructions
/mpp3/r01/c05/s04/cpu57/branch-misses
/mpp3/r01/c05/s04/cpu57/cache-misses
/mpp3/r01/c05/s04/cpu57/cache-references
/mpp3/r01/c05/s04/cpu57/col_idle
/mpp3/r01/c05/s04/cpu57/col_iowait
/mpp3/r01/c05/s04/cpu57/col_nice
/mpp3/r01/c05/s04/cpu57/col_system
/mpp3/r01/c05/s04/cpu57/col_user
/mpp3/r01/c05/s04/cpu57/cpu-cycles
/mpp3/r01/c05/s04/cpu57/instructions
/mpp3/r01/c05/s04/cpu57/ref-cycles
/mpp3/r01/c05/s04/cpu58/branch-instructions
/mpp3/r01/c05/s04/cpu58/branch-misses
/mpp3/r01/c05/s04/cpu58/cache-misses
/mpp3/r01/c05/s04/cpu58/cache-references
/mpp3/r01/c05/s04/cpu58/col_idle
/mpp3/r01/c05/s04/cpu58/col_iowait
/mpp3/r01/c05/s04/cpu58/col_nice
/mpp3/r01/c05/s04/cpu58/col_system
/mpp3/r01/c05/s04/cpu58/col_user
/mpp3/r01/c05/s04/cpu58/cpu-cycles
/mpp3/r01/c05/s04/cpu58/instructions
/mpp3/r01/c05/s04/cpu58/ref-cycles
/mpp3/r01/c05/s04/cpu59/branch-instructions
/mpp3/r01/c05/s04/cpu59/branch-misses
/mpp3/r01/c05/s04/cpu59/cache-misses
/mpp3/r01/c05/s04/cpu59/cache-references
/mpp3/r01/c05/s04/cpu59/col_idle
/mpp3/r01/c05/s04/cpu59/col_iowait
/mpp3/r01/c05/s04/cpu59/col_nice
/mpp3/r01/c05/s04/cpu59/col_system
/mpp3/r01/c05/s04/cpu59/col_user
/mpp3/r01/c05/s04/cpu59/cpu-cycles
/mpp3/r01/c05/s04/cpu59/instructions
/mpp3/r01/c05/s04/cpu59/ref-cycles
/mpp3/r01/c05/s04/cpu6/branch-instructions
/mpp3/r01/c05/s04/cpu6/branch-misses
/mpp3/r01/c05/s04/cpu6/cache-misses
/mpp3/r01/c05/s04/cpu6/cache-references
/mpp3/r01/c05/s04/cpu6/col_idle
/mpp3/r01/c05/s04/cpu6/col_iowait
/mpp3/r01/c05/s04/cpu6/col_nice
/mpp3/r01/c05/s04/cpu6/col_system
/mpp3/r01/c05/s04/cpu6/col_user
/mpp3/r01/c05/s04/cpu6/cpu-cycles
/mpp3/r01/c05/s04/cpu6/instructions
/mpp3/r01/c05/s04/cpu6/ref-cycles
/mpp3/r01/c05/s04/cpu60/branch-instructions
/mpp3/r01/c05/s04/cpu60/branch-misses
/mpp3/r01/c05/s04/cpu60/cache-misses
/mpp3/r01/c05/s04/cpu60/cache-references
/mpp3/r01/c05/s04/cpu60/col_idle
/mpp3/r01/c05/s04/cpu60/col_iowait
/mpp3/r01/c05/s04/cpu60/col_nice
/mpp3/r01/c05/s04/cpu60/col_system
/mpp3/r01/c05/s04/cpu60/col_user
/mpp3/r01/c05/s04/cpu60/cpu-cycles
/mpp3/r01/c05/s04/cpu60/instructions
/mpp3/r01/c05/s04/cpu60/ref-cycles
/mpp3/r01/c05/s04/cpu61/branch-instructions
/mpp3/r01/c05/s04/cpu61/branch-misses
/mpp3/r01/c05/s04/cpu61/cache-misses
/mpp3/r01/c05/s04/cpu61/cache-references
/mpp3/r01/c05/s04/cpu61/col_idle
/mpp3/r01/c05/s04/cpu61/col_iowait
/mpp3/r01/c05/s04/cpu61/col_nice
/mpp3/r01/c05/s04/cpu61/col_system
/mpp3/r01/c05/s04/cpu61/col_user
/mpp3/r01/c05/s04/cpu61/cpu-cycles
/mpp3/r01/c05/s04/cpu61/instructions
/mpp3/r01/c05/s04/cpu61/ref-cycles
/mpp3/r01/c05/s04/cpu62/branch-instructions
/mpp3/r01/c05/s04/cpu62/branch-misses
/mpp3/r01/c05/s04/cpu62/cache-misses
/mpp3/r01/c05/s04/cpu62/cache-references
/mpp3/r01/c05/s04/cpu62/col_idle
/mpp3/r01/c05/s04/cpu62/col_iowait
/mpp3/r01/c05/s04/cpu62/col_nice
/mpp3/r01/c05/s04/cpu62/col_system
/mpp3/r01/c05/s04/cpu62/col_user
/mpp3/r01/c05/s04/cpu62/cpu-cycles
/mpp3/r01/c05/s04/cpu62/instructions
/mpp3/r01/c05/s04/cpu62/ref-cycles
/mpp3/r01/c05/s04/cpu63/branch-instructions
/mpp3/r01/c05/s04/cpu63/branch-misses
/mpp3/r01/c05/s04/cpu63/cache-misses
/mpp3/r01/c05/s04/cpu63/cache-references
/mpp3/r01/c05/s04/cpu63/col_idle
/mpp3/r01/c05/s04/cpu63/col_iowait
/mpp3/r01/c05/s04/cpu63/col_nice
/mpp3/r01/c05/s04/cpu63/col_system
/mpp3/r01/c05/s04/cpu63/col_user
/mpp3/r01/c05/s04/cpu63/cpu-cycles
/mpp3/r01/c05/s04/cpu63/instructions
/mpp3/r01/c05/s04/cpu63/ref-cycles
/mpp3/r01/c05/s04/cpu7/branch-instructions
/mpp3/r01/c05/s04/cpu7/branch-misses
/mpp3/r01/c05/s04/cpu7/cache-misses
/mpp3/r01/c05/s04/cpu7/cache-references
/mpp3/r01/c05/s04/cpu7/col_idle
/mpp3/r01/c05/s04/cpu7/col_iowait
/mpp3/r01/c05/s04/cpu7/col_nice
/mpp3/r01/c05/s04/cpu7/col_system
/mpp3/r01/c05/s04/cpu7/col_user
/mpp3/r01/c05/s04/cpu7/cpu-cycles
/mpp3/r01/c05/s04/cpu7/instructions
/mpp3/r01/c05/s04/cpu7/ref-cycles
/mpp3/r01/c05/s04/cpu8/branch-instructions
/mpp3/r01/c05/s04/cpu8/branch-misses
/mpp3/r01/c05/s04/cpu8/cache-misses
/mpp3/r01/c05/s04/cpu8/cache-references
/mpp3/r01/c05/s04/cpu8/col_idle
/mpp3/r01/c05/s04/cpu8/col_iowait
/mpp3/r01/c05/s04/cpu8/col_nice
/mpp3/r01/c05/s04/cpu8/col_system
/mpp3/r01/c05/s04/cpu8/col_user
/mpp3/r01/c05/s04/cpu8/cpu-cycles
/mpp3/r01/c05/s04/cpu8/instructions
/mpp3/r01/c05/s04/cpu8/ref-cycles
/mpp3/r01/c05/s04/cpu9/branch-instructions
/mpp3/r01/c05/s04/cpu9/branch-misses
/mpp3/r01/c05/s04/cpu9/cache-misses
/mpp3/r01/c05/s04/cpu9/cache-references
/mpp3/r01/c05/s04/cpu9/col_idle
/mpp3/r01/c05/s04/cpu9/col_iowait
/mpp3/r01/c05/s04/cpu9/col_nice
/mpp3/r01/c05/s04/cpu9/col_system
/mpp3/r01/c05/s04/cpu9/col_user
/mpp3/r01/c05/s04/cpu9/cpu-cycles
/mpp3/r01/c05/s04/cpu9/instructions
/mpp3/r01/c05/s04/cpu9/ref-cycles
/mpp3/r01/c05/s04/ctxt
/mpp3/r01/c05/s04/dram-energy
/mpp3/r01/c05/s04/energy
/mpp3/r01/c05/s04/experiment/applicationLabel
/mpp3/r01/c05/s04/faultLabel
/mpp3/r01/c05/s04/faultPred
/mpp3/r01/c05/s04/instructions
/mpp3/r01/c05/s04/intr
/mpp3/r01/c05/s04/numa_foreign
/mpp3/r01/c05/s04/numa_hit
/mpp3/r01/c05/s04/numa_interleave
/mpp3/r01/c05/s04/numa_miss
/mpp3/r01/c05/s04/opaif0/excessiveBufferOverrunErrors
/mpp3/r01/c05/s04/opaif0/linkDowned
/mpp3/r01/c05/s04/opaif0/linkErrorRecovery
/mpp3/r01/c05/s04/opaif0/localLinkIntegrityErrors
/mpp3/r01/c05/s04/opaif0/multicastRcvPackets
/mpp3/r01/c05/s04/opaif0/multicastXmitPackets
/mpp3/r01/c05/s04/opaif0/portRcvConstraintErrors
/mpp3/r01/c05/s04/opaif0/portRcvData
/mpp3/r01/c05/s04/opaif0/portRcvErrors
/mpp3/r01/c05/s04/opaif0/portRcvPackets
/mpp3/r01/c05/s04/opaif0/portRcvRemotePhysicalErrors
/mpp3/r01/c05/s04/opaif0/portRcvSwitchRelayErrors
/mpp3/r01/c05/s04/opaif0/portXmitConstraintErrors
/mpp3/r01/c05/s04/opaif0/portXmitData
/mpp3/r01/c05/s04/opaif0/portXmitDiscards
/mpp3/r01/c05/s04/opaif0/portXmitPackets
/mpp3/r01/c05/s04/opaif0/portXmitWait
/mpp3/r01/c05/s04/opaif0/symbolError
/mpp3/r01/c05/s04/opaif0/temp
/mpp3/r01/c05/s04/opaif0/unicastRcvPackets
/mpp3/r01/c05/s04/opaif0/unicastXmitPackets
/mpp3/r01/c05/s04/opaif1/excessiveBufferOverrunErrors
/mpp3/r01/c05/s04/opaif1/linkDowned
/mpp3/r01/c05/s04/opaif1/linkErrorRecovery
/mpp3/r01/c05/s04/opaif1/localLinkIntegrityErrors
/mpp3/r01/c05/s04/opaif1/multicastRcvPackets
/mpp3/r01/c05/s04/opaif1/multicastXmitPackets
/mpp3/r01/c05/s04/opaif1/portRcvConstraintErrors
/mpp3/r01/c05/s04/opaif1/portRcvData
/mpp3/r01/c05/s04/opaif1/portRcvErrors
/mpp3/r01/c05/s04/opaif1/portRcvPackets
/mpp3/r01/c05/s04/opaif1/portRcvRemotePhysicalErrors
/mpp3/r01/c05/s04/opaif1/portRcvSwitchRelayErrors
/mpp3/r01/c05/s04/opaif1/portXmitConstraintErrors
/mpp3/r01/c05/s04/opaif1/portXmitData
/mpp3/r01/c05/s04/opaif1/portXmitDiscards
/mpp3/r01/c05/s04/opaif1/portXmitPackets
/mpp3/r01/c05/s04/opaif1/portXmitWait
/mpp3/r01/c05/s04/opaif1/symbolError
/mpp3/r01/c05/s04/opaif1/temp
/mpp3/r01/c05/s04/opaif1/unicastRcvPackets
/mpp3/r01/c05/s04/opaif1/unicastXmitPackets
/mpp3/r01/c05/s04/pgfault
/mpp3/r01/c05/s04/pgfree
/mpp3/r01/c05/s04/pgmajfault
/mpp3/r01/c05/s04/pkg-energy
/mpp3/r01/c05/s04/power
/mpp3/r01/c05/s04/processes
/mpp3/r01/c05/s04/procs_blocked
/mpp3/r01/c05/s04/procs_running
/mpp3/r01/c05/s04/ref-cycles
/mpp3/r01/c05/s04/softirq
/mpp3/r01/c05/s04/temp
/mpp3/r01/c05/s04/thp_collapse_alloc
/mpp3/r01/c05/s04/thp_fault_alloc
/mpp3/r01/c05/s04/thp_fault_fallback
/mpp3/r01/c05/s04/thp_zero_page_alloc
/mpp3/r01/c05/s04/thp_zero_page_alloc_failed
/mpp3/r01/c05/s07/Active
/mpp3/r01/c05/s07/Active-anon
/mpp3/r01/c05/s07/Active-file
/mpp3/r01/c05/s07/AnonPages
/mpp3/r01/c05/s07/Cached
/mpp3/r01/c05/s07/Inactive
/mpp3/r01/c05/s07/Inactive-anon
/mpp3/r01/c05/s07/Inactive-file
/mpp3/r01/c05/s07/KernelStack
/mpp3/r01/c05/s07/MemAvailable
/mpp3/r01/c05/s07/MemFree
/mpp3/r01/c05/s07/PageTables
/mpp3/r01/c05/s07/branch-instructions
/mpp3/r01/c05/s07/branch-misses
/mpp3/r01/c05/s07/btime
/mpp3/r01/c05/s07/busyLabel
/mpp3/r01/c05/s07/cache-misses
/mpp3/r01/c05/s07/cache-references
/mpp3/r01/c05/s07/col_idle
/mpp3/r01/c05/s07/col_iowait
/mpp3/r01/c05/s07/col_nice
/mpp3/r01/c05/s07/col_system
/mpp3/r01/c05/s07/col_user
/mpp3/r01/c05/s07/cpu-cycles
/mpp3/r01/c05/s07/cpu0/branch-instructions
/mpp3/r01/c05/s07/cpu0/branch-misses
/mpp3/r01/c05/s07/cpu0/cache-misses
/mpp3/r01/c05/s07/cpu0/cache-references
/mpp3/r01/c05/s07/cpu0/col_idle
/mpp3/r01/c05/s07/cpu0/col_iowait
/mpp3/r01/c05/s07/cpu0/col_nice
/mpp3/r01/c05/s07/cpu0/col_system
/mpp3/r01/c05/s07/cpu0/col_user
/mpp3/r01/c05/s07/cpu0/cpu-cycles
/mpp3/r01/c05/s07/cpu0/instructions
/mpp3/r01/c05/s07/cpu0/ref-cycles
/mpp3/r01/c05/s07/cpu1/branch-instructions
/mpp3/r01/c05/s07/cpu1/branch-misses
/mpp3/r01/c05/s07/cpu1/cache-misses
/mpp3/r01/c05/s07/cpu1/cache-references
/mpp3/r01/c05/s07/cpu1/col_idle
/mpp3/r01/c05/s07/cpu1/col_iowait
/mpp3/r01/c05/s07/cpu1/col_nice
/mpp3/r01/c05/s07/cpu1/col_system
/mpp3/r01/c05/s07/cpu1/col_user
/mpp3/r01/c05/s07/cpu1/cpu-cycles
/mpp3/r01/c05/s07/cpu1/instructions
/mpp3/r01/c05/s07/cpu1/ref-cycles
/mpp3/r01/c05/s07/cpu10/branch-instructions
/mpp3/r01/c05/s07/cpu10/branch-misses
/mpp3/r01/c05/s07/cpu10/cache-misses
/mpp3/r01/c05/s07/cpu10/cache-references
/mpp3/r01/c05/s07/cpu10/col_idle
/mpp3/r01/c05/s07/cpu10/col_iowait
/mpp3/r01/c05/s07/cpu10/col_nice
/mpp3/r01/c05/s07/cpu10/col_system
/mpp3/r01/c05/s07/cpu10/col_user
/mpp3/r01/c05/s07/cpu10/cpu-cycles
/mpp3/r01/c05/s07/cpu10/instructions
/mpp3/r01/c05/s07/cpu10/ref-cycles
/mpp3/r01/c05/s07/cpu11/branch-instructions
/mpp3/r01/c05/s07/cpu11/branch-misses
/mpp3/r01/c05/s07/cpu11/cache-misses
/mpp3/r01/c05/s07/cpu11/cache-references
/mpp3/r01/c05/s07/cpu11/col_idle
/mpp3/r01/c05/s07/cpu11/col_iowait
/mpp3/r01/c05/s07/cpu11/col_nice
/mpp3/r01/c05/s07/cpu11/col_system
/mpp3/r01/c05/s07/cpu11/col_user
/mpp3/r01/c05/s07/cpu11/cpu-cycles
/mpp3/r01/c05/s07/cpu11/instructions
/mpp3/r01/c05/s07/cpu11/ref-cycles
/mpp3/r01/c05/s07/cpu12/branch-instructions
/mpp3/r01/c05/s07/cpu12/branch-misses
/mpp3/r01/c05/s07/cpu12/cache-misses
/mpp3/r01/c05/s07/cpu12/cache-references
/mpp3/r01/c05/s07/cpu12/col_idle
/mpp3/r01/c05/s07/cpu12/col_iowait
/mpp3/r01/c05/s07/cpu12/col_nice
/mpp3/r01/c05/s07/cpu12/col_system
/mpp3/r01/c05/s07/cpu12/col_user
/mpp3/r01/c05/s07/cpu12/cpu-cycles
/mpp3/r01/c05/s07/cpu12/instructions
/mpp3/r01/c05/s07/cpu12/ref-cycles
/mpp3/r01/c05/s07/cpu13/branch-instructions
/mpp3/r01/c05/s07/cpu13/branch-misses
/mpp3/r01/c05/s07/cpu13/cache-misses
/mpp3/r01/c05/s07/cpu13/cache-references
/mpp3/r01/c05/s07/cpu13/col_idle
/mpp3/r01/c05/s07/cpu13/col_iowait
/mpp3/r01/c05/s07/cpu13/col_nice
/mpp3/r01/c05/s07/cpu13/col_system
/mpp3/r01/c05/s07/cpu13/col_user
/mpp3/r01/c05/s07/cpu13/cpu-cycles
/mpp3/r01/c05/s07/cpu13/instructions
/mpp3/r01/c05/s07/cpu13/ref-cycles
/mpp3/r01/c05/s07/cpu14/branch-instructions
/mpp3/r01/c05/s07/cpu14/branch-misses
/mpp3/r01/c05/s07/cpu14/cache-misses
/mpp3/r01/c05/s07/cpu14/cache-references
/mpp3/r01/c05/s07/cpu14/col_idle
/mpp3/r01/c05/s07/cpu14/col_iowait
/mpp3/r01/c05/s07/cpu14/col_nice
/mpp3/r01/c05/s07/cpu14/col_system
/mpp3/r01/c05/s07/cpu14/col_user
/mpp3/r01/c05/s07/cpu14/cpu-cycles
/mpp3/r01/c05/s07/cpu14/instructions
/mpp3/r01/c05/s07/cpu14/ref-cycles
/mpp3/r01/c05/s07/cpu15/branch-instructions
/mpp3/r01/c05/s07/cpu15/branch-misses
/mpp3/r01/c05/s07/cpu15/cache-misses
/mpp3/r01/c05/s07/cpu15/cache-references
/mpp3/r01/c05/s07/cpu15/col_idle
/mpp3/r01/c05/s07/cpu15/col_iowait
/mpp3/r01/c05/s07/cpu15/col_nice
/mpp3/r01/c05/s07/cpu15/col_system
/mpp3/r01/c05/s07/cpu15/col_user
/mpp3/r01/c05/s07/cpu15/cpu-cycles
/mpp3/r01/c05/s07/cpu15/instructions
/mpp3/r01/c05/s07/cpu15/ref-cycles
/mpp3/r01/c05/s07/cpu16/branch-instructions
/mpp3/r01/c05/s07/cpu16/branch-misses
/mpp3/r01/c05/s07/cpu16/cache-misses
/mpp3/r01/c05/s07/cpu16/cache-references
/mpp3/r01/c05/s07/cpu16/col_idle
/mpp3/r01/c05/s07/cpu16/col_iowait
/mpp3/r01/c05/s07/cpu16/col_nice
/mpp3/r01/c05/s07/cpu16/col_system
/mpp3/r01/c05/s07/cpu16/col_user
/mpp3/r01/c05/s07/cpu16/cpu-cycles
/mpp3/r01/c05/s07/cpu16/instructions
/mpp3/r01/c05/s07/cpu16/ref-cycles
/mpp3/r01/c05/s07/cpu17/branch-instructions
/mpp3/r01/c05/s07/cpu17/branch-misses
/mpp3/r01/c05/s07/cpu17/cache-misses
/mpp3/r01/c05/s07/cpu17/cache-references
/mpp3/r01/c05/s07/cpu17/col_idle
/mpp3/r01/c05/s07/cpu17/col_iowait
/mpp3/r01/c05/s07/cpu17/col_nice
/mpp3/r01/c05/s07/cpu17/col_system
/mpp3/r01/c05/s07/cpu17/col_user
/mpp3/r01/c05/s07/cpu17/cpu-cycles
/mpp3/r01/c05/s07/cpu17/instructions
/mpp3/r01/c05/s07/cpu17/ref-cycles
/mpp3/r01/c05/s07/cpu18/branch-instructions
/mpp3/r01/c05/s07/cpu18/branch-misses
/mpp3/r01/c05/s07/cpu18/cache-misses
/mpp3/r01/c05/s07/cpu18/cache-references
/mpp3/r01/c05/s07/cpu18/col_idle
/mpp3/r01/c05/s07/cpu18/col_iowait
/mpp3/r01/c05/s07/cpu18/col_nice
/mpp3/r01/c05/s07/cpu18/col_system
/mpp3/r01/c05/s07/cpu18/col_user
/mpp3/r01/c05/s07/cpu18/cpu-cycles
/mpp3/r01/c05/s07/cpu18/instructions
/mpp3/r01/c05/s07/cpu18/ref-cycles
/mpp3/r01/c05/s07/cpu19/branch-instructions
/mpp3/r01/c05/s07/cpu19/branch-misses
/mpp3/r01/c05/s07/cpu19/cache-misses
/mpp3/r01/c05/s07/cpu19/cache-references
/mpp3/r01/c05/s07/cpu19/col_idle
/mpp3/r01/c05/s07/cpu19/col_iowait
/mpp3/r01/c05/s07/cpu19/col_nice
/mpp3/r01/c05/s07/cpu19/col_system
/mpp3/r01/c05/s07/cpu19/col_user
/mpp3/r01/c05/s07/cpu19/cpu-cycles
/mpp3/r01/c05/s07/cpu19/instructions
/mpp3/r01/c05/s07/cpu19/ref-cycles
/mpp3/r01/c05/s07/cpu2/branch-instructions
/mpp3/r01/c05/s07/cpu2/branch-misses
/mpp3/r01/c05/s07/cpu2/cache-misses
/mpp3/r01/c05/s07/cpu2/cache-references
/mpp3/r01/c05/s07/cpu2/col_idle
/mpp3/r01/c05/s07/cpu2/col_iowait
/mpp3/r01/c05/s07/cpu2/col_nice
/mpp3/r01/c05/s07/cpu2/col_system
/mpp3/r01/c05/s07/cpu2/col_user
/mpp3/r01/c05/s07/cpu2/cpu-cycles
/mpp3/r01/c05/s07/cpu2/instructions
/mpp3/r01/c05/s07/cpu2/ref-cycles
/mpp3/r01/c05/s07/cpu20/branch-instructions
/mpp3/r01/c05/s07/cpu20/branch-misses
/mpp3/r01/c05/s07/cpu20/cache-misses
/mpp3/r01/c05/s07/cpu20/cache-references
/mpp3/r01/c05/s07/cpu20/col_idle
/mpp3/r01/c05/s07/cpu20/col_iowait
/mpp3/r01/c05/s07/cpu20/col_nice
/mpp3/r01/c05/s07/cpu20/col_system
/mpp3/r01/c05/s07/cpu20/col_user
/mpp3/r01/c05/s07/cpu20/cpu-cycles
/mpp3/r01/c05/s07/cpu20/instructions
/mpp3/r01/c05/s07/cpu20/ref-cycles
/mpp3/r01/c05/s07/cpu21/branch-instructions
/mpp3/r01/c05/s07/cpu21/branch-misses
/mpp3/r01/c05/s07/cpu21/cache-misses
/mpp3/r01/c05/s07/cpu21/cache-references
/mpp3/r01/c05/s07/cpu21/col_idle
/mpp3/r01/c05/s07/cpu21/col_iowait
/mpp3/r01/c05/s07/cpu21/col_nice
/mpp3/r01/c05/s07/cpu21/col_system
/mpp3/r01/c05/s07/cpu21/col_user
/mpp3/r01/c05/s07/cpu21/cpu-cycles
/mpp3/r01/c05/s07/cpu21/instructions
/mpp3/r01/c05/s07/cpu21/ref-cycles
/mpp3/r01/c05/s07/cpu22/branch-instructions
/mpp3/r01/c05/s07/cpu22/branch-misses
/mpp3/r01/c05/s07/cpu22/cache-misses
/mpp3/r01/c05/s07/cpu22/cache-references
/mpp3/r01/c05/s07/cpu22/col_idle
/mpp3/r01/c05/s07/cpu22/col_iowait
/mpp3/r01/c05/s07/cpu22/col_nice
/mpp3/r01/c05/s07/cpu22/col_system
/mpp3/r01/c05/s07/cpu22/col_user
/mpp3/r01/c05/s07/cpu22/cpu-cycles
/mpp3/r01/c05/s07/cpu22/instructions
/mpp3/r01/c05/s07/cpu22/ref-cycles
/mpp3/r01/c05/s07/cpu23/branch-instructions
/mpp3/r01/c05/s07/cpu23/branch-misses
/mpp3/r01/c05/s07/cpu23/cache-misses
/mpp3/r01/c05/s07/cpu23/cache-references
/mpp3/r01/c05/s07/cpu23/col_idle
/mpp3/r01/c05/s07/cpu23/col_iowait
/mpp3/r01/c05/s07/cpu23/col_nice
/mpp3/r01/c05/s07/cpu23/col_system
/mpp3/r01/c05/s07/cpu23/col_user
/mpp3/r01/c05/s07/cpu23/cpu-cycles
/mpp3/r01/c05/s07/cpu23/instructions
/mpp3/r01/c05/s07/cpu23/ref-cycles
/mpp3/r01/c05/s07/cpu24/branch-instructions
/mpp3/r01/c05/s07/cpu24/branch-misses
/mpp3/r01/c05/s07/cpu24/cache-misses
/mpp3/r01/c05/s07/cpu24/cache-references
/mpp3/r01/c05/s07/cpu24/col_idle
/mpp3/r01/c05/s07/cpu24/col_iowait
/mpp3/r01/c05/s07/cpu24/col_nice
/mpp3/r01/c05/s07/cpu24/col_system
/mpp3/r01/c05/s07/cpu24/col_user
/mpp3/r01/c05/s07/cpu24/cpu-cycles
/mpp3/r01/c05/s07/cpu24/instructions
/mpp3/r01/c05/s07/cpu24/ref-cycles
/mpp3/r01/c05/s07/cpu25/branch-instructions
/mpp3/r01/c05/s07/cpu25/branch-misses
/mpp3/r01/c05/s07/cpu25/cache-misses
/mpp3/r01/c05/s07/cpu25/cache-references
/mpp3/r01/c05/s07/cpu25/col_idle
/mpp3/r01/c05/s07/cpu25/col_iowait
/mpp3/r01/c05/s07/cpu25/col_nice
/mpp3/r01/c05/s07/cpu25/col_system
/mpp3/r01/c05/s07/cpu25/col_user
/mpp3/r01/c05/s07/cpu25/cpu-cycles
/mpp3/r01/c05/s07/cpu25/instructions
/mpp3/r01/c05/s07/cpu25/ref-cycles
/mpp3/r01/c05/s07/cpu26/branch-instructions
/mpp3/r01/c05/s07/cpu26/branch-misses
/mpp3/r01/c05/s07/cpu26/cache-misses
/mpp3/r01/c05/s07/cpu26/cache-references
/mpp3/r01/c05/s07/cpu26/col_idle
/mpp3/r01/c05/s07/cpu26/col_iowait
/mpp3/r01/c05/s07/cpu26/col_nice
/mpp3/r01/c05/s07/cpu26/col_system
/mpp3/r01/c05/s07/cpu26/col_user
/mpp3/r01/c05/s07/cpu26/cpu-cycles
/mpp3/r01/c05/s07/cpu26/instructions
/mpp3/r01/c05/s07/cpu26/ref-cycles
/mpp3/r01/c05/s07/cpu27/branch-instructions
/mpp3/r01/c05/s07/cpu27/branch-misses
/mpp3/r01/c05/s07/cpu27/cache-misses
/mpp3/r01/c05/s07/cpu27/cache-references
/mpp3/r01/c05/s07/cpu27/col_idle
/mpp3/r01/c05/s07/cpu27/col_iowait
/mpp3/r01/c05/s07/cpu27/col_nice
/mpp3/r01/c05/s07/cpu27/col_system
/mpp3/r01/c05/s07/cpu27/col_user
/mpp3/r01/c05/s07/cpu27/cpu-cycles
/mpp3/r01/c05/s07/cpu27/instructions
/mpp3/r01/c05/s07/cpu27/ref-cycles
/mpp3/r01/c05/s07/cpu28/branch-instructions
/mpp3/r01/c05/s07/cpu28/branch-misses
/mpp3/r01/c05/s07/cpu28/cache-misses
/mpp3/r01/c05/s07/cpu28/cache-references
/mpp3/r01/c05/s07/cpu28/col_idle
/mpp3/r01/c05/s07/cpu28/col_iowait
/mpp3/r01/c05/s07/cpu28/col_nice
/mpp3/r01/c05/s07/cpu28/col_system
/mpp3/r01/c05/s07/cpu28/col_user
/mpp3/r01/c05/s07/cpu28/cpu-cycles
/mpp3/r01/c05/s07/cpu28/instructions
/mpp3/r01/c05/s07/cpu28/ref-cycles
/mpp3/r01/c05/s07/cpu29/branch-instructions
/mpp3/r01/c05/s07/cpu29/branch-misses
/mpp3/r01/c05/s07/cpu29/cache-misses
/mpp3/r01/c05/s07/cpu29/cache-references
/mpp3/r01/c05/s07/cpu29/col_idle
/mpp3/r01/c05/s07/cpu29/col_iowait
/mpp3/r01/c05/s07/cpu29/col_nice
/mpp3/r01/c05/s07/cpu29/col_system
/mpp3/r01/c05/s07/cpu29/col_user
/mpp3/r01/c05/s07/cpu29/cpu-cycles
/mpp3/r01/c05/s07/cpu29/instructions
/mpp3/r01/c05/s07/cpu29/ref-cycles
/mpp3/r01/c05/s07/cpu3/branch-instructions
/mpp3/r01/c05/s07/cpu3/branch-misses
/mpp3/r01/c05/s07/cpu3/cache-misses
/mpp3/r01/c05/s07/cpu3/cache-references
/mpp3/r01/c05/s07/cpu3/col_idle
/mpp3/r01/c05/s07/cpu3/col_iowait
/mpp3/r01/c05/s07/cpu3/col_nice
/mpp3/r01/c05/s07/cpu3/col_system
/mpp3/r01/c05/s07/cpu3/col_user
/mpp3/r01/c05/s07/cpu3/cpu-cycles
/mpp3/r01/c05/s07/cpu3/instructions
/mpp3/r01/c05/s07/cpu3/ref-cycles
/mpp3/r01/c05/s07/cpu30/branch-instructions
/mpp3/r01/c05/s07/cpu30/branch-misses
/mpp3/r01/c05/s07/cpu30/cache-misses
/mpp3/r01/c05/s07/cpu30/cache-references
/mpp3/r01/c05/s07/cpu30/col_idle
/mpp3/r01/c05/s07/cpu30/col_iowait
/mpp3/r01/c05/s07/cpu30/col_nice
/mpp3/r01/c05/s07/cpu30/col_system
/mpp3/r01/c05/s07/cpu30/col_user
/mpp3/r01/c05/s07/cpu30/cpu-cycles
/mpp3/r01/c05/s07/cpu30/instructions
/mpp3/r01/c05/s07/cpu30/ref-cycles
/mpp3/r01/c05/s07/cpu31/branch-instructions
/mpp3/r01/c05/s07/cpu31/branch-misses
/mpp3/r01/c05/s07/cpu31/cache-misses
/mpp3/r01/c05/s07/cpu31/cache-references
/mpp3/r01/c05/s07/cpu31/col_idle
/mpp3/r01/c05/s07/cpu31/col_iowait
/mpp3/r01/c05/s07/cpu31/col_nice
/mpp3/r01/c05/s07/cpu31/col_system
/mpp3/r01/c05/s07/cpu31/col_user
/mpp3/r01/c05/s07/cpu31/cpu-cycles
/mpp3/r01/c05/s07/cpu31/instructions
/mpp3/r01/c05/s07/cpu31/ref-cycles
/mpp3/r01/c05/s07/cpu32/branch-instructions
/mpp3/r01/c05/s07/cpu32/branch-misses
/mpp3/r01/c05/s07/cpu32/cache-misses
/mpp3/r01/c05/s07/cpu32/cache-references
/mpp3/r01/c05/s07/cpu32/col_idle
/mpp3/r01/c05/s07/cpu32/col_iowait
/mpp3/r01/c05/s07/cpu32/col_nice
/mpp3/r01/c05/s07/cpu32/col_system
/mpp3/r01/c05/s07/cpu32/col_user
/mpp3/r01/c05/s07/cpu32/cpu-cycles
/mpp3/r01/c05/s07/cpu32/instructions
/mpp3/r01/c05/s07/cpu32/ref-cycles
/mpp3/r01/c05/s07/cpu33/branch-instructions
/mpp3/r01/c05/s07/cpu33/branch-misses
/mpp3/r01/c05/s07/cpu33/cache-misses
/mpp3/r01/c05/s07/cpu33/cache-references
/mpp3/r01/c05/s07/cpu33/col_idle
/mpp3/r01/c05/s07/cpu33/col_iowait
/mpp3/r01/c05/s07/cpu33/col_nice
/mpp3/r01/c05/s07/cpu33/col_system
/mpp3/r01/c05/s07/cpu33/col_user
/mpp3/r01/c05/s07/cpu33/cpu-cycles
/mpp3/r01/c05/s07/cpu33/instructions
/mpp3/r01/c05/s07/cpu33/ref-cycles
/mpp3/r01/c05/s07/cpu34/branch-instructions
/mpp3/r01/c05/s07/cpu34/branch-misses
/mpp3/r01/c05/s07/cpu34/cache-misses
/mpp3/r01/c05/s07/cpu34/cache-references
/mpp3/r01/c05/s07/cpu34/col_idle
/mpp3/r01/c05/s07/cpu34/col_iowait
/mpp3/r01/c05/s07/cpu34/col_nice
/mpp3/r01/c05/s07/cpu34/col_system
/mpp3/r01/c05/s07/cpu34/col_user
/mpp3/r01/c05/s07/cpu34/cpu-cycles
/mpp3/r01/c05/s07/cpu34/instructions
/mpp3/r01/c05/s07/cpu34/ref-cycles
/mpp3/r01/c05/s07/cpu35/branch-instructions
/mpp3/r01/c05/s07/cpu35/branch-misses
/mpp3/r01/c05/s07/cpu35/cache-misses
/mpp3/r01/c05/s07/cpu35/cache-references
/mpp3/r01/c05/s07/cpu35/col_idle
/mpp3/r01/c05/s07/cpu35/col_iowait
/mpp3/r01/c05/s07/cpu35/col_nice
/mpp3/r01/c05/s07/cpu35/col_system
/mpp3/r01/c05/s07/cpu35/col_user
/mpp3/r01/c05/s07/cpu35/cpu-cycles
/mpp3/r01/c05/s07/cpu35/instructions
/mpp3/r01/c05/s07/cpu35/ref-cycles
/mpp3/r01/c05/s07/cpu36/branch-instructions
/mpp3/r01/c05/s07/cpu36/branch-misses
/mpp3/r01/c05/s07/cpu36/cache-misses
/mpp3/r01/c05/s07/cpu36/cache-references
/mpp3/r01/c05/s07/cpu36/col_idle
/mpp3/r01/c05/s07/cpu36/col_iowait
/mpp3/r01/c05/s07/cpu36/col_nice
/mpp3/r01/c05/s07/cpu36/col_system
/mpp3/r01/c05/s07/cpu36/col_user
/mpp3/r01/c05/s07/cpu36/cpu-cycles
/mpp3/r01/c05/s07/cpu36/instructions
/mpp3/r01/c05/s07/cpu36/ref-cycles
/mpp3/r01/c05/s07/cpu37/branch-instructions
/mpp3/r01/c05/s07/cpu37/branch-misses
/mpp3/r01/c05/s07/cpu37/cache-misses
/mpp3/r01/c05/s07/cpu37/cache-references
/mpp3/r01/c05/s07/cpu37/col_idle
/mpp3/r01/c05/s07/cpu37/col_iowait
/mpp3/r01/c05/s07/cpu37/col_nice
/mpp3/r01/c05/s07/cpu37/col_system
/mpp3/r01/c05/s07/cpu37/col_user
/mpp3/r01/c05/s07/cpu37/cpu-cycles
/mpp3/r01/c05/s07/cpu37/instructions
/mpp3/r01/c05/s07/cpu37/ref-cycles
/mpp3/r01/c05/s07/cpu38/branch-instructions
/mpp3/r01/c05/s07/cpu38/branch-misses
/mpp3/r01/c05/s07/cpu38/cache-misses
/mpp3/r01/c05/s07/cpu38/cache-references
/mpp3/r01/c05/s07/cpu38/col_idle
/mpp3/r01/c05/s07/cpu38/col_iowait
/mpp3/r01/c05/s07/cpu38/col_nice
/mpp3/r01/c05/s07/cpu38/col_system
/mpp3/r01/c05/s07/cpu38/col_user
/mpp3/r01/c05/s07/cpu38/cpu-cycles
/mpp3/r01/c05/s07/cpu38/instructions
/mpp3/r01/c05/s07/cpu38/ref-cycles
/mpp3/r01/c05/s07/cpu39/branch-instructions
/mpp3/r01/c05/s07/cpu39/branch-misses
/mpp3/r01/c05/s07/cpu39/cache-misses
/mpp3/r01/c05/s07/cpu39/cache-references
/mpp3/r01/c05/s07/cpu39/col_idle
/mpp3/r01/c05/s07/cpu39/col_iowait
/mpp3/r01/c05/s07/cpu39/col_nice
/mpp3/r01/c05/s07/cpu39/col_system
/mpp3/r01/c05/s07/cpu39/col_user
/mpp3/r01/c05/s07/cpu39/cpu-cycles
/mpp3/r01/c05/s07/cpu39/instructions
/mpp3/r01/c05/s07/cpu39/ref-cycles
/mpp3/r01/c05/s07/cpu4/branch-instructions
/mpp3/r01/c05/s07/cpu4/branch-misses
/mpp3/r01/c05/s07/cpu4/cache-misses
/mpp3/r01/c05/s07/cpu4/cache-references
/mpp3/r01/c05/s07/cpu4/col_idle
/mpp3/r01/c05/s07/cpu4/col_iowait
/mpp3/r01/c05/s07/cpu4/col_nice
/mpp3/r01/c05/s07/cpu4/col_system
/mpp3/r01/c05/s07/cpu4/col_user
/mpp3/r01/c05/s07/cpu4/cpu-cycles
/mpp3/r01/c05/s07/cpu4/instructions
/mpp3/r01/c05/s07/cpu4/ref-cycles
/mpp3/r01/c05/s07/cpu40/branch-instructions
/mpp3/r01/c05/s07/cpu40/branch-misses
/mpp3/r01/c05/s07/cpu40/cache-misses
/mpp3/r01/c05/s07/cpu40/cache-references
/mpp3/r01/c05/s07/cpu40/col_idle
/mpp3/r01/c05/s07/cpu40/col_iowait
/mpp3/r01/c05/s07/cpu40/col_nice
/mpp3/r01/c05/s07/cpu40/col_system
/mpp3/r01/c05/s07/cpu40/col_user
/mpp3/r01/c05/s07/cpu40/cpu-cycles
/mpp3/r01/c05/s07/cpu40/instructions
/mpp3/r01/c05/s07/cpu40/ref-cycles
/mpp3/r01/c05/s07/cpu41/branch-instructions
/mpp3/r01/c05/s07/cpu41/branch-misses
/mpp3/r01/c05/s07/cpu41/cache-misses
/mpp3/r01/c05/s07/cpu41/cache-references
/mpp3/r01/c05/s07/cpu41/col_idle
/mpp3/r01/c05/s07/cpu41/col_iowait
/mpp3/r01/c05/s07/cpu41/col_nice
/mpp3/r01/c05/s07/cpu41/col_system
/mpp3/r01/c05/s07/cpu41/col_user
/mpp3/r01/c05/s07/cpu41/cpu-cycles
/mpp3/r01/c05/s07/cpu41/instructions
/mpp3/r01/c05/s07/cpu41/ref-cycles
/mpp3/r01/c05/s07/cpu42/branch-instructions
/mpp3/r01/c05/s07/cpu42/branch-misses
/mpp3/r01/c05/s07/cpu42/cache-misses
/mpp3/r01/c05/s07/cpu42/cache-references
/mpp3/r01/c05/s07/cpu42/col_idle
/mpp3/r01/c05/s07/cpu42/col_iowait
/mpp3/r01/c05/s07/cpu42/col_nice
/mpp3/r01/c05/s07/cpu42/col_system
/mpp3/r01/c05/s07/cpu42/col_user
/mpp3/r01/c05/s07/cpu42/cpu-cycles
/mpp3/r01/c05/s07/cpu42/instructions
/mpp3/r01/c05/s07/cpu42/ref-cycles
/mpp3/r01/c05/s07/cpu43/branch-instructions
/mpp3/r01/c05/s07/cpu43/branch-misses
/mpp3/r01/c05/s07/cpu43/cache-misses
/mpp3/r01/c05/s07/cpu43/cache-references
/mpp3/r01/c05/s07/cpu43/col_idle
/mpp3/r01/c05/s07/cpu43/col_iowait
/mpp3/r01/c05/s07/cpu43/col_nice
/mpp3/r01/c05/s07/cpu43/col_system
/mpp3/r01/c05/s07/cpu43/col_user
/mpp3/r01/c05/s07/cpu43/cpu-cycles
/mpp3/r01/c05/s07/cpu43/instructions
/mpp3/r01/c05/s07/cpu43/ref-cycles
/mpp3/r01/c05/s07/cpu44/branch-instructions
/mpp3/r01/c05/s07/cpu44/branch-misses
/mpp3/r01/c05/s07/cpu44/cache-misses
/mpp3/r01/c05/s07/cpu44/cache-references
/mpp3/r01/c05/s07/cpu44/col_idle
/mpp3/r01/c05/s07/cpu44/col_iowait
/mpp3/r01/c05/s07/cpu44/col_nice
/mpp3/r01/c05/s07/cpu44/col_system
/mpp3/r01/c05/s07/cpu44/col_user
/mpp3/r01/c05/s07/cpu44/cpu-cycles
/mpp3/r01/c05/s07/cpu44/instructions
/mpp3/r01/c05/s07/cpu44/ref-cycles
/mpp3/r01/c05/s07/cpu45/branch-instructions
/mpp3/r01/c05/s07/cpu45/branch-misses
/mpp3/r01/c05/s07/cpu45/cache-misses
/mpp3/r01/c05/s07/cpu45/cache-references
/mpp3/r01/c05/s07/cpu45/col_idle
/mpp3/r01/c05/s07/cpu45/col_iowait
/mpp3/r01/c05/s07/cpu45/col_nice
/mpp3/r01/c05/s07/cpu45/col_system
/mpp3/r01/c05/s07/cpu45/col_user
/mpp3/r01/c05/s07/cpu45/cpu-cycles
/mpp3/r01/c05/s07/cpu45/instructions
/mpp3/r01/c05/s07/cpu45/ref-cycles
/mpp3/r01/c05/s07/cpu46/branch-instructions
/mpp3/r01/c05/s07/cpu46/branch-misses
/mpp3/r01/c05/s07/cpu46/cache-misses
/mpp3/r01/c05/s07/cpu46/cache-references
/mpp3/r01/c05/s07/cpu46/col_idle
/mpp3/r01/c05/s07/cpu46/col_iowait
/mpp3/r01/c05/s07/cpu46/col_nice
/mpp3/r01/c05/s07/cpu46/col_system
/mpp3/r01/c05/s07/cpu46/col_user
/mpp3/r01/c05/s07/cpu46/cpu-cycles
/mpp3/r01/c05/s07/cpu46/instructions
/mpp3/r01/c05/s07/cpu46/ref-cycles
/mpp3/r01/c05/s07/cpu47/branch-instructions
/mpp3/r01/c05/s07/cpu47/branch-misses
/mpp3/r01/c05/s07/cpu47/cache-misses
/mpp3/r01/c05/s07/cpu47/cache-references
/mpp3/r01/c05/s07/cpu47/col_idle
/mpp3/r01/c05/s07/cpu47/col_iowait
/mpp3/r01/c05/s07/cpu47/col_nice
/mpp3/r01/c05/s07/cpu47/col_system
/mpp3/r01/c05/s07/cpu47/col_user
/mpp3/r01/c05/s07/cpu47/cpu-cycles
/mpp3/r01/c05/s07/cpu47/instructions
/mpp3/r01/c05/s07/cpu47/ref-cycles
/mpp3/r01/c05/s07/cpu48/branch-instructions
/mpp3/r01/c05/s07/cpu48/branch-misses
/mpp3/r01/c05/s07/cpu48/cache-misses
/mpp3/r01/c05/s07/cpu48/cache-references
/mpp3/r01/c05/s07/cpu48/col_idle
/mpp3/r01/c05/s07/cpu48/col_iowait
/mpp3/r01/c05/s07/cpu48/col_nice
/mpp3/r01/c05/s07/cpu48/col_system
/mpp3/r01/c05/s07/cpu48/col_user
/mpp3/r01/c05/s07/cpu48/cpu-cycles
/mpp3/r01/c05/s07/cpu48/instructions
/mpp3/r01/c05/s07/cpu48/ref-cycles
/mpp3/r01/c05/s07/cpu49/branch-instructions
/mpp3/r01/c05/s07/cpu49/branch-misses
/mpp3/r01/c05/s07/cpu49/cache-misses
/mpp3/r01/c05/s07/cpu49/cache-references
/mpp3/r01/c05/s07/cpu49/col_idle
/mpp3/r01/c05/s07/cpu49/col_iowait
/mpp3/r01/c05/s07/cpu49/col_nice
/mpp3/r01/c05/s07/cpu49/col_system
/mpp3/r01/c05/s07/cpu49/col_user
/mpp3/r01/c05/s07/cpu49/cpu-cycles
/mpp3/r01/c05/s07/cpu49/instructions
/mpp3/r01/c05/s07/cpu49/ref-cycles
/mpp3/r01/c05/s07/cpu5/branch-instructions
/mpp3/r01/c05/s07/cpu5/branch-misses
/mpp3/r01/c05/s07/cpu5/cache-misses
/mpp3/r01/c05/s07/cpu5/cache-references
/mpp3/r01/c05/s07/cpu5/col_idle
/mpp3/r01/c05/s07/cpu5/col_iowait
/mpp3/r01/c05/s07/cpu5/col_nice
/mpp3/r01/c05/s07/cpu5/col_system
/mpp3/r01/c05/s07/cpu5/col_user
/mpp3/r01/c05/s07/cpu5/cpu-cycles
/mpp3/r01/c05/s07/cpu5/instructions
/mpp3/r01/c05/s07/cpu5/ref-cycles
/mpp3/r01/c05/s07/cpu50/branch-instructions
/mpp3/r01/c05/s07/cpu50/branch-misses
/mpp3/r01/c05/s07/cpu50/cache-misses
/mpp3/r01/c05/s07/cpu50/cache-references
/mpp3/r01/c05/s07/cpu50/col_idle
/mpp3/r01/c05/s07/cpu50/col_iowait
/mpp3/r01/c05/s07/cpu50/col_nice
/mpp3/r01/c05/s07/cpu50/col_system
/mpp3/r01/c05/s07/cpu50/col_user
/mpp3/r01/c05/s07/cpu50/cpu-cycles
/mpp3/r01/c05/s07/cpu50/instructions
/mpp3/r01/c05/s07/cpu50/ref-cycles
/mpp3/r01/c05/s07/cpu51/branch-instructions
/mpp3/r01/c05/s07/cpu51/branch-misses
/mpp3/r01/c05/s07/cpu51/cache-misses
/mpp3/r01/c05/s07/cpu51/cache-references
/mpp3/r01/c05/s07/cpu51/col_idle
/mpp3/r01/c05/s07/cpu51/col_iowait
/mpp3/r01/c05/s07/cpu51/col_nice
/mpp3/r01/c05/s07/cpu51/col_system
/mpp3/r01/c05/s07/cpu51/col_user
/mpp3/r01/c05/s07/cpu51/cpu-cycles
/mpp3/r01/c05/s07/cpu51/instructions
/mpp3/r01/c05/s07/cpu51/ref-cycles
/mpp3/r01/c05/s07/cpu52/branch-instructions
/mpp3/r01/c05/s07/cpu52/branch-misses
/mpp3/r01/c05/s07/cpu52/cache-misses
/mpp3/r01/c05/s07/cpu52/cache-references
/mpp3/r01/c05/s07/cpu52/col_idle
/mpp3/r01/c05/s07/cpu52/col_iowait
/mpp3/r01/c05/s07/cpu52/col_nice
/mpp3/r01/c05/s07/cpu52/col_system
/mpp3/r01/c05/s07/cpu52/col_user
/mpp3/r01/c05/s07/cpu52/cpu-cycles
/mpp3/r01/c05/s07/cpu52/instructions
/mpp3/r01/c05/s07/cpu52/ref-cycles
/mpp3/r01/c05/s07/cpu53/branch-instructions
/mpp3/r01/c05/s07/cpu53/branch-misses
/mpp3/r01/c05/s07/cpu53/cache-misses
/mpp3/r01/c05/s07/cpu53/cache-references
/mpp3/r01/c05/s07/cpu53/col_idle
/mpp3/r01/c05/s07/cpu53/col_iowait
/mpp3/r01/c05/s07/cpu53/col_nice
/mpp3/r01/c05/s07/cpu53/col_system
/mpp3/r01/c05/s07/cpu53/col_user
/mpp3/r01/c05/s07/cpu53/cpu-cycles
/mpp3/r01/c05/s07/cpu53/instructions
/mpp3/r01/c05/s07/cpu53/ref-cycles
/mpp3/r01/c05/s07/cpu54/branch-instructions
/mpp3/r01/c05/s07/cpu54/branch-misses
/mpp3/r01/c05/s07/cpu54/cache-misses
/mpp3/r01/c05/s07/cpu54/cache-references
/mpp3/r01/c05/s07/cpu54/col_idle
/mpp3/r01/c05/s07/cpu54/col_iowait
/mpp3/r01/c05/s07/cpu54/col_nice
/mpp3/r01/c05/s07/cpu54/col_system
/mpp3/r01/c05/s07/cpu54/col_user
/mpp3/r01/c05/s07/cpu54/cpu-cycles
/mpp3/r01/c05/s07/cpu54/instructions
/mpp3/r01/c05/s07/cpu54/ref-cycles
/mpp3/r01/c05/s07/cpu55/branch-instructions
/mpp3/r01/c05/s07/cpu55/branch-misses
/mpp3/r01/c05/s07/cpu55/cache-misses
/mpp3/r01/c05/s07/cpu55/cache-references
/mpp3/r01/c05/s07/cpu55/col_idle
/mpp3/r01/c05/s07/cpu55/col_iowait
/mpp3/r01/c05/s07/cpu55/col_nice
/mpp3/r01/c05/s07/cpu55/col_system
/mpp3/r01/c05/s07/cpu55/col_user
/mpp3/r01/c05/s07/cpu55/cpu-cycles
/mpp3/r01/c05/s07/cpu55/instructions
/mpp3/r01/c05/s07/cpu55/ref-cycles
/mpp3/r01/c05/s07/cpu56/branch-instructions
/mpp3/r01/c05/s07/cpu56/branch-misses
/mpp3/r01/c05/s07/cpu56/cache-misses
/mpp3/r01/c05/s07/cpu56/cache-references
/mpp3/r01/c05/s07/cpu56/col_idle
/mpp3/r01/c05/s07/cpu56/col_iowait
/mpp3/r01/c05/s07/cpu56/col_nice
/mpp3/r01/c05/s07/cpu56/col_system
/mpp3/r01/c05/s07/cpu56/col_user
/mpp3/r01/c05/s07/cpu56/cpu-cycles
/mpp3/r01/c05/s07/cpu56/instructions
/mpp3/r01/c05/s07/cpu56/ref-cycles
/mpp3/r01/c05/s07/cpu57/branch-instructions
/mpp3/r01/c05/s07/cpu57/branch-misses
/mpp3/r01/c05/s07/cpu57/cache-misses
/mpp3/r01/c05/s07/cpu57/cache-references
/mpp3/r01/c05/s07/cpu57/col_idle
/mpp3/r01/c05/s07/cpu57/col_iowait
/mpp3/r01/c05/s07/cpu57/col_nice
/mpp3/r01/c05/s07/cpu57/col_system
/mpp3/r01/c05/s07/cpu57/col_user
/mpp3/r01/c05/s07/cpu57/cpu-cycles
/mpp3/r01/c05/s07/cpu57/instructions
/mpp3/r01/c05/s07/cpu57/ref-cycles
/mpp3/r01/c05/s07/cpu58/branch-instructions
/mpp3/r01/c05/s07/cpu58/branch-misses
/mpp3/r01/c05/s07/cpu58/cache-misses
/mpp3/r01/c05/s07/cpu58/cache-references
/mpp3/r01/c05/s07/cpu58/col_idle
/mpp3/r01/c05/s07/cpu58/col_iowait
/mpp3/r01/c05/s07/cpu58/col_nice
/mpp3/r01/c05/s07/cpu58/col_system
/mpp3/r01/c05/s07/cpu58/col_user
/mpp3/r01/c05/s07/cpu58/cpu-cycles
/mpp3/r01/c05/s07/cpu58/instructions
/mpp3/r01/c05/s07/cpu58/ref-cycles
/mpp3/r01/c05/s07/cpu59/branch-instructions
/mpp3/r01/c05/s07/cpu59/branch-misses
/mpp3/r01/c05/s07/cpu59/cache-misses
/mpp3/r01/c05/s07/cpu59/cache-references
/mpp3/r01/c05/s07/cpu59/col_idle
/mpp3/r01/c05/s07/cpu59/col_iowait
/mpp3/r01/c05/s07/cpu59/col_nice
/mpp3/r01/c05/s07/cpu59/col_system
/mpp3/r01/c05/s07/cpu59/col_user
/mpp3/r01/c05/s07/cpu59/cpu-cycles
/mpp3/r01/c05/s07/cpu59/instructions
/mpp3/r01/c05/s07/cpu59/ref-cycles
/mpp3/r01/c05/s07/cpu6/branch-instructions
/mpp3/r01/c05/s07/cpu6/branch-misses
/mpp3/r01/c05/s07/cpu6/cache-misses
/mpp3/r01/c05/s07/cpu6/cache-references
/mpp3/r01/c05/s07/cpu6/col_idle
/mpp3/r01/c05/s07/cpu6/col_iowait
/mpp3/r01/c05/s07/cpu6/col_nice
/mpp3/r01/c05/s07/cpu6/col_system
/mpp3/r01/c05/s07/cpu6/col_user
/mpp3/r01/c05/s07/cpu6/cpu-cycles
/mpp3/r01/c05/s07/cpu6/instructions
/mpp3/r01/c05/s07/cpu6/ref-cycles
/mpp3/r01/c05/s07/cpu60/branch-instructions
/mpp3/r01/c05/s07/cpu60/branch-misses
/mpp3/r01/c05/s07/cpu60/cache-misses
/mpp3/r01/c05/s07/cpu60/cache-references
/mpp3/r01/c05/s07/cpu60/col_idle
/mpp3/r01/c05/s07/cpu60/col_iowait
/mpp3/r01/c05/s07/cpu60/col_nice
/mpp3/r01/c05/s07/cpu60/col_system
/mpp3/r01/c05/s07/cpu60/col_user
/mpp3/r01/c05/s07/cpu60/cpu-cycles
/mpp3/r01/c05/s07/cpu60/instructions
/mpp3/r01/c05/s07/cpu60/ref-cycles
/mpp3/r01/c05/s07/cpu61/branch-instructions
/mpp3/r01/c05/s07/cpu61/branch-misses
/mpp3/r01/c05/s07/cpu61/cache-misses
/mpp3/r01/c05/s07/cpu61/cache-references
/mpp3/r01/c05/s07/cpu61/col_idle
/mpp3/r01/c05/s07/cpu61/col_iowait
/mpp3/r01/c05/s07/cpu61/col_nice
/mpp3/r01/c05/s07/cpu61/col_system
/mpp3/r01/c05/s07/cpu61/col_user
/mpp3/r01/c05/s07/cpu61/cpu-cycles
/mpp3/r01/c05/s07/cpu61/instructions
/mpp3/r01/c05/s07/cpu61/ref-cycles
/mpp3/r01/c05/s07/cpu62/branch-instructions
/mpp3/r01/c05/s07/cpu62/branch-misses
/mpp3/r01/c05/s07/cpu62/cache-misses
/mpp3/r01/c05/s07/cpu62/cache-references
/mpp3/r01/c05/s07/cpu62/col_idle
/mpp3/r01/c05/s07/cpu62/col_iowait
/mpp3/r01/c05/s07/cpu62/col_nice
/mpp3/r01/c05/s07/cpu62/col_system
/mpp3/r01/c05/s07/cpu62/col_user
/mpp3/r01/c05/s07/cpu62/cpu-cycles
/mpp3/r01/c05/s07/cpu62/instructions
/mpp3/r01/c05/s07/cpu62/ref-cycles
/mpp3/r01/c05/s07/cpu63/branch-instructions
/mpp3/r01/c05/s07/cpu63/branch-misses
/mpp3/r01/c05/s07/cpu63/cache-misses
/mpp3/r01/c05/s07/cpu63/cache-references
/mpp3/r01/c05/s07/cpu63/col_idle
/mpp3/r01/c05/s07/cpu63/col_iowait
/mpp3/r01/c05/s07/cpu63/col_nice
/mpp3/r01/c05/s07/cpu63/col_system
/mpp3/r01/c05/s07/cpu63/col_user
/mpp3/r01/c05/s07/cpu63/cpu-cycles
/mpp3/r01/c05/s07/cpu63/instructions
/mpp3/r01/c05/s07/cpu63/ref-cycles
/mpp3/r01/c05/s07/cpu7/branch-instructions
/mpp3/r01/c05/s07/cpu7/branch-misses
/mpp3/r01/c05/s07/cpu7/cache-misses
/mpp3/r01/c05/s07/cpu7/cache-references
/mpp3/r01/c05/s07/cpu7/col_idle
/mpp3/r01/c05/s07/cpu7/col_iowait
/mpp3/r01/c05/s07/cpu7/col_nice
/mpp3/r01/c05/s07/cpu7/col_system
/mpp3/r01/c05/s07/cpu7/col_user
/mpp3/r01/c05/s07/cpu7/cpu-cycles
/mpp3/r01/c05/s07/cpu7/instructions
/mpp3/r01/c05/s07/cpu7/ref-cycles
/mpp3/r01/c05/s07/cpu8/branch-instructions
/mpp3/r01/c05/s07/cpu8/branch-misses
/mpp3/r01/c05/s07/cpu8/cache-misses
/mpp3/r01/c05/s07/cpu8/cache-references
/mpp3/r01/c05/s07/cpu8/col_idle
/mpp3/r01/c05/s07/cpu8/col_iowait
/mpp3/r01/c05/s07/cpu8/col_nice
/mpp3/r01/c05/s07/cpu8/col_system
/mpp3/r01/c05/s07/cpu8/col_user
/mpp3/r01/c05/s07/cpu8/cpu-cycles
/mpp3/r01/c05/s07/cpu8/instructions
/mpp3/r01/c05/s07/cpu8/ref-cycles
/mpp3/r01/c05/s07/cpu9/branch-instructions
/mpp3/r01/c05/s07/cpu9/branch-misses
/mpp3/r01/c05/s07/cpu9/cache-misses
/mpp3/r01/c05/s07/cpu9/cache-references
/mpp3/r01/c05/s07/cpu9/col_idle
/mpp3/r01/c05/s07/cpu9/col_iowait
/mpp3/r01/c05/s07/cpu9/col_nice
/mpp3/r01/c05/s07/cpu9/col_system
/mpp3/r01/c05/s07/cpu9/col_user
/mpp3/r01/c05/s07/cpu9/cpu-cycles
/mpp3/r01/c05/s07/cpu9/instructions
/mpp3/r01/c05/s07/cpu9/ref-cycles
/mpp3/r01/c05/s07/ctxt
/mpp3/r01/c05/s07/dram-energy
/mpp3/r01/c05/s07/energy
/mpp3/r01/c05/s07/experiment/applicationLabel
/mpp3/r01/c05/s07/faultLabel
/mpp3/r01/c05/s07/faultPred
/mpp3/r01/c05/s07/instructions
/mpp3/r01/c05/s07/intr
/mpp3/r01/c05/s07/numa_foreign
/mpp3/r01/c05/s07/numa_hit
/mpp3/r01/c05/s07/numa_interleave
/mpp3/r01/c05/s07/numa_miss
/mpp3/r01/c05/s07/opaif0/excessiveBufferOverrunErrors
/mpp3/r01/c05/s07/opaif0/linkDowned
/mpp3/r01/c05/s07/opaif0/linkErrorRecovery
/mpp3/r01/c05/s07/opaif0/localLinkIntegrityErrors
/mpp3/r01/c05/s07/opaif0/multicastRcvPackets
/mpp3/r01/c05/s07/opaif0/multicastXmitPackets
/mpp3/r01/c05/s07/opaif0/portRcvConstraintErrors
/mpp3/r01/c05/s07/opaif0/portRcvData
/mpp3/r01/c05/s07/opaif0/portRcvErrors
/mpp3/r01/c05/s07/opaif0/portRcvPackets
/mpp3/r01/c05/s07/opaif0/portRcvRemotePhysicalErrors
/mpp3/r01/c05/s07/opaif0/portRcvSwitchRelayErrors
/mpp3/r01/c05/s07/opaif0/portXmitConstraintErrors
/mpp3/r01/c05/s07/opaif0/portXmitData
/mpp3/r01/c05/s07/opaif0/portXmitDiscards
/mpp3/r01/c05/s07/opaif0/portXmitPackets
/mpp3/r01/c05/s07/opaif0/portXmitWait
/mpp3/r01/c05/s07/opaif0/symbolError
/mpp3/r01/c05/s07/opaif0/temp
/mpp3/r01/c05/s07/opaif0/unicastRcvPackets
/mpp3/r01/c05/s07/opaif0/unicastXmitPackets
/mpp3/r01/c05/s07/opaif1/excessiveBufferOverrunErrors
/mpp3/r01/c05/s07/opaif1/linkDowned
/mpp3/r01/c05/s07/opaif1/linkErrorRecovery
/mpp3/r01/c05/s07/opaif1/localLinkIntegrityErrors
/mpp3/r01/c05/s07/opaif1/multicastRcvPackets
/mpp3/r01/c05/s07/opaif1/multicastXmitPackets
/mpp3/r01/c05/s07/opaif1/portRcvConstraintErrors
/mpp3/r01/c05/s07/opaif1/portRcvData
/mpp3/r01/c05/s07/opaif1/portRcvErrors
/mpp3/r01/c05/s07/opaif1/portRcvPackets
/mpp3/r01/c05/s07/opaif1/portRcvRemotePhysicalErrors
/mpp3/r01/c05/s07/opaif1/portRcvSwitchRelayErrors
/mpp3/r01/c05/s07/opaif1/portXmitConstraintErrors
/mpp3/r01/c05/s07/opaif1/portXmitData
/mpp3/r01/c05/s07/opaif1/portXmitDiscards
/mpp3/r01/c05/s07/opaif1/portXmitPackets
/mpp3/r01/c05/s07/opaif1/portXmitWait
/mpp3/r01/c05/s07/opaif1/symbolError
/mpp3/r01/c05/s07/opaif1/temp
/mpp3/r01/c05/s07/opaif1/unicastRcvPackets
/mpp3/r01/c05/s07/opaif1/unicastXmitPackets
/mpp3/r01/c05/s07/pgfault
/mpp3/r01/c05/s07/pgfree
/mpp3/r01/c05/s07/pgmajfault
/mpp3/r01/c05/s07/pkg-energy
/mpp3/r01/c05/s07/power
/mpp3/r01/c05/s07/processes
/mpp3/r01/c05/s07/procs_blocked
/mpp3/r01/c05/s07/procs_running
/mpp3/r01/c05/s07/ref-cycles
/mpp3/r01/c05/s07/softirq
/mpp3/r01/c05/s07/temp
/mpp3/r01/c05/s07/thp_collapse_alloc
/mpp3/r01/c05/s07/thp_fault_alloc
/mpp3/r01/c05/s07/thp_fault_fallback
/mpp3/r01/c05/s07/thp_zero_page_alloc
/mpp3/r01/c05/s07/thp_zero_page_alloc_failed
/mpp3/r01/c05/s08/Active
/mpp3/r01/c05/s08/Active-anon
/mpp3/r01/c05/s08/Active-file
/mpp3/r01/c05/s08/AnonPages
/mpp3/r01/c05/s08/Cached
/mpp3/r01/c05/s08/Inactive
/mpp3/r01/c05/s08/Inactive-anon
/mpp3/r01/c05/s08/Inactive-file
/mpp3/r01/c05/s08/KernelStack
/mpp3/r01/c05/s08/MemAvailable
/mpp3/r01/c05/s08/MemFree
/mpp3/r01/c05/s08/PageTables
/mpp3/r01/c05/s08/branch-instructions
/mpp3/r01/c05/s08/branch-misses
/mpp3/r01/c05/s08/btime
/mpp3/r01/c05/s08/busyLabel
/mpp3/r01/c05/s08/cache-misses
/mpp3/r01/c05/s08/cache-references
/mpp3/r01/c05/s08/col_idle
/mpp3/r01/c05/s08/col_iowait
/mpp3/r01/c05/s08/col_nice
/mpp3/r01/c05/s08/col_system
/mpp3/r01/c05/s08/col_user
/mpp3/r01/c05/s08/cpu-cycles
/mpp3/r01/c05/s08/cpu0/branch-instructions
/mpp3/r01/c05/s08/cpu0/branch-misses
/mpp3/r01/c05/s08/cpu0/cache-misses
/mpp3/r01/c05/s08/cpu0/cache-references
/mpp3/r01/c05/s08/cpu0/col_idle
/mpp3/r01/c05/s08/cpu0/col_iowait
/mpp3/r01/c05/s08/cpu0/col_nice
/mpp3/r01/c05/s08/cpu0/col_system
/mpp3/r01/c05/s08/cpu0/col_user
/mpp3/r01/c05/s08/cpu0/cpu-cycles
/mpp3/r01/c05/s08/cpu0/instructions
/mpp3/r01/c05/s08/cpu0/ref-cycles
/mpp3/r01/c05/s08/cpu1/branch-instructions
/mpp3/r01/c05/s08/cpu1/branch-misses
/mpp3/r01/c05/s08/cpu1/cache-misses
/mpp3/r01/c05/s08/cpu1/cache-references
/mpp3/r01/c05/s08/cpu1/col_idle
/mpp3/r01/c05/s08/cpu1/col_iowait
/mpp3/r01/c05/s08/cpu1/col_nice
/mpp3/r01/c05/s08/cpu1/col_system
/mpp3/r01/c05/s08/cpu1/col_user
/mpp3/r01/c05/s08/cpu1/cpu-cycles
/mpp3/r01/c05/s08/cpu1/instructions
/mpp3/r01/c05/s08/cpu1/ref-cycles
/mpp3/r01/c05/s08/cpu10/branch-instructions
/mpp3/r01/c05/s08/cpu10/branch-misses
/mpp3/r01/c05/s08/cpu10/cache-misses
/mpp3/r01/c05/s08/cpu10/cache-references
/mpp3/r01/c05/s08/cpu10/col_idle
/mpp3/r01/c05/s08/cpu10/col_iowait
/mpp3/r01/c05/s08/cpu10/col_nice
/mpp3/r01/c05/s08/cpu10/col_system
/mpp3/r01/c05/s08/cpu10/col_user
/mpp3/r01/c05/s08/cpu10/cpu-cycles
/mpp3/r01/c05/s08/cpu10/instructions
/mpp3/r01/c05/s08/cpu10/ref-cycles
/mpp3/r01/c05/s08/cpu11/branch-instructions
/mpp3/r01/c05/s08/cpu11/branch-misses
/mpp3/r01/c05/s08/cpu11/cache-misses
/mpp3/r01/c05/s08/cpu11/cache-references
/mpp3/r01/c05/s08/cpu11/col_idle
/mpp3/r01/c05/s08/cpu11/col_iowait
/mpp3/r01/c05/s08/cpu11/col_nice
/mpp3/r01/c05/s08/cpu11/col_system
/mpp3/r01/c05/s08/cpu11/col_user
/mpp3/r01/c05/s08/cpu11/cpu-cycles
/mpp3/r01/c05/s08/cpu11/instructions
/mpp3/r01/c05/s08/cpu11/ref-cycles
/mpp3/r01/c05/s08/cpu12/branch-instructions
/mpp3/r01/c05/s08/cpu12/branch-misses
/mpp3/r01/c05/s08/cpu12/cache-misses
/mpp3/r01/c05/s08/cpu12/cache-references
/mpp3/r01/c05/s08/cpu12/col_idle
/mpp3/r01/c05/s08/cpu12/col_iowait
/mpp3/r01/c05/s08/cpu12/col_nice
/mpp3/r01/c05/s08/cpu12/col_system
/mpp3/r01/c05/s08/cpu12/col_user
/mpp3/r01/c05/s08/cpu12/cpu-cycles
/mpp3/r01/c05/s08/cpu12/instructions
/mpp3/r01/c05/s08/cpu12/ref-cycles
/mpp3/r01/c05/s08/cpu13/branch-instructions
/mpp3/r01/c05/s08/cpu13/branch-misses
/mpp3/r01/c05/s08/cpu13/cache-misses
/mpp3/r01/c05/s08/cpu13/cache-references
/mpp3/r01/c05/s08/cpu13/col_idle
/mpp3/r01/c05/s08/cpu13/col_iowait
/mpp3/r01/c05/s08/cpu13/col_nice
/mpp3/r01/c05/s08/cpu13/col_system
/mpp3/r01/c05/s08/cpu13/col_user
/mpp3/r01/c05/s08/cpu13/cpu-cycles
/mpp3/r01/c05/s08/cpu13/instructions
/mpp3/r01/c05/s08/cpu13/ref-cycles
/mpp3/r01/c05/s08/cpu14/branch-instructions
/mpp3/r01/c05/s08/cpu14/branch-misses
/mpp3/r01/c05/s08/cpu14/cache-misses
/mpp3/r01/c05/s08/cpu14/cache-references
/mpp3/r01/c05/s08/cpu14/col_idle
/mpp3/r01/c05/s08/cpu14/col_iowait
/mpp3/r01/c05/s08/cpu14/col_nice
/mpp3/r01/c05/s08/cpu14/col_system
/mpp3/r01/c05/s08/cpu14/col_user
/mpp3/r01/c05/s08/cpu14/cpu-cycles
/mpp3/r01/c05/s08/cpu14/instructions
/mpp3/r01/c05/s08/cpu14/ref-cycles
/mpp3/r01/c05/s08/cpu15/branch-instructions
/mpp3/r01/c05/s08/cpu15/branch-misses
/mpp3/r01/c05/s08/cpu15/cache-misses
/mpp3/r01/c05/s08/cpu15/cache-references
/mpp3/r01/c05/s08/cpu15/col_idle
/mpp3/r01/c05/s08/cpu15/col_iowait
/mpp3/r01/c05/s08/cpu15/col_nice
/mpp3/r01/c05/s08/cpu15/col_system
/mpp3/r01/c05/s08/cpu15/col_user
/mpp3/r01/c05/s08/cpu15/cpu-cycles
/mpp3/r01/c05/s08/cpu15/instructions
/mpp3/r01/c05/s08/cpu15/ref-cycles
/mpp3/r01/c05/s08/cpu16/branch-instructions
/mpp3/r01/c05/s08/cpu16/branch-misses
/mpp3/r01/c05/s08/cpu16/cache-misses
/mpp3/r01/c05/s08/cpu16/cache-references
/mpp3/r01/c05/s08/cpu16/col_idle
/mpp3/r01/c05/s08/cpu16/col_iowait
/mpp3/r01/c05/s08/cpu16/col_nice
/mpp3/r01/c05/s08/cpu16/col_system
/mpp3/r01/c05/s08/cpu16/col_user
/mpp3/r01/c05/s08/cpu16/cpu-cycles
/mpp3/r01/c05/s08/cpu16/instructions
/mpp3/r01/c05/s08/cpu16/ref-cycles
/mpp3/r01/c05/s08/cpu17/branch-instructions
/mpp3/r01/c05/s08/cpu17/branch-misses
/mpp3/r01/c05/s08/cpu17/cache-misses
/mpp3/r01/c05/s08/cpu17/cache-references
/mpp3/r01/c05/s08/cpu17/col_idle
/mpp3/r01/c05/s08/cpu17/col_iowait
/mpp3/r01/c05/s08/cpu17/col_nice
/mpp3/r01/c05/s08/cpu17/col_system
/mpp3/r01/c05/s08/cpu17/col_user
/mpp3/r01/c05/s08/cpu17/cpu-cycles
/mpp3/r01/c05/s08/cpu17/instructions
/mpp3/r01/c05/s08/cpu17/ref-cycles
/mpp3/r01/c05/s08/cpu18/branch-instructions
/mpp3/r01/c05/s08/cpu18/branch-misses
/mpp3/r01/c05/s08/cpu18/cache-misses
/mpp3/r01/c05/s08/cpu18/cache-references
/mpp3/r01/c05/s08/cpu18/col_idle
/mpp3/r01/c05/s08/cpu18/col_iowait
/mpp3/r01/c05/s08/cpu18/col_nice
/mpp3/r01/c05/s08/cpu18/col_system
/mpp3/r01/c05/s08/cpu18/col_user
/mpp3/r01/c05/s08/cpu18/cpu-cycles
/mpp3/r01/c05/s08/cpu18/instructions
/mpp3/r01/c05/s08/cpu18/ref-cycles
/mpp3/r01/c05/s08/cpu19/branch-instructions
/mpp3/r01/c05/s08/cpu19/branch-misses
/mpp3/r01/c05/s08/cpu19/cache-misses
/mpp3/r01/c05/s08/cpu19/cache-references
/mpp3/r01/c05/s08/cpu19/col_idle
/mpp3/r01/c05/s08/cpu19/col_iowait
/mpp3/r01/c05/s08/cpu19/col_nice
/mpp3/r01/c05/s08/cpu19/col_system
/mpp3/r01/c05/s08/cpu19/col_user
/mpp3/r01/c05/s08/cpu19/cpu-cycles
/mpp3/r01/c05/s08/cpu19/instructions
/mpp3/r01/c05/s08/cpu19/ref-cycles
/mpp3/r01/c05/s08/cpu2/branch-instructions
/mpp3/r01/c05/s08/cpu2/branch-misses
/mpp3/r01/c05/s08/cpu2/cache-misses
/mpp3/r01/c05/s08/cpu2/cache-references
/mpp3/r01/c05/s08/cpu2/col_idle
/mpp3/r01/c05/s08/cpu2/col_iowait
/mpp3/r01/c05/s08/cpu2/col_nice
/mpp3/r01/c05/s08/cpu2/col_system
/mpp3/r01/c05/s08/cpu2/col_user
/mpp3/r01/c05/s08/cpu2/cpu-cycles
/mpp3/r01/c05/s08/cpu2/instructions
/mpp3/r01/c05/s08/cpu2/ref-cycles
/mpp3/r01/c05/s08/cpu20/branch-instructions
/mpp3/r01/c05/s08/cpu20/branch-misses
/mpp3/r01/c05/s08/cpu20/cache-misses
/mpp3/r01/c05/s08/cpu20/cache-references
/mpp3/r01/c05/s08/cpu20/col_idle
/mpp3/r01/c05/s08/cpu20/col_iowait
/mpp3/r01/c05/s08/cpu20/col_nice
/mpp3/r01/c05/s08/cpu20/col_system
/mpp3/r01/c05/s08/cpu20/col_user
/mpp3/r01/c05/s08/cpu20/cpu-cycles
/mpp3/r01/c05/s08/cpu20/instructions
/mpp3/r01/c05/s08/cpu20/ref-cycles
/mpp3/r01/c05/s08/cpu21/branch-instructions
/mpp3/r01/c05/s08/cpu21/branch-misses
/mpp3/r01/c05/s08/cpu21/cache-misses
/mpp3/r01/c05/s08/cpu21/cache-references
/mpp3/r01/c05/s08/cpu21/col_idle
/mpp3/r01/c05/s08/cpu21/col_iowait
/mpp3/r01/c05/s08/cpu21/col_nice
/mpp3/r01/c05/s08/cpu21/col_system
/mpp3/r01/c05/s08/cpu21/col_user
/mpp3/r01/c05/s08/cpu21/cpu-cycles
/mpp3/r01/c05/s08/cpu21/instructions
/mpp3/r01/c05/s08/cpu21/ref-cycles
/mpp3/r01/c05/s08/cpu22/branch-instructions
/mpp3/r01/c05/s08/cpu22/branch-misses
/mpp3/r01/c05/s08/cpu22/cache-misses
/mpp3/r01/c05/s08/cpu22/cache-references
/mpp3/r01/c05/s08/cpu22/col_idle
/mpp3/r01/c05/s08/cpu22/col_iowait
/mpp3/r01/c05/s08/cpu22/col_nice
/mpp3/r01/c05/s08/cpu22/col_system
/mpp3/r01/c05/s08/cpu22/col_user
/mpp3/r01/c05/s08/cpu22/cpu-cycles
/mpp3/r01/c05/s08/cpu22/instructions
/mpp3/r01/c05/s08/cpu22/ref-cycles
/mpp3/r01/c05/s08/cpu23/branch-instructions
/mpp3/r01/c05/s08/cpu23/branch-misses
/mpp3/r01/c05/s08/cpu23/cache-misses
/mpp3/r01/c05/s08/cpu23/cache-references
/mpp3/r01/c05/s08/cpu23/col_idle
/mpp3/r01/c05/s08/cpu23/col_iowait
/mpp3/r01/c05/s08/cpu23/col_nice
/mpp3/r01/c05/s08/cpu23/col_system
/mpp3/r01/c05/s08/cpu23/col_user
/mpp3/r01/c05/s08/cpu23/cpu-cycles
/mpp3/r01/c05/s08/cpu23/instructions
/mpp3/r01/c05/s08/cpu23/ref-cycles
/mpp3/r01/c05/s08/cpu24/branch-instructions
/mpp3/r01/c05/s08/cpu24/branch-misses
/mpp3/r01/c05/s08/cpu24/cache-misses
/mpp3/r01/c05/s08/cpu24/cache-references
/mpp3/r01/c05/s08/cpu24/col_idle
/mpp3/r01/c05/s08/cpu24/col_iowait
/mpp3/r01/c05/s08/cpu24/col_nice
/mpp3/r01/c05/s08/cpu24/col_system
/mpp3/r01/c05/s08/cpu24/col_user
/mpp3/r01/c05/s08/cpu24/cpu-cycles
/mpp3/r01/c05/s08/cpu24/instructions
/mpp3/r01/c05/s08/cpu24/ref-cycles
/mpp3/r01/c05/s08/cpu25/branch-instructions
/mpp3/r01/c05/s08/cpu25/branch-misses
/mpp3/r01/c05/s08/cpu25/cache-misses
/mpp3/r01/c05/s08/cpu25/cache-references
/mpp3/r01/c05/s08/cpu25/col_idle
/mpp3/r01/c05/s08/cpu25/col_iowait
/mpp3/r01/c05/s08/cpu25/col_nice
/mpp3/r01/c05/s08/cpu25/col_system
/mpp3/r01/c05/s08/cpu25/col_user
/mpp3/r01/c05/s08/cpu25/cpu-cycles
/mpp3/r01/c05/s08/cpu25/instructions
/mpp3/r01/c05/s08/cpu25/ref-cycles
/mpp3/r01/c05/s08/cpu26/branch-instructions
/mpp3/r01/c05/s08/cpu26/branch-misses
/mpp3/r01/c05/s08/cpu26/cache-misses
/mpp3/r01/c05/s08/cpu26/cache-references
/mpp3/r01/c05/s08/cpu26/col_idle
/mpp3/r01/c05/s08/cpu26/col_iowait
/mpp3/r01/c05/s08/cpu26/col_nice
/mpp3/r01/c05/s08/cpu26/col_system
/mpp3/r01/c05/s08/cpu26/col_user
/mpp3/r01/c05/s08/cpu26/cpu-cycles
/mpp3/r01/c05/s08/cpu26/instructions
/mpp3/r01/c05/s08/cpu26/ref-cycles
/mpp3/r01/c05/s08/cpu27/branch-instructions
/mpp3/r01/c05/s08/cpu27/branch-misses
/mpp3/r01/c05/s08/cpu27/cache-misses
/mpp3/r01/c05/s08/cpu27/cache-references
/mpp3/r01/c05/s08/cpu27/col_idle
/mpp3/r01/c05/s08/cpu27/col_iowait
/mpp3/r01/c05/s08/cpu27/col_nice
/mpp3/r01/c05/s08/cpu27/col_system
/mpp3/r01/c05/s08/cpu27/col_user
/mpp3/r01/c05/s08/cpu27/cpu-cycles
/mpp3/r01/c05/s08/cpu27/instructions
/mpp3/r01/c05/s08/cpu27/ref-cycles
/mpp3/r01/c05/s08/cpu28/branch-instructions
/mpp3/r01/c05/s08/cpu28/branch-misses
/mpp3/r01/c05/s08/cpu28/cache-misses
/mpp3/r01/c05/s08/cpu28/cache-references
/mpp3/r01/c05/s08/cpu28/col_idle
/mpp3/r01/c05/s08/cpu28/col_iowait
/mpp3/r01/c05/s08/cpu28/col_nice
/mpp3/r01/c05/s08/cpu28/col_system
/mpp3/r01/c05/s08/cpu28/col_user
/mpp3/r01/c05/s08/cpu28/cpu-cycles
/mpp3/r01/c05/s08/cpu28/instructions
/mpp3/r01/c05/s08/cpu28/ref-cycles
/mpp3/r01/c05/s08/cpu29/branch-instructions
/mpp3/r01/c05/s08/cpu29/branch-misses
/mpp3/r01/c05/s08/cpu29/cache-misses
/mpp3/r01/c05/s08/cpu29/cache-references
/mpp3/r01/c05/s08/cpu29/col_idle
/mpp3/r01/c05/s08/cpu29/col_iowait
/mpp3/r01/c05/s08/cpu29/col_nice
/mpp3/r01/c05/s08/cpu29/col_system
/mpp3/r01/c05/s08/cpu29/col_user
/mpp3/r01/c05/s08/cpu29/cpu-cycles
/mpp3/r01/c05/s08/cpu29/instructions
/mpp3/r01/c05/s08/cpu29/ref-cycles
/mpp3/r01/c05/s08/cpu3/branch-instructions
/mpp3/r01/c05/s08/cpu3/branch-misses
/mpp3/r01/c05/s08/cpu3/cache-misses
/mpp3/r01/c05/s08/cpu3/cache-references
/mpp3/r01/c05/s08/cpu3/col_idle
/mpp3/r01/c05/s08/cpu3/col_iowait
/mpp3/r01/c05/s08/cpu3/col_nice
/mpp3/r01/c05/s08/cpu3/col_system
/mpp3/r01/c05/s08/cpu3/col_user
/mpp3/r01/c05/s08/cpu3/cpu-cycles
/mpp3/r01/c05/s08/cpu3/instructions
/mpp3/r01/c05/s08/cpu3/ref-cycles
/mpp3/r01/c05/s08/cpu30/branch-instructions
/mpp3/r01/c05/s08/cpu30/branch-misses
/mpp3/r01/c05/s08/cpu30/cache-misses
/mpp3/r01/c05/s08/cpu30/cache-references
/mpp3/r01/c05/s08/cpu30/col_idle
/mpp3/r01/c05/s08/cpu30/col_iowait
/mpp3/r01/c05/s08/cpu30/col_nice
/mpp3/r01/c05/s08/cpu30/col_system
/mpp3/r01/c05/s08/cpu30/col_user
/mpp3/r01/c05/s08/cpu30/cpu-cycles
/mpp3/r01/c05/s08/cpu30/instructions
/mpp3/r01/c05/s08/cpu30/ref-cycles
/mpp3/r01/c05/s08/cpu31/branch-instructions
/mpp3/r01/c05/s08/cpu31/branch-misses
/mpp3/r01/c05/s08/cpu31/cache-misses
/mpp3/r01/c05/s08/cpu31/cache-references
/mpp3/r01/c05/s08/cpu31/col_idle
/mpp3/r01/c05/s08/cpu31/col_iowait
/mpp3/r01/c05/s08/cpu31/col_nice
/mpp3/r01/c05/s08/cpu31/col_system
/mpp3/r01/c05/s08/cpu31/col_user
/mpp3/r01/c05/s08/cpu31/cpu-cycles
/mpp3/r01/c05/s08/cpu31/instructions
/mpp3/r01/c05/s08/cpu31/ref-cycles
/mpp3/r01/c05/s08/cpu32/branch-instructions
/mpp3/r01/c05/s08/cpu32/branch-misses
/mpp3/r01/c05/s08/cpu32/cache-misses
/mpp3/r01/c05/s08/cpu32/cache-references
/mpp3/r01/c05/s08/cpu32/col_idle
/mpp3/r01/c05/s08/cpu32/col_iowait
/mpp3/r01/c05/s08/cpu32/col_nice
/mpp3/r01/c05/s08/cpu32/col_system
/mpp3/r01/c05/s08/cpu32/col_user
/mpp3/r01/c05/s08/cpu32/cpu-cycles
/mpp3/r01/c05/s08/cpu32/instructions
/mpp3/r01/c05/s08/cpu32/ref-cycles
/mpp3/r01/c05/s08/cpu33/branch-instructions
/mpp3/r01/c05/s08/cpu33/branch-misses
/mpp3/r01/c05/s08/cpu33/cache-misses
/mpp3/r01/c05/s08/cpu33/cache-references
/mpp3/r01/c05/s08/cpu33/col_idle
/mpp3/r01/c05/s08/cpu33/col_iowait
/mpp3/r01/c05/s08/cpu33/col_nice
/mpp3/r01/c05/s08/cpu33/col_system
/mpp3/r01/c05/s08/cpu33/col_user
/mpp3/r01/c05/s08/cpu33/cpu-cycles
/mpp3/r01/c05/s08/cpu33/instructions
/mpp3/r01/c05/s08/cpu33/ref-cycles
/mpp3/r01/c05/s08/cpu34/branch-instructions
/mpp3/r01/c05/s08/cpu34/branch-misses
/mpp3/r01/c05/s08/cpu34/cache-misses
/mpp3/r01/c05/s08/cpu34/cache-references
/mpp3/r01/c05/s08/cpu34/col_idle
/mpp3/r01/c05/s08/cpu34/col_iowait
/mpp3/r01/c05/s08/cpu34/col_nice
/mpp3/r01/c05/s08/cpu34/col_system
/mpp3/r01/c05/s08/cpu34/col_user
/mpp3/r01/c05/s08/cpu34/cpu-cycles
/mpp3/r01/c05/s08/cpu34/instructions
/mpp3/r01/c05/s08/cpu34/ref-cycles
/mpp3/r01/c05/s08/cpu35/branch-instructions
/mpp3/r01/c05/s08/cpu35/branch-misses
/mpp3/r01/c05/s08/cpu35/cache-misses
/mpp3/r01/c05/s08/cpu35/cache-references
/mpp3/r01/c05/s08/cpu35/col_idle
/mpp3/r01/c05/s08/cpu35/col_iowait
/mpp3/r01/c05/s08/cpu35/col_nice
/mpp3/r01/c05/s08/cpu35/col_system
/mpp3/r01/c05/s08/cpu35/col_user
/mpp3/r01/c05/s08/cpu35/cpu-cycles
/mpp3/r01/c05/s08/cpu35/instructions
/mpp3/r01/c05/s08/cpu35/ref-cycles
/mpp3/r01/c05/s08/cpu36/branch-instructions
/mpp3/r01/c05/s08/cpu36/branch-misses
/mpp3/r01/c05/s08/cpu36/cache-misses
/mpp3/r01/c05/s08/cpu36/cache-references
/mpp3/r01/c05/s08/cpu36/col_idle
/mpp3/r01/c05/s08/cpu36/col_iowait
/mpp3/r01/c05/s08/cpu36/col_nice
/mpp3/r01/c05/s08/cpu36/col_system
/mpp3/r01/c05/s08/cpu36/col_user
/mpp3/r01/c05/s08/cpu36/cpu-cycles
/mpp3/r01/c05/s08/cpu36/instructions
/mpp3/r01/c05/s08/cpu36/ref-cycles
/mpp3/r01/c05/s08/cpu37/branch-instructions
/mpp3/r01/c05/s08/cpu37/branch-misses
/mpp3/r01/c05/s08/cpu37/cache-misses
/mpp3/r01/c05/s08/cpu37/cache-references
/mpp3/r01/c05/s08/cpu37/col_idle
/mpp3/r01/c05/s08/cpu37/col_iowait
/mpp3/r01/c05/s08/cpu37/col_nice
/mpp3/r01/c05/s08/cpu37/col_system
/mpp3/r01/c05/s08/cpu37/col_user
/mpp3/r01/c05/s08/cpu37/cpu-cycles
/mpp3/r01/c05/s08/cpu37/instructions
/mpp3/r01/c05/s08/cpu37/ref-cycles
/mpp3/r01/c05/s08/cpu38/branch-instructions
/mpp3/r01/c05/s08/cpu38/branch-misses
/mpp3/r01/c05/s08/cpu38/cache-misses
/mpp3/r01/c05/s08/cpu38/cache-references
/mpp3/r01/c05/s08/cpu38/col_idle
/mpp3/r01/c05/s08/cpu38/col_iowait
/mpp3/r01/c05/s08/cpu38/col_nice
/mpp3/r01/c05/s08/cpu38/col_system
/mpp3/r01/c05/s08/cpu38/col_user
/mpp3/r01/c05/s08/cpu38/cpu-cycles
/mpp3/r01/c05/s08/cpu38/instructions
/mpp3/r01/c05/s08/cpu38/ref-cycles
/mpp3/r01/c05/s08/cpu39/branch-instructions
/mpp3/r01/c05/s08/cpu39/branch-misses
/mpp3/r01/c05/s08/cpu39/cache-misses
/mpp3/r01/c05/s08/cpu39/cache-references
/mpp3/r01/c05/s08/cpu39/col_idle
/mpp3/r01/c05/s08/cpu39/col_iowait
/mpp3/r01/c05/s08/cpu39/col_nice
/mpp3/r01/c05/s08/cpu39/col_system
/mpp3/r01/c05/s08/cpu39/col_user
/mpp3/r01/c05/s08/cpu39/cpu-cycles
/mpp3/r01/c05/s08/cpu39/instructions
/mpp3/r01/c05/s08/cpu39/ref-cycles
/mpp3/r01/c05/s08/cpu4/branch-instructions
/mpp3/r01/c05/s08/cpu4/branch-misses
/mpp3/r01/c05/s08/cpu4/cache-misses
/mpp3/r01/c05/s08/cpu4/cache-references
/mpp3/r01/c05/s08/cpu4/col_idle
/mpp3/r01/c05/s08/cpu4/col_iowait
/mpp3/r01/c05/s08/cpu4/col_nice
/mpp3/r01/c05/s08/cpu4/col_system
/mpp3/r01/c05/s08/cpu4/col_user
/mpp3/r01/c05/s08/cpu4/cpu-cycles
/mpp3/r01/c05/s08/cpu4/instructions
/mpp3/r01/c05/s08/cpu4/ref-cycles
/mpp3/r01/c05/s08/cpu40/branch-instructions
/mpp3/r01/c05/s08/cpu40/branch-misses
/mpp3/r01/c05/s08/cpu40/cache-misses
/mpp3/r01/c05/s08/cpu40/cache-references
/mpp3/r01/c05/s08/cpu40/col_idle
/mpp3/r01/c05/s08/cpu40/col_iowait
/mpp3/r01/c05/s08/cpu40/col_nice
/mpp3/r01/c05/s08/cpu40/col_system
/mpp3/r01/c05/s08/cpu40/col_user
/mpp3/r01/c05/s08/cpu40/cpu-cycles
/mpp3/r01/c05/s08/cpu40/instructions
/mpp3/r01/c05/s08/cpu40/ref-cycles
/mpp3/r01/c05/s08/cpu41/branch-instructions
/mpp3/r01/c05/s08/cpu41/branch-misses
/mpp3/r01/c05/s08/cpu41/cache-misses
/mpp3/r01/c05/s08/cpu41/cache-references
/mpp3/r01/c05/s08/cpu41/col_idle
/mpp3/r01/c05/s08/cpu41/col_iowait
/mpp3/r01/c05/s08/cpu41/col_nice
/mpp3/r01/c05/s08/cpu41/col_system
/mpp3/r01/c05/s08/cpu41/col_user
/mpp3/r01/c05/s08/cpu41/cpu-cycles
/mpp3/r01/c05/s08/cpu41/instructions
/mpp3/r01/c05/s08/cpu41/ref-cycles
/mpp3/r01/c05/s08/cpu42/branch-instructions
/mpp3/r01/c05/s08/cpu42/branch-misses
/mpp3/r01/c05/s08/cpu42/cache-misses
/mpp3/r01/c05/s08/cpu42/cache-references
/mpp3/r01/c05/s08/cpu42/col_idle
/mpp3/r01/c05/s08/cpu42/col_iowait
/mpp3/r01/c05/s08/cpu42/col_nice
/mpp3/r01/c05/s08/cpu42/col_system
/mpp3/r01/c05/s08/cpu42/col_user
/mpp3/r01/c05/s08/cpu42/cpu-cycles
/mpp3/r01/c05/s08/cpu42/instructions
/mpp3/r01/c05/s08/cpu42/ref-cycles
/mpp3/r01/c05/s08/cpu43/branch-instructions
/mpp3/r01/c05/s08/cpu43/branch-misses
/mpp3/r01/c05/s08/cpu43/cache-misses
/mpp3/r01/c05/s08/cpu43/cache-references
/mpp3/r01/c05/s08/cpu43/col_idle
/mpp3/r01/c05/s08/cpu43/col_iowait
/mpp3/r01/c05/s08/cpu43/col_nice
/mpp3/r01/c05/s08/cpu43/col_system
/mpp3/r01/c05/s08/cpu43/col_user
/mpp3/r01/c05/s08/cpu43/cpu-cycles
/mpp3/r01/c05/s08/cpu43/instructions
/mpp3/r01/c05/s08/cpu43/ref-cycles
/mpp3/r01/c05/s08/cpu44/branch-instructions
/mpp3/r01/c05/s08/cpu44/branch-misses
/mpp3/r01/c05/s08/cpu44/cache-misses
/mpp3/r01/c05/s08/cpu44/cache-references
/mpp3/r01/c05/s08/cpu44/col_idle
/mpp3/r01/c05/s08/cpu44/col_iowait
/mpp3/r01/c05/s08/cpu44/col_nice
/mpp3/r01/c05/s08/cpu44/col_system
/mpp3/r01/c05/s08/cpu44/col_user
/mpp3/r01/c05/s08/cpu44/cpu-cycles
/mpp3/r01/c05/s08/cpu44/instructions
/mpp3/r01/c05/s08/cpu44/ref-cycles
/mpp3/r01/c05/s08/cpu45/branch-instructions
/mpp3/r01/c05/s08/cpu45/branch-misses
/mpp3/r01/c05/s08/cpu45/cache-misses
/mpp3/r01/c05/s08/cpu45/cache-references
/mpp3/r01/c05/s08/cpu45/col_idle
/mpp3/r01/c05/s08/cpu45/col_iowait
/mpp3/r01/c05/s08/cpu45/col_nice
/mpp3/r01/c05/s08/cpu45/col_system
/mpp3/r01/c05/s08/cpu45/col_user
/mpp3/r01/c05/s08/cpu45/cpu-cycles
/mpp3/r01/c05/s08/cpu45/instructions
/mpp3/r01/c05/s08/cpu45/ref-cycles
/mpp3/r01/c05/s08/cpu46/branch-instructions
/mpp3/r01/c05/s08/cpu46/branch-misses
/mpp3/r01/c05/s08/cpu46/cache-misses
/mpp3/r01/c05/s08/cpu46/cache-references
/mpp3/r01/c05/s08/cpu46/col_idle
/mpp3/r01/c05/s08/cpu46/col_iowait
/mpp3/r01/c05/s08/cpu46/col_nice
/mpp3/r01/c05/s08/cpu46/col_system
/mpp3/r01/c05/s08/cpu46/col_user
/mpp3/r01/c05/s08/cpu46/cpu-cycles
/mpp3/r01/c05/s08/cpu46/instructions
/mpp3/r01/c05/s08/cpu46/ref-cycles
/mpp3/r01/c05/s08/cpu47/branch-instructions
/mpp3/r01/c05/s08/cpu47/branch-misses
/mpp3/r01/c05/s08/cpu47/cache-misses
/mpp3/r01/c05/s08/cpu47/cache-references
/mpp3/r01/c05/s08/cpu47/col_idle
/mpp3/r01/c05/s08/cpu47/col_iowait
/mpp3/r01/c05/s08/cpu47/col_nice
/mpp3/r01/c05/s08/cpu47/col_system
/mpp3/r01/c05/s08/cpu47/col_user
/mpp3/r01/c05/s08/cpu47/cpu-cycles
/mpp3/r01/c05/s08/cpu47/instructions
/mpp3/r01/c05/s08/cpu47/ref-cycles
/mpp3/r01/c05/s08/cpu48/branch-instructions
/mpp3/r01/c05/s08/cpu48/branch-misses
/mpp3/r01/c05/s08/cpu48/cache-misses
/mpp3/r01/c05/s08/cpu48/cache-references
/mpp3/r01/c05/s08/cpu48/col_idle
/mpp3/r01/c05/s08/cpu48/col_iowait
/mpp3/r01/c05/s08/cpu48/col_nice
/mpp3/r01/c05/s08/cpu48/col_system
/mpp3/r01/c05/s08/cpu48/col_user
/mpp3/r01/c05/s08/cpu48/cpu-cycles
/mpp3/r01/c05/s08/cpu48/instructions
/mpp3/r01/c05/s08/cpu48/ref-cycles
/mpp3/r01/c05/s08/cpu49/branch-instructions
/mpp3/r01/c05/s08/cpu49/branch-misses
/mpp3/r01/c05/s08/cpu49/cache-misses
/mpp3/r01/c05/s08/cpu49/cache-references
/mpp3/r01/c05/s08/cpu49/col_idle
/mpp3/r01/c05/s08/cpu49/col_iowait
/mpp3/r01/c05/s08/cpu49/col_nice
/mpp3/r01/c05/s08/cpu49/col_system
/mpp3/r01/c05/s08/cpu49/col_user
/mpp3/r01/c05/s08/cpu49/cpu-cycles
/mpp3/r01/c05/s08/cpu49/instructions
/mpp3/r01/c05/s08/cpu49/ref-cycles
/mpp3/r01/c05/s08/cpu5/branch-instructions
/mpp3/r01/c05/s08/cpu5/branch-misses
/mpp3/r01/c05/s08/cpu5/cache-misses
/mpp3/r01/c05/s08/cpu5/cache-references
/mpp3/r01/c05/s08/cpu5/col_idle
/mpp3/r01/c05/s08/cpu5/col_iowait
/mpp3/r01/c05/s08/cpu5/col_nice
/mpp3/r01/c05/s08/cpu5/col_system
/mpp3/r01/c05/s08/cpu5/col_user
/mpp3/r01/c05/s08/cpu5/cpu-cycles
/mpp3/r01/c05/s08/cpu5/instructions
/mpp3/r01/c05/s08/cpu5/ref-cycles
/mpp3/r01/c05/s08/cpu50/branch-instructions
/mpp3/r01/c05/s08/cpu50/branch-misses
/mpp3/r01/c05/s08/cpu50/cache-misses
/mpp3/r01/c05/s08/cpu50/cache-references
/mpp3/r01/c05/s08/cpu50/col_idle
/mpp3/r01/c05/s08/cpu50/col_iowait
/mpp3/r01/c05/s08/cpu50/col_nice
/mpp3/r01/c05/s08/cpu50/col_system
/mpp3/r01/c05/s08/cpu50/col_user
/mpp3/r01/c05/s08/cpu50/cpu-cycles
/mpp3/r01/c05/s08/cpu50/instructions
/mpp3/r01/c05/s08/cpu50/ref-cycles
/mpp3/r01/c05/s08/cpu51/branch-instructions
/mpp3/r01/c05/s08/cpu51/branch-misses
/mpp3/r01/c05/s08/cpu51/cache-misses
/mpp3/r01/c05/s08/cpu51/cache-references
/mpp3/r01/c05/s08/cpu51/col_idle
/mpp3/r01/c05/s08/cpu51/col_iowait
/mpp3/r01/c05/s08/cpu51/col_nice
/mpp3/r01/c05/s08/cpu51/col_system
/mpp3/r01/c05/s08/cpu51/col_user
/mpp3/r01/c05/s08/cpu51/cpu-cycles
/mpp3/r01/c05/s08/cpu51/instructions
/mpp3/r01/c05/s08/cpu51/ref-cycles
/mpp3/r01/c05/s08/cpu52/branch-instructions
/mpp3/r01/c05/s08/cpu52/branch-misses
/mpp3/r01/c05/s08/cpu52/cache-misses
/mpp3/r01/c05/s08/cpu52/cache-references
/mpp3/r01/c05/s08/cpu52/col_idle
/mpp3/r01/c05/s08/cpu52/col_iowait
/mpp3/r01/c05/s08/cpu52/col_nice
/mpp3/r01/c05/s08/cpu52/col_system
/mpp3/r01/c05/s08/cpu52/col_user
/mpp3/r01/c05/s08/cpu52/cpu-cycles
/mpp3/r01/c05/s08/cpu52/instructions
/mpp3/r01/c05/s08/cpu52/ref-cycles
/mpp3/r01/c05/s08/cpu53/branch-instructions
/mpp3/r01/c05/s08/cpu53/branch-misses
/mpp3/r01/c05/s08/cpu53/cache-misses
/mpp3/r01/c05/s08/cpu53/cache-references
/mpp3/r01/c05/s08/cpu53/col_idle
/mpp3/r01/c05/s08/cpu53/col_iowait
/mpp3/r01/c05/s08/cpu53/col_nice
/mpp3/r01/c05/s08/cpu53/col_system
/mpp3/r01/c05/s08/cpu53/col_user
/mpp3/r01/c05/s08/cpu53/cpu-cycles
/mpp3/r01/c05/s08/cpu53/instructions
/mpp3/r01/c05/s08/cpu53/ref-cycles
/mpp3/r01/c05/s08/cpu54/branch-instructions
/mpp3/r01/c05/s08/cpu54/branch-misses
/mpp3/r01/c05/s08/cpu54/cache-misses
/mpp3/r01/c05/s08/cpu54/cache-references
/mpp3/r01/c05/s08/cpu54/col_idle
/mpp3/r01/c05/s08/cpu54/col_iowait
/mpp3/r01/c05/s08/cpu54/col_nice
/mpp3/r01/c05/s08/cpu54/col_system
/mpp3/r01/c05/s08/cpu54/col_user
/mpp3/r01/c05/s08/cpu54/cpu-cycles
/mpp3/r01/c05/s08/cpu54/instructions
/mpp3/r01/c05/s08/cpu54/ref-cycles
/mpp3/r01/c05/s08/cpu55/branch-instructions
/mpp3/r01/c05/s08/cpu55/branch-misses
/mpp3/r01/c05/s08/cpu55/cache-misses
/mpp3/r01/c05/s08/cpu55/cache-references
/mpp3/r01/c05/s08/cpu55/col_idle
/mpp3/r01/c05/s08/cpu55/col_iowait
/mpp3/r01/c05/s08/cpu55/col_nice
/mpp3/r01/c05/s08/cpu55/col_system
/mpp3/r01/c05/s08/cpu55/col_user
/mpp3/r01/c05/s08/cpu55/cpu-cycles
/mpp3/r01/c05/s08/cpu55/instructions
/mpp3/r01/c05/s08/cpu55/ref-cycles
/mpp3/r01/c05/s08/cpu56/branch-instructions
/mpp3/r01/c05/s08/cpu56/branch-misses
/mpp3/r01/c05/s08/cpu56/cache-misses
/mpp3/r01/c05/s08/cpu56/cache-references
/mpp3/r01/c05/s08/cpu56/col_idle
/mpp3/r01/c05/s08/cpu56/col_iowait
/mpp3/r01/c05/s08/cpu56/col_nice
/mpp3/r01/c05/s08/cpu56/col_system
/mpp3/r01/c05/s08/cpu56/col_user
/mpp3/r01/c05/s08/cpu56/cpu-cycles
/mpp3/r01/c05/s08/cpu56/instructions
/mpp3/r01/c05/s08/cpu56/ref-cycles
/mpp3/r01/c05/s08/cpu57/branch-instructions
/mpp3/r01/c05/s08/cpu57/branch-misses
/mpp3/r01/c05/s08/cpu57/cache-misses
/mpp3/r01/c05/s08/cpu57/cache-references
/mpp3/r01/c05/s08/cpu57/col_idle
/mpp3/r01/c05/s08/cpu57/col_iowait
/mpp3/r01/c05/s08/cpu57/col_nice
/mpp3/r01/c05/s08/cpu57/col_system
/mpp3/r01/c05/s08/cpu57/col_user
/mpp3/r01/c05/s08/cpu57/cpu-cycles
/mpp3/r01/c05/s08/cpu57/instructions
/mpp3/r01/c05/s08/cpu57/ref-cycles
/mpp3/r01/c05/s08/cpu58/branch-instructions
/mpp3/r01/c05/s08/cpu58/branch-misses
/mpp3/r01/c05/s08/cpu58/cache-misses
/mpp3/r01/c05/s08/cpu58/cache-references
/mpp3/r01/c05/s08/cpu58/col_idle
/mpp3/r01/c05/s08/cpu58/col_iowait
/mpp3/r01/c05/s08/cpu58/col_nice
/mpp3/r01/c05/s08/cpu58/col_system
/mpp3/r01/c05/s08/cpu58/col_user
/mpp3/r01/c05/s08/cpu58/cpu-cycles
/mpp3/r01/c05/s08/cpu58/instructions
/mpp3/r01/c05/s08/cpu58/ref-cycles
/mpp3/r01/c05/s08/cpu59/branch-instructions
/mpp3/r01/c05/s08/cpu59/branch-misses
/mpp3/r01/c05/s08/cpu59/cache-misses
/mpp3/r01/c05/s08/cpu59/cache-references
/mpp3/r01/c05/s08/cpu59/col_idle
/mpp3/r01/c05/s08/cpu59/col_iowait
/mpp3/r01/c05/s08/cpu59/col_nice
/mpp3/r01/c05/s08/cpu59/col_system
/mpp3/r01/c05/s08/cpu59/col_user
/mpp3/r01/c05/s08/cpu59/cpu-cycles
/mpp3/r01/c05/s08/cpu59/instructions
/mpp3/r01/c05/s08/cpu59/ref-cycles
/mpp3/r01/c05/s08/cpu6/branch-instructions
/mpp3/r01/c05/s08/cpu6/branch-misses
/mpp3/r01/c05/s08/cpu6/cache-misses
/mpp3/r01/c05/s08/cpu6/cache-references
/mpp3/r01/c05/s08/cpu6/col_idle
/mpp3/r01/c05/s08/cpu6/col_iowait
/mpp3/r01/c05/s08/cpu6/col_nice
/mpp3/r01/c05/s08/cpu6/col_system
/mpp3/r01/c05/s08/cpu6/col_user
/mpp3/r01/c05/s08/cpu6/cpu-cycles
/mpp3/r01/c05/s08/cpu6/instructions
/mpp3/r01/c05/s08/cpu6/ref-cycles
/mpp3/r01/c05/s08/cpu60/branch-instructions
/mpp3/r01/c05/s08/cpu60/branch-misses
/mpp3/r01/c05/s08/cpu60/cache-misses
/mpp3/r01/c05/s08/cpu60/cache-references
/mpp3/r01/c05/s08/cpu60/col_idle
/mpp3/r01/c05/s08/cpu60/col_iowait
/mpp3/r01/c05/s08/cpu60/col_nice
/mpp3/r01/c05/s08/cpu60/col_system
/mpp3/r01/c05/s08/cpu60/col_user
/mpp3/r01/c05/s08/cpu60/cpu-cycles
/mpp3/r01/c05/s08/cpu60/instructions
/mpp3/r01/c05/s08/cpu60/ref-cycles
/mpp3/r01/c05/s08/cpu61/branch-instructions
/mpp3/r01/c05/s08/cpu61/branch-misses
/mpp3/r01/c05/s08/cpu61/cache-misses
/mpp3/r01/c05/s08/cpu61/cache-references
/mpp3/r01/c05/s08/cpu61/col_idle
/mpp3/r01/c05/s08/cpu61/col_iowait
/mpp3/r01/c05/s08/cpu61/col_nice
/mpp3/r01/c05/s08/cpu61/col_system
/mpp3/r01/c05/s08/cpu61/col_user
/mpp3/r01/c05/s08/cpu61/cpu-cycles
/mpp3/r01/c05/s08/cpu61/instructions
/mpp3/r01/c05/s08/cpu61/ref-cycles
/mpp3/r01/c05/s08/cpu62/branch-instructions
/mpp3/r01/c05/s08/cpu62/branch-misses
/mpp3/r01/c05/s08/cpu62/cache-misses
/mpp3/r01/c05/s08/cpu62/cache-references
/mpp3/r01/c05/s08/cpu62/col_idle
/mpp3/r01/c05/s08/cpu62/col_iowait
/mpp3/r01/c05/s08/cpu62/col_nice
/mpp3/r01/c05/s08/cpu62/col_system
/mpp3/r01/c05/s08/cpu62/col_user
/mpp3/r01/c05/s08/cpu62/cpu-cycles
/mpp3/r01/c05/s08/cpu62/instructions
/mpp3/r01/c05/s08/cpu62/ref-cycles
/mpp3/r01/c05/s08/cpu63/branch-instructions
/mpp3/r01/c05/s08/cpu63/branch-misses
/mpp3/r01/c05/s08/cpu63/cache-misses
/mpp3/r01/c05/s08/cpu63/cache-references
/mpp3/r01/c05/s08/cpu63/col_idle
/mpp3/r01/c05/s08/cpu63/col_iowait
/mpp3/r01/c05/s08/cpu63/col_nice
/mpp3/r01/c05/s08/cpu63/col_system
/mpp3/r01/c05/s08/cpu63/col_user
/mpp3/r01/c05/s08/cpu63/cpu-cycles
/mpp3/r01/c05/s08/cpu63/instructions
/mpp3/r01/c05/s08/cpu63/ref-cycles
/mpp3/r01/c05/s08/cpu7/branch-instructions
/mpp3/r01/c05/s08/cpu7/branch-misses
/mpp3/r01/c05/s08/cpu7/cache-misses
/mpp3/r01/c05/s08/cpu7/cache-references
/mpp3/r01/c05/s08/cpu7/col_idle
/mpp3/r01/c05/s08/cpu7/col_iowait
/mpp3/r01/c05/s08/cpu7/col_nice
/mpp3/r01/c05/s08/cpu7/col_system
/mpp3/r01/c05/s08/cpu7/col_user
/mpp3/r01/c05/s08/cpu7/cpu-cycles
/mpp3/r01/c05/s08/cpu7/instructions
/mpp3/r01/c05/s08/cpu7/ref-cycles
/mpp3/r01/c05/s08/cpu8/branch-instructions
/mpp3/r01/c05/s08/cpu8/branch-misses
/mpp3/r01/c05/s08/cpu8/cache-misses
/mpp3/r01/c05/s08/cpu8/cache-references
/mpp3/r01/c05/s08/cpu8/col_idle
/mpp3/r01/c05/s08/cpu8/col_iowait
/mpp3/r01/c05/s08/cpu8/col_nice
/mpp3/r01/c05/s08/cpu8/col_system
/mpp3/r01/c05/s08/cpu8/col_user
/mpp3/r01/c05/s08/cpu8/cpu-cycles
/mpp3/r01/c05/s08/cpu8/instructions
/mpp3/r01/c05/s08/cpu8/ref-cycles
/mpp3/r01/c05/s08/cpu9/branch-instructions
/mpp3/r01/c05/s08/cpu9/branch-misses
/mpp3/r01/c05/s08/cpu9/cache-misses
/mpp3/r01/c05/s08/cpu9/cache-references
/mpp3/r01/c05/s08/cpu9/col_idle
/mpp3/r01/c05/s08/cpu9/col_iowait
/mpp3/r01/c05/s08/cpu9/col_nice
/mpp3/r01/c05/s08/cpu9/col_system
/mpp3/r01/c05/s08/cpu9/col_user
/mpp3/r01/c05/s08/cpu9/cpu-cycles
/mpp3/r01/c05/s08/cpu9/instructions
/mpp3/r01/c05/s08/cpu9/ref-cycles
/mpp3/r01/c05/s08/ctxt
/mpp3/r01/c05/s08/dram-energy
/mpp3/r01/c05/s08/energy
/mpp3/r01/c05/s08/experiment/applicationLabel
/mpp3/r01/c05/s08/faultLabel
/mpp3/r01/c05/s08/faultPred
/mpp3/r01/c05/s08/instructions
/mpp3/r01/c05/s08/intr
/mpp3/r01/c05/s08/numa_foreign
/mpp3/r01/c05/s08/numa_hit
/mpp3/r01/c05/s08/numa_interleave
/mpp3/r01/c05/s08/numa_miss
/mpp3/r01/c05/s08/opaif0/excessiveBufferOverrunErrors
/mpp3/r01/c05/s08/opaif0/linkDowned
/mpp3/r01/c05/s08/opaif0/linkErrorRecovery
/mpp3/r01/c05/s08/opaif0/localLinkIntegrityErrors
/mpp3/r01/c05/s08/opaif0/multicastRcvPackets
/mpp3/r01/c05/s08/opaif0/multicastXmitPackets
/mpp3/r01/c05/s08/opaif0/portRcvConstraintErrors
/mpp3/r01/c05/s08/opaif0/portRcvData
/mpp3/r01/c05/s08/opaif0/portRcvErrors
/mpp3/r01/c05/s08/opaif0/portRcvPackets
/mpp3/r01/c05/s08/opaif0/portRcvRemotePhysicalErrors
/mpp3/r01/c05/s08/opaif0/portRcvSwitchRelayErrors
/mpp3/r01/c05/s08/opaif0/portXmitConstraintErrors
/mpp3/r01/c05/s08/opaif0/portXmitData
/mpp3/r01/c05/s08/opaif0/portXmitDiscards
/mpp3/r01/c05/s08/opaif0/portXmitPackets
/mpp3/r01/c05/s08/opaif0/portXmitWait
/mpp3/r01/c05/s08/opaif0/symbolError
/mpp3/r01/c05/s08/opaif0/temp
/mpp3/r01/c05/s08/opaif0/unicastRcvPackets
/mpp3/r01/c05/s08/opaif0/unicastXmitPackets
/mpp3/r01/c05/s08/opaif1/excessiveBufferOverrunErrors
/mpp3/r01/c05/s08/opaif1/linkDowned
/mpp3/r01/c05/s08/opaif1/linkErrorRecovery
/mpp3/r01/c05/s08/opaif1/localLinkIntegrityErrors
/mpp3/r01/c05/s08/opaif1/multicastRcvPackets
/mpp3/r01/c05/s08/opaif1/multicastXmitPackets
/mpp3/r01/c05/s08/opaif1/portRcvConstraintErrors
/mpp3/r01/c05/s08/opaif1/portRcvData
/mpp3/r01/c05/s08/opaif1/portRcvErrors
/mpp3/r01/c05/s08/opaif1/portRcvPackets
/mpp3/r01/c05/s08/opaif1/portRcvRemotePhysicalErrors
/mpp3/r01/c05/s08/opaif1/portRcvSwitchRelayErrors
/mpp3/r01/c05/s08/opaif1/portXmitConstraintErrors
/mpp3/r01/c05/s08/opaif1/portXmitData
/mpp3/r01/c05/s08/opaif1/portXmitDiscards
/mpp3/r01/c05/s08/opaif1/portXmitPackets
/mpp3/r01/c05/s08/opaif1/portXmitWait
/mpp3/r01/c05/s08/opaif1/symbolError
/mpp3/r01/c05/s08/opaif1/temp
/mpp3/r01/c05/s08/opaif1/unicastRcvPackets
/mpp3/r01/c05/s08/opaif1/unicastXmitPackets
/mpp3/r01/c05/s08/pgfault
/mpp3/r01/c05/s08/pgfree
/mpp3/r01/c05/s08/pgmajfault
/mpp3/r01/c05/s08/pkg-energy
/mpp3/r01/c05/s08/power
/mpp3/r01/c05/s08/processes
/mpp3/r01/c05/s08/procs_blocked
/mpp3/r01/c05/s08/procs_running
/mpp3/r01/c05/s08/ref-cycles
/mpp3/r01/c05/s08/softirq
/mpp3/r01/c05/s08/temp
/mpp3/r01/c05/s08/thp_collapse_alloc
/mpp3/r01/c05/s08/thp_fault_alloc
/mpp3/r01/c05/s08/thp_fault_fallback
/mpp3/r01/c05/s08/thp_zero_page_alloc
/mpp3/r01/c05/s08/thp_zero_page_alloc_failed
