Return-Path: <linux-stm32-bounces@st-md-mailman.stormreply.com>
Delivered-To: lists+linux-stm32@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id qAMBOmzww2lZvAQAu9opvQ
	(envelope-from <linux-stm32-bounces@st-md-mailman.stormreply.com>)
	for <lists+linux-stm32@lfdr.de>; Wed, 25 Mar 2026 15:25:48 +0100
X-Original-To: lists+linux-stm32@lfdr.de
Received: from stm-ict-prod-mailman-01.stormreply.prv (st-md-mailman.stormreply.com [52.209.6.89])
	by mail.lfdr.de (Postfix) with ESMTPS id 5237A326BA0
	for <lists+linux-stm32@lfdr.de>; Wed, 25 Mar 2026 15:25:48 +0100 (CET)
Received: from ip-172-31-3-47.eu-west-1.compute.internal (localhost [127.0.0.1])
	by stm-ict-prod-mailman-01.stormreply.prv (Postfix) with ESMTP id F017FC8F261;
	Wed, 25 Mar 2026 14:25:47 +0000 (UTC)
Received: from DUZPR83CU001.outbound.protection.outlook.com
 (mail-northeuropeazon11012050.outbound.protection.outlook.com [52.101.66.50])
 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
 (No client certificate requested)
 by stm-ict-prod-mailman-01.stormreply.prv (Postfix) with ESMTPS id 70FCFC8F260
 for <linux-stm32@st-md-mailman.stormreply.com>;
 Wed, 25 Mar 2026 14:25:46 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=hd8MOUV4F7wY2fBqCbAKSm9HRwO7icy0bWpvn2Q00nWk7LUpKGSkq2Wm8CrAAsjX48MSmDFk/9MXKJBfp0l5I3u5UTTwTQ9KXvKWBMGnxuvMtJ/6WBob56+7kea/i3E8y6K0FZ3aKbZNyPPCaw8NEC8Z/QN0m62dcxwIyCSGoEL1lwhPNL5Hp9HENlxtt+wvDERjrjkuJ66hG6iWPPaXs4SsG1NCZa6EspXx9wEYX2wCoc3CXjVAX+Mku8KVq9yGruPzVGmYGHd6ahZfMsskoM8X33VgkbGNomFAHyXGKH/CRxhanxfkFjl7Zf1smqbCabPYeBrmb5yrjbBVRQqQYw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=TlgJcHWtiFvHJvzlsRh3WE4zKW73yNw7ZkkcBodxQCE=;
 b=WSr7SVEYicoocz5n9uGKui/6SpIb9cVVK6QQxkkhVdaEXB85G6HjyDYMVKaGxTjCkwvUgwmRydp2FE1xVBh5k99iIGf8g4F6STwhcXLbVtycrAEZZ6Edqe0R23Zig4Lr7/CCOnl7OGzz2T6TPMGAvt6Jb/fl+5pM8aKNxClY+jLmEMR4D8yPTnjMRillplliVBQO8Hn52XWWMj7pWkCjHhwLiwSvj7P+G/9BbXFS+R0iS9u6dMeZJ+hdsQMAZjn4jVI83tO/nMZKW87i45dz6F0pc59QeQP+er2YZ6JvyfD1PqxcKvcf9neGNuPI4ZiDx+7/w9r6Qv0CfGiITJ3Wrw==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=fail (sender ip is
 164.130.1.59) smtp.rcpttodomain=denx.de smtp.mailfrom=foss.st.com; dmarc=fail
 (p=none sp=none pct=100) action=none header.from=foss.st.com; dkim=none
 (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=TlgJcHWtiFvHJvzlsRh3WE4zKW73yNw7ZkkcBodxQCE=;
 b=LOuLmYuAJAsfkajkZ9WPu1cofEfTbeInwOM1cdw4GZKKoQ3H/9NCOLa9PjOFLIjUvotvcr50OQkRiju51phC0AOUcRlmKShgE7nbOyBQxGcFOsF5ZnqedYfE+JPuS/IWb2uZ0gWQq9/QYamrJSOISR65J73TX+sRFlFOU8Y4ZVERd69OyZTNPcnaMyPzl0U3VSG2YbbMuJ0a9EUbNivit/WbbJkk0O1k2HgV37l1jXWuLqZK/dMyyWunGXXYyfr6JAmCLGU/cIzpXjwKC+uIGy6wzY9MLz9ZoB2OQyq00n7+nqnKLkKWm1RjF7eFodITmQmN5civAgCWxQ3xsfPf9w==
Received: from AM8P189CA0003.EURP189.PROD.OUTLOOK.COM (2603:10a6:20b:218::8)
 by GV1PR10MB6220.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:150:90::22) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9723.25; Wed, 25 Mar
 2026 14:25:38 +0000
Received: from AMS0EPF000001AC.eurprd05.prod.outlook.com
 (2603:10a6:20b:218:cafe::96) by AM8P189CA0003.outlook.office365.com
 (2603:10a6:20b:218::8) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Wed,
 25 Mar 2026 14:25:34 +0000
X-MS-Exchange-Authentication-Results: spf=fail (sender IP is 164.130.1.59)
 smtp.mailfrom=foss.st.com; dkim=none (message not signed)
 header.d=none;dmarc=fail action=none header.from=foss.st.com;
Received-SPF: Fail (protection.outlook.com: domain of foss.st.com does not
 designate 164.130.1.59 as permitted sender) receiver=protection.outlook.com;
 client-ip=164.130.1.59; helo=smtpO365.st.com;
Received: from smtpO365.st.com (164.130.1.59) by
 AMS0EPF000001AC.mail.protection.outlook.com (10.167.16.152) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.9745.21 via Frontend Transport; Wed, 25 Mar 2026 14:25:38 +0000
Received: from STKDAG1NODE1.st.com (10.75.128.132) by smtpo365.st.com
 (10.250.44.71) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Wed, 25 Mar
 2026 15:28:28 +0100
Received: from [10.48.87.93] (10.48.87.93) by STKDAG1NODE1.st.com
 (10.75.128.132) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Wed, 25 Mar
 2026 15:25:35 +0100
Message-ID: <2e0f388c-a98b-4b39-b6ff-55e5e13d03ed@foss.st.com>
Date: Wed, 25 Mar 2026 15:25:37 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
To: Alexandre Torgue <alexandre.torgue@foss.st.com>, Marek Vasut
 <marex@denx.de>, Jagan Teki <jagan@amarulasolutions.com>
References: <20260123-upstream_uboot_properties-v5-0-5167929d5af5@foss.st.com>
 <20260123-upstream_uboot_properties-v5-5-5167929d5af5@foss.st.com>
Content-Language: en-US
From: Patrice CHOTARD <patrice.chotard@foss.st.com>
In-Reply-To: <20260123-upstream_uboot_properties-v5-5-5167929d5af5@foss.st.com>
X-Originating-IP: [10.48.87.93]
X-ClientProxiedBy: STKCAS1NODE1.st.com (10.75.128.134) To STKDAG1NODE1.st.com
 (10.75.128.132)
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: AMS0EPF000001AC:EE_|GV1PR10MB6220:EE_
X-MS-Office365-Filtering-Correlation-Id: 1f23d391-80c9-435b-e4c0-08de8a7a62d5
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|7416014|1800799024|36860700016|376014|82310400026|22082099003|18002099003|56012099003;
X-Microsoft-Antispam-Message-Info: 3trXhTtzA7rivCthB/+v3DzTtXDtw2HruwGsljBKgdRS1yheN0/HcsbLrpsPWklIUA4OA1RvEeLkL7k20SYdHZO2VIAQWaK0qOhnj2AVLgP8vRljV7X2ptJtcWiRVVnetnDAv0Kelboeyp+V0JmCNVzWS/YhGY1AkB4UYHeMv5x3PCaHGduVp+YuUQn1PH/39JrRjE/hei13JQLJzCrmPIFdl+3lOimSEKbKY2iHlVCTGjoOylnpRRfgMVjuZ9PqQqLYun3PO9oeJ2bfwBYIZGzFgBkwdxbErEOGBik4o86/twAY7el9CWrm+5l5NAHWJEivd/9fo0mrz5B0zyk1Nf8dVAg8NR7RyND0UuAxxYkMRHUwQDWyneiSxO343vy6zcCSeye4TWC0RluwccQIMBTVlnyDyYgbkuQFq2iIvUdeJNQsAJTQ6Pal9Oo7nePezKeByQvWe7GXz5ck2wSMCZUpFrM3+RiFm8rtdcXaZoXPqSGSdDgZYBgZFprCoDKxn9YgDGpKE/07KW0rCxjLlL0cp+PuKRl0F05hRWI+3+aCT1stjXXx36HhKALUQwqHfRJIhDT8inQ+isA3gzYHin28ud9B8SHsQBw38LKrbeCuPg4+nfVf+jibcv+tBqGa3eQZsA8nonR/AHW8fWapVmhANsigdLWZJcE/M0/J/TW1SZAi490RJ/j50V/BfWKPkwn0d7KwmkCt4bdlaXtM5mb6lJaCFvYer1k7/ZDZitSTqdg2U7+DV6oLq2re+ydIiFgOK/mC0/d51odibV8VYA==
X-Forefront-Antispam-Report: CIP:164.130.1.59; CTRY:IT; LANG:en; SCL:1; SRV:;
 IPV:CAL; SFV:NSPM; H:smtpO365.st.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(13230040)(7416014)(1800799024)(36860700016)(376014)(82310400026)(22082099003)(18002099003)(56012099003);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: TrB5b0rx1oho+5V5rBj+/t0I4GEiIkbWRstOuf4XWpeAVeNMIJJ6LDlMJYv5ZS3AhQPFKfK0u6hRRZUqK5oVvg5fhJUQ4mLtnz77LzZ8zChqdi2GMQRRgMdLh+3IyD1bOthHTYvP4AOUNDt2HaQA30KgEFum8rR7LlsOeX3VBwQYT2x7HGAe+KgkQx+CFLmlvs7ru9ApqbAofWXqEVU/UN7hEtB5DtzBkeOGidQJSKQrCPOqdrree8rRNKFn55PU6WJ9zjhkoub4weJUrcotMhGhZvFuCWjHOv+DXCnOkpfowFGaE8VyECXXHLpF1DE0Q6wV8/HrceAqlSDqY/ilgz5Uiu+9NmLeHPgUI8TPdNAqd1N+bt9aQxVbuwvrDJUBNOQU/PEv0Q46db7cIYq4eFQVHecRpa1JuYTQ6smKKqNCI1GUUBX3S+GB6uvE8B1U
X-OriginatorOrg: foss.st.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Mar 2026 14:25:38.1006 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 1f23d391-80c9-435b-e4c0-08de8a7a62d5
X-MS-Exchange-CrossTenant-Id: 75e027c9-20d5-47d5-b82f-77d7cd041e8f
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=75e027c9-20d5-47d5-b82f-77d7cd041e8f; Ip=[164.130.1.59];
 Helo=[smtpO365.st.com]
X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001AC.eurprd05.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR10MB6220
Cc: Christoph Niedermaier <cniedermaier@dh-electronics.com>,
 Rob Herring <robh@kernel.org>, Conor Dooley <conor+dt@kernel.org>,
 devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
 kernel@dh-electronics.com, Maxime Coquelin <mcoquelin.stm32@gmail.com>,
 Patrick Delaunay <patrick.delaunay@foss.st.com>, Krzysztof
 Kozlowski <krzk+dt@kernel.org>, linux-stm32@st-md-mailman.stormreply.com,
 linux-arm-kernel@lists.infradead.org
Subject: Re: [Linux-stm32] [PATCH v5 5/6] ARM: dts: stm32: Add boot phase
 tags for STMicroelectronics mp15 boards
X-BeenThere: linux-stm32@st-md-mailman.stormreply.com
X-Mailman-Version: 2.1.15
Precedence: list
List-Id: <linux-stm32.st-md-mailman.stormreply.com>
List-Unsubscribe: <https://st-md-mailman.stormreply.com/mailman/options/linux-stm32>, 
 <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=unsubscribe>
List-Archive: <http://st-md-mailman.stormreply.com/pipermail/linux-stm32/>
List-Post: <mailto:linux-stm32@st-md-mailman.stormreply.com>
List-Help: <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=help>
List-Subscribe: <https://st-md-mailman.stormreply.com/mailman/listinfo/linux-stm32>, 
 <mailto:linux-stm32-request@st-md-mailman.stormreply.com?subject=subscribe>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: linux-stm32-bounces@st-md-mailman.stormreply.com
Sender: "Linux-stm32" <linux-stm32-bounces@st-md-mailman.stormreply.com>
X-Spamd-Result: default: False [4.39 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_REJECT(1.00)[signature check failed: fail, {[1] = sig:microsoft.com:reject}];
	R_DKIM_REJECT(1.00)[foss.st.com:s=selector2];
	HFILTER_HELO_IP_A(1.00)[stm-ict-prod-mailman-01.stormreply.prv];
	HFILTER_HELO_NORES_A_OR_MX(0.30)[stm-ict-prod-mailman-01.stormreply.prv];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:52.209.6.89];
	DMARC_POLICY_SOFTFAIL(0.10)[foss.st.com : SPF not aligned (relaxed),none];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:alexandre.torgue@foss.st.com,m:marex@denx.de,m:jagan@amarulasolutions.com,m:cniedermaier@dh-electronics.com,m:robh@kernel.org,m:conor+dt@kernel.org,m:devicetree@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:kernel@dh-electronics.com,m:mcoquelin.stm32@gmail.com,m:patrick.delaunay@foss.st.com,m:krzk+dt@kernel.org,m:linux-stm32@st-md-mailman.stormreply.com,m:linux-arm-kernel@lists.infradead.org,m:conor@kernel.org,m:mcoquelinstm32@gmail.com,m:krzk@kernel.org,s:lists@lfdr.de];
	SUSPICIOUS_AUTH_ORIGIN(0.00)[];
	FORGED_SENDER(0.00)[patrice.chotard@foss.st.com,linux-stm32-bounces@st-md-mailman.stormreply.com];
	RCPT_COUNT_TWELVE(0.00)[14];
	GREYLIST(0.00)[pass,meta];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[linux-stm32@st-md-mailman.stormreply.com];
	DBL_BLOCKED_OPENRESOLVER(0.00)[stm-ict-prod-mailman-01.stormreply.prv:helo,st-md-mailman.stormreply.com:rdns];
	DKIM_TRACE(0.00)[foss.st.com:-];
	TO_DN_SOME(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[linux-stm32@st-md-mailman.stormreply.com];
	HAS_XOIP(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_HAS_DN(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[patrice.chotard@foss.st.com,linux-stm32-bounces@st-md-mailman.stormreply.com];
	FREEMAIL_CC(0.00)[dh-electronics.com,kernel.org,vger.kernel.org,gmail.com,foss.st.com,st-md-mailman.stormreply.com,lists.infradead.org];
	NEURAL_HAM(-0.00)[-0.403];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:16509, ipnet:52.208.0.0/13, country:US];
	TAGGED_RCPT(0.00)[linux-stm32,dt];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: 5237A326BA0
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Hi Jagan, Marek

Any remarks on these Engicam MicroGEA/ICORE/DHCOM/DHCOR dt update ?

Thanks
Patrice

On 1/23/26 11:14, Patrice Chotard wrote:
> The bootph-all flag was introduced in dt-schema
> (dtschema/schemas/bootph.yaml) to define node usage across
> different boot phases.
> 
> To ensure SD boot, timer, gpio, syscfg, clock and uart nodes need to be
> present in all boot stages, so add missing bootph-all phase flag
> to these nodes to support SD boot.
> 
> Signed-off-by: Patrice Chotard <patrice.chotard@foss.st.com>
> ---
>  arch/arm/boot/dts/st/stm32mp151.dtsi               |   2 +-
>  arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts      |  19 +++
>  .../st/stm32mp157a-icore-stm32mp1-ctouch2-of10.dts |   1 +
>  .../dts/st/stm32mp157a-icore-stm32mp1-ctouch2.dts  |  25 +++
>  .../dts/st/stm32mp157a-icore-stm32mp1-edimm2.2.dts |  26 ++++
>  .../boot/dts/st/stm32mp157a-icore-stm32mp1.dtsi    | 100 ++++++++++++
>  ...m32mp157a-microgea-stm32mp1-microdev2.0-of7.dts |  27 ++++
>  .../stm32mp157a-microgea-stm32mp1-microdev2.0.dts  |  27 ++++
>  .../boot/dts/st/stm32mp157a-microgea-stm32mp1.dtsi |  97 ++++++++++++
>  arch/arm/boot/dts/st/stm32mp157c-dk2-scmi.dts      |   5 +
>  arch/arm/boot/dts/st/stm32mp157c-dk2.dts           |   1 +
>  arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts      |  19 +++
>  arch/arm/boot/dts/st/stm32mp157c-ed1.dts           | 151 ++++++++++++++++++
>  arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts      |   5 +
>  arch/arm/boot/dts/st/stm32mp157c-ev1.dts           |  38 +++++
>  arch/arm/boot/dts/st/stm32mp157c-lxa-mc1.dts       |   1 +
>  arch/arm/boot/dts/st/stm32mp157c-odyssey-som.dtsi  | 119 ++++++++++++++
>  arch/arm/boot/dts/st/stm32mp157c-odyssey.dts       |  21 +++
>  arch/arm/boot/dts/st/stm32mp157c-osd32mp1-red.dts  |   1 +
>  arch/arm/boot/dts/st/stm32mp157f-dk2-scmi.dtsi     |   5 +
>  arch/arm/boot/dts/st/stm32mp157f-dk2.dts           |   1 +
>  arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi   |   1 +
>  arch/arm/boot/dts/st/stm32mp15xx-dhcom-som.dtsi    | 172 +++++++++++++++++++++
>  .../boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi   |  55 +++++++
>  .../boot/dts/st/stm32mp15xx-dhcor-drc-compact.dtsi |  50 ++++++
>  arch/arm/boot/dts/st/stm32mp15xx-dhcor-som.dtsi    | 157 +++++++++++++++++++
>  .../boot/dts/st/stm32mp15xx-dhcor-testbench.dtsi   |  50 ++++++
>  arch/arm/boot/dts/st/stm32mp15xx-dkx.dtsi          | 122 +++++++++++++++
>  28 files changed, 1297 insertions(+), 1 deletion(-)
> 
> diff --git a/arch/arm/boot/dts/st/stm32mp151.dtsi b/arch/arm/boot/dts/st/stm32mp151.dtsi
> index b1b568dfd126..ada55b2c1aa2 100644
> --- a/arch/arm/boot/dts/st/stm32mp151.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp151.dtsi
> @@ -30,7 +30,7 @@ arm-pmu {
>  		interrupt-parent = <&intc>;
>  	};
>  
> -	psci {
> +	psci: psci {
>  		compatible = "arm,psci-1.0";
>  		method = "smc";
>  	};
> diff --git a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts b/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts
> index 847b360f02fc..b81b6e168b67 100644
> --- a/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157a-dk1-scmi.dts
> @@ -65,6 +65,7 @@ &m4_rproc {
>  &optee {
>  	interrupt-parent = <&intc>;
>  	interrupts = <GIC_PPI 15 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
> +	bootph-some-ram;
>  };
>  
>  &rcc {
> @@ -85,3 +86,21 @@ &rng1 {
>  &rtc {
>  	clocks = <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>;
>  };
> +
> +&scmi {
> +	bootph-some-ram;
> +};
> +
> +&uart4 {
> +	bootph-all;
> +};
> +
> +&uart4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-ctouch2-of10.dts b/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-ctouch2-of10.dts
> index df97e03d2a5a..4ad1313efca9 100644
> --- a/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-ctouch2-of10.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-ctouch2-of10.dts
> @@ -92,6 +92,7 @@ bridge_out: endpoint {
>  };
>  
>  &ltdc {
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> diff --git a/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-ctouch2.dts b/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-ctouch2.dts
> index 60ce4425a7fd..ac4e313ca371 100644
> --- a/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-ctouch2.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-ctouch2.dts
> @@ -35,15 +35,40 @@ &sdmmc1 {
>  	pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
>  	st,neg-edge;
>  	vmmc-supply = <&v3v3>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &uart4 {
>  	pinctrl-names = "default", "sleep", "idle";
>  	pinctrl-0 = <&uart4_pins_a>;
>  	pinctrl-1 = <&uart4_sleep_pins_a>;
>  	pinctrl-2 = <&uart4_idle_pins_a>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
> +
> +&uart4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +
> +	pins2 {
> +		bootph-all;
> +		bias-pull-up;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-edimm2.2.dts b/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-edimm2.2.dts
> index f8e404346396..cc24a29fba15 100644
> --- a/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-edimm2.2.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1-edimm2.2.dts
> @@ -92,6 +92,7 @@ bridge_out_panel: endpoint {
>  };
>  
>  &ltdc {
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> @@ -110,15 +111,40 @@ &sdmmc1 {
>  	pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
>  	st,neg-edge;
>  	vmmc-supply = <&v3v3>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &uart4 {
>  	pinctrl-names = "default", "sleep", "idle";
>  	pinctrl-0 = <&uart4_pins_a>;
>  	pinctrl-1 = <&uart4_sleep_pins_a>;
>  	pinctrl-2 = <&uart4_idle_pins_a>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
> +
> +&uart4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +
> +	pins2 {
> +		bootph-all;
> +		bias-pull-up;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1.dtsi b/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1.dtsi
> index 569a7e940ecc..db93934019d1 100644
> --- a/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp157a-icore-stm32mp1.dtsi
> @@ -61,6 +61,7 @@ vddcore: regulator-vddcore {
>  		regulator-min-microvolt = <1200000>;
>  		regulator-max-microvolt = <1200000>;
>  		regulator-always-on;
> +		bootph-all;
>  	};
>  
>  	vdd: regulator-vdd {
> @@ -69,6 +70,7 @@ vdd: regulator-vdd {
>  		regulator-min-microvolt = <3300000>;
>  		regulator-max-microvolt = <3300000>;
>  		regulator-always-on;
> +		bootph-all;
>  	};
>  
>  	vdd_usb: regulator-vdd-usb {
> @@ -77,6 +79,7 @@ vdd_usb: regulator-vdd-usb {
>  		regulator-min-microvolt = <3300000>;
>  		regulator-max-microvolt = <3300000>;
>  		regulator-always-on;
> +		bootph-all;
>  	};
>  
>  	vdda: regulator-vdda {
> @@ -85,6 +88,7 @@ vdda: regulator-vdda {
>  		regulator-min-microvolt = <3300000>;
>  		regulator-max-microvolt = <3300000>;
>  		regulator-always-on;
> +		bootph-all;
>  	};
>  
>  	vdd_ddr: regulator-vdd-ddr {
> @@ -93,6 +97,7 @@ vdd_ddr: regulator-vdd-ddr {
>  		regulator-min-microvolt = <1350000>;
>  		regulator-max-microvolt = <1350000>;
>  		regulator-always-on;
> +		bootph-all;
>  	};
>  
>  	vtt_ddr: regulator-vtt-ddr {
> @@ -102,6 +107,7 @@ vtt_ddr: regulator-vtt-ddr {
>  		regulator-max-microvolt = <675000>;
>  		regulator-always-on;
>  		vin-supply = <&vdd>;
> +		bootph-all;
>  	};
>  
>  	vref_ddr: regulator-vref-ddr {
> @@ -111,6 +117,7 @@ vref_ddr: regulator-vref-ddr {
>  		regulator-max-microvolt = <675000>;
>  		regulator-always-on;
>  		vin-supply = <&vdd>;
> +		bootph-all;
>  	};
>  
>  	vdd_sd: regulator-vdd-sd {
> @@ -119,6 +126,7 @@ vdd_sd: regulator-vdd-sd {
>  		regulator-min-microvolt = <3300000>;
>  		regulator-max-microvolt = <3300000>;
>  		regulator-always-on;
> +		bootph-all;
>  	};
>  
>  	v3v3: regulator-v3v3 {
> @@ -127,6 +135,7 @@ v3v3: regulator-v3v3 {
>  		regulator-min-microvolt = <3300000>;
>  		regulator-max-microvolt = <3300000>;
>  		regulator-always-on;
> +		bootph-all;
>  	};
>  
>  	v2v8: regulator-v2v8 {
> @@ -136,6 +145,7 @@ v2v8: regulator-v2v8 {
>  		regulator-max-microvolt = <2800000>;
>  		regulator-always-on;
>  		vin-supply = <&v3v3>;
> +		bootph-all;
>  	};
>  
>  	v1v8: regulator-v1v8 {
> @@ -145,13 +155,86 @@ v1v8: regulator-v1v8 {
>  		regulator-max-microvolt = <1800000>;
>  		regulator-always-on;
>  		vin-supply = <&v3v3>;
> +		bootph-all;
>  	};
>  };
>  
> +&bsec {
> +	bootph-all;
> +};
> +
> +&clk_hse {
> +	bootph-all;
> +};
> +
> +&clk_hsi {
> +	bootph-all;
> +};
> +
> +&clk_lse {
> +	bootph-all;
> +};
> +
> +&clk_lsi {
> +	bootph-all;
> +};
> +
> +&clk_csi {
> +	bootph-all;
> +};
> +
>  &dts {
>  	status = "okay";
>  };
>  
> +&gpioa {
> +	bootph-all;
> +};
> +
> +&gpiob {
> +	bootph-all;
> +};
> +
> +&gpioc {
> +	bootph-all;
> +};
> +
> +&gpiod {
> +	bootph-all;
> +};
> +
> +&gpioe {
> +	bootph-all;
> +};
> +
> +&gpiof {
> +	bootph-all;
> +};
> +
> +&gpiog {
> +	bootph-all;
> +};
> +
> +&gpioh {
> +	bootph-all;
> +};
> +
> +&gpioi {
> +	bootph-all;
> +};
> +
> +&gpioj {
> +	bootph-all;
> +};
> +
> +&gpiok {
> +	bootph-all;
> +};
> +
> +&gpioz {
> +	bootph-all;
> +};
> +
>  &i2c2 {
>  	i2c-scl-falling-time-ns = <20>;
>  	i2c-scl-rising-time-ns = <185>;
> @@ -167,6 +250,7 @@ &ipcc {
>  
>  &iwdg2 {
>  	timeout-sec = <32>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> @@ -180,6 +264,22 @@ &m4_rproc {
>  	status = "okay";
>  };
>  
> +&pinctrl {
> +	bootph-all;
> +};
> +
> +&pinctrl_z {
> +	bootph-all;
> +};
> +
> +&psci {
> +	bootph-some-ram;
> +};
> +
> +&rcc {
> +	bootph-all;
> +};
> +
>  &rng1 {
>  	status = "okay";
>  };
> diff --git a/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts b/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts
> index 5116a7785201..7bfd7da4a8db 100644
> --- a/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts
> @@ -78,6 +78,7 @@ &i2c2 {
>  &ltdc {
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&ltdc_pins>;
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> @@ -134,19 +135,45 @@ &sdmmc1 {
>  	pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
>  	st,neg-edge;
>  	vmmc-supply = <&vdd>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-all;
> +
> +	pins1 {
> +		bootph-all;
> +	};
> +
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &uart4 {
>  	pinctrl-names = "default", "sleep", "idle";
>  	pinctrl-0 = <&uart4_pins_a>;
>  	pinctrl-1 = <&uart4_sleep_pins_a>;
>  	pinctrl-2 = <&uart4_idle_pins_a>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
>  
> +&uart4_pins_a {
> +	bootph-all;
> +
> +	pins1 {
> +		bootph-all;
> +	};
> +
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  /* J31: RS323 */
>  &uart8 {
>  	pinctrl-names = "default";
> diff --git a/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1-microdev2.0.dts b/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1-microdev2.0.dts
> index d949559be020..a1f79659d7c5 100644
> --- a/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1-microdev2.0.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1-microdev2.0.dts
> @@ -36,19 +36,46 @@ &sdmmc1 {
>  	pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>;
>  	st,neg-edge;
>  	vmmc-supply = <&vdd>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-all;
> +
> +	pins1 {
> +		bootph-all;
> +	};
> +
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &uart4 {
>  	pinctrl-names = "default", "sleep", "idle";
>  	pinctrl-0 = <&uart4_pins_a>;
>  	pinctrl-1 = <&uart4_sleep_pins_a>;
>  	pinctrl-2 = <&uart4_idle_pins_a>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
>  
> +&uart4_pins_a {
> +	bootph-all;
> +
> +	pins1 {
> +		bootph-all;
> +	};
> +
> +	pins2 {
> +		bootph-all;
> +		bias-pull-up;
> +	};
> +};
> +
>  /* J31: RS323 */
>  &uart8 {
>  	pinctrl-names = "default";
> diff --git a/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1.dtsi b/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1.dtsi
> index a75f50cf7123..4f6f4712d634 100644
> --- a/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp157a-microgea-stm32mp1.dtsi
> @@ -61,6 +61,7 @@ vin: regulator-vin {
>  		regulator-min-microvolt = <5000000>;
>  		regulator-max-microvolt = <5000000>;
>  		regulator-always-on;
> +		bootph-all;
>  	};
>  
>  	vddcore: regulator-vddcore {
> @@ -70,6 +71,7 @@ vddcore: regulator-vddcore {
>  		regulator-max-microvolt = <1200000>;
>  		regulator-always-on;
>  		vin-supply = <&vin>;
> +		bootph-all;
>  	};
>  
>  	vdd: regulator-vdd {
> @@ -79,6 +81,7 @@ vdd: regulator-vdd {
>  		regulator-max-microvolt = <3300000>;
>  		regulator-always-on;
>  		vin-supply = <&vin>;
> +		bootph-all;
>  	};
>  
>  	vddq_ddr: regulator-vddq-ddr {
> @@ -88,9 +91,34 @@ vddq_ddr: regulator-vddq-ddr {
>  		regulator-max-microvolt = <1350000>;
>  		regulator-always-on;
>  		vin-supply = <&vin>;
> +		bootph-all;
>  	};
>  };
>  
> +&bsec {
> +	bootph-all;
> +};
> +
> +&clk_hse {
> +	bootph-all;
> +};
> +
> +&clk_hsi {
> +	bootph-all;
> +};
> +
> +&clk_lse {
> +	bootph-all;
> +};
> +
> +&clk_lsi {
> +	bootph-all;
> +};
> +
> +&clk_csi {
> +	bootph-all;
> +};
> +
>  &dts {
>  	status = "okay";
>  };
> @@ -113,12 +141,61 @@ nand@0 {
>  	};
>  };
>  
> +&gpioa {
> +	bootph-all;
> +};
> +
> +&gpiob {
> +	bootph-all;
> +};
> +
> +&gpioc {
> +	bootph-all;
> +};
> +
> +&gpiod {
> +	bootph-all;
> +};
> +
> +&gpioe {
> +	bootph-all;
> +};
> +
> +&gpiof {
> +	bootph-all;
> +};
> +
> +&gpiog {
> +	bootph-all;
> +};
> +
> +&gpioh {
> +	bootph-all;
> +};
> +
> +&gpioi {
> +	bootph-all;
> +};
> +
> +&gpioj {
> +	bootph-all;
> +};
> +
> +&gpiok {
> +	bootph-all;
> +};
> +
> +&gpioz {
> +	bootph-all;
> +};
> +
>  &ipcc {
>  	status = "okay";
>  };
>  
>  &iwdg2 {
>  	timeout-sec = <32>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> @@ -132,6 +209,26 @@ &m4_rproc {
>  	status = "okay";
>  };
>  
> +&pinctrl {
> +	bootph-all;
> +};
> +
> +&pinctrl_z {
> +	bootph-all;
> +};
> +
> +&psci {
> +	bootph-some-ram;
> +};
> +
> +&pwr_regulators {
> +	bootph-all;
> +};
> +
> +&rcc {
> +	bootph-all;
> +};
> +
>  &rng1 {
>  	status = "okay";
>  };
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-dk2-scmi.dts b/arch/arm/boot/dts/st/stm32mp157c-dk2-scmi.dts
> index 43280289759d..e192d033626e 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-dk2-scmi.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-dk2-scmi.dts
> @@ -71,6 +71,7 @@ &m4_rproc {
>  &optee {
>  	interrupt-parent = <&intc>;
>  	interrupts = <GIC_PPI 15 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
> +	bootph-some-ram;
>  };
>  
>  &rcc {
> @@ -91,3 +92,7 @@ &rng1 {
>  &rtc {
>  	clocks = <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>;
>  };
> +
> +&scmi {
> +	bootph-some-ram;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts b/arch/arm/boot/dts/st/stm32mp157c-dk2.dts
> index 1ec3b8f2faa9..bf9fdf0d611c 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-dk2.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-dk2.dts
> @@ -80,6 +80,7 @@ touchscreen@38 {
>  };
>  
>  &ltdc {
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts b/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts
> index 6f27d794d270..f053a70cb254 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1-scmi.dts
> @@ -70,6 +70,7 @@ &m4_rproc {
>  &optee {
>  	interrupt-parent = <&intc>;
>  	interrupts = <GIC_PPI 15 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
> +	bootph-some-ram;
>  };
>  
>  &rcc {
> @@ -90,3 +91,21 @@ &rng1 {
>  &rtc {
>  	clocks = <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>;
>  };
> +
> +&scmi {
> +	bootph-some-ram;
> +};
> +
> +&uart4 {
> +	bootph-all;
> +};
> +
> +&uart4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts b/arch/arm/boot/dts/st/stm32mp157c-ed1.dts
> index f6c478dbd041..86919bb642fa 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-ed1.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-ed1.dts
> @@ -132,6 +132,31 @@ channel@6 {
>  	};
>  };
>  
> +
> +&bsec {
> +	bootph-all;
> +};
> +
> +&clk_hse {
> +	bootph-all;
> +};
> +
> +&clk_hsi {
> +	bootph-all;
> +};
> +
> +&clk_lse {
> +	bootph-all;
> +};
> +
> +&clk_lsi {
> +	bootph-all;
> +};
> +
> +&clk_csi {
> +	bootph-all;
> +};
> +
>  &crc1 {
>  	status = "okay";
>  };
> @@ -157,6 +182,54 @@ &dts {
>  	status = "okay";
>  };
>  
> +&gpioa {
> +	bootph-all;
> +};
> +
> +&gpiob {
> +	bootph-all;
> +};
> +
> +&gpioc {
> +	bootph-all;
> +};
> +
> +&gpiod {
> +	bootph-all;
> +};
> +
> +&gpioe {
> +	bootph-all;
> +};
> +
> +&gpiof {
> +	bootph-all;
> +};
> +
> +&gpiog {
> +	bootph-all;
> +};
> +
> +&gpioh {
> +	bootph-all;
> +};
> +
> +&gpioi {
> +	bootph-all;
> +};
> +
> +&gpioj {
> +	bootph-all;
> +};
> +
> +&gpiok {
> +	bootph-all;
> +};
> +
> +&gpioz {
> +	bootph-all;
> +};
> +
>  &hash1 {
>  	status = "okay";
>  };
> @@ -168,7 +241,9 @@ &i2c4 {
>  	i2c-scl-rising-time-ns = <185>;
>  	i2c-scl-falling-time-ns = <20>;
>  	clock-frequency = <400000>;
> +	bootph-all;
>  	status = "okay";
> +
>  	/* spare dmas for other usage */
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
> @@ -179,6 +254,7 @@ pmic: stpmic@33 {
>  		interrupts-extended = <&gpioa 0 IRQ_TYPE_EDGE_FALLING>;
>  		interrupt-controller;
>  		#interrupt-cells = <2>;
> +		bootph-all;
>  		status = "okay";
>  
>  		regulators {
> @@ -314,12 +390,20 @@ watchdog {
>  	};
>  };
>  
> +&i2c4_pins_a {
> +	bootph-all;
> +	pins {
> +		bootph-all;
> +	};
> +};
> +
>  &ipcc {
>  	status = "okay";
>  };
>  
>  &iwdg2 {
>  	timeout-sec = <32>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> @@ -335,9 +419,26 @@ &m4_rproc {
>  	status = "okay";
>  };
>  
> +&pinctrl {
> +	bootph-all;
> +};
> +
> +&pinctrl_z {
> +	bootph-all;
> +};
> +
> +&psci {
> +	bootph-some-ram;
> +};
> +
>  &pwr_regulators {
>  	vdd-supply = <&vdd>;
>  	vdd_3v3_usbfs-supply = <&vdd_usb>;
> +	bootph-all;
> +};
> +
> +&rcc {
> +	bootph-all;
>  };
>  
>  &rng1 {
> @@ -365,9 +466,30 @@ &sdmmc1 {
>  	sd-uhs-sdr25;
>  	sd-uhs-sdr50;
>  	sd-uhs-ddr50;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc1_dir_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc2 {
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>;
> @@ -381,9 +503,27 @@ &sdmmc2 {
>  	vmmc-supply = <&v3v3>;
>  	vqmmc-supply = <&vdd>;
>  	mmc-ddr-3_3v;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc2_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc2_d47_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &timers6 {
>  	status = "okay";
>  	/* spare dmas for other usage */
> @@ -399,11 +539,22 @@ &uart4 {
>  	pinctrl-0 = <&uart4_pins_a>;
>  	pinctrl-1 = <&uart4_sleep_pins_a>;
>  	pinctrl-2 = <&uart4_idle_pins_a>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
>  
> +&uart4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &usbotg_hs {
>  	vbus-supply = <&vbus_otg>;
>  };
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts b/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts
> index 6ae391bffee5..17295d67ab85 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1-scmi.dts
> @@ -75,6 +75,7 @@ &m4_rproc {
>  &optee {
>  	interrupt-parent = <&intc>;
>  	interrupts = <GIC_PPI 15 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
> +	bootph-some-ram;
>  };
>  
>  &rcc {
> @@ -95,3 +96,7 @@ &rng1 {
>  &rtc {
>  	clocks = <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>;
>  };
> +
> +&scmi {
> +	bootph-some-ram;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts b/arch/arm/boot/dts/st/stm32mp157c-ev1.dts
> index 8f99c30f1af1..d43bddc42ad9 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-ev1.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-ev1.dts
> @@ -231,6 +231,7 @@ &i2c5 {
>  };
>  
>  &ltdc {
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> @@ -262,6 +263,7 @@ &qspi_bk2_sleep_pins_a
>  	reg = <0x58003000 0x1000>, <0x70000000 0x4000000>;
>  	#address-cells = <1>;
>  	#size-cells = <0>;
> +	bootph-pre-ram;
>  	status = "okay";
>  
>  	flash0: flash@0 {
> @@ -271,6 +273,7 @@ flash0: flash@0 {
>  		spi-max-frequency = <108000000>;
>  		#address-cells = <1>;
>  		#size-cells = <1>;
> +		bootph-pre-ram;
>  	};
>  
>  	flash1: flash@1 {
> @@ -283,6 +286,41 @@ flash1: flash@1 {
>  	};
>  };
>  
> +&qspi_clk_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_bk1_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_cs1_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_bk2_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_cs2_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc3 {
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc3_b4_pins_a>;
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-lxa-mc1.dts b/arch/arm/boot/dts/st/stm32mp157c-lxa-mc1.dts
> index eada9cf257be..9f513045c559 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-lxa-mc1.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-lxa-mc1.dts
> @@ -158,6 +158,7 @@ &ltdc {
>  	pinctrl-names = "default", "sleep";
>  	pinctrl-0 = <&ltdc_pins_c>;
>  	pinctrl-1 = <&ltdc_sleep_pins_c>;
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-odyssey-som.dtsi b/arch/arm/boot/dts/st/stm32mp157c-odyssey-som.dtsi
> index cf7485251490..1c5517f57ecd 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-odyssey-som.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp157c-odyssey-som.dtsi
> @@ -75,11 +75,84 @@ led-blue {
>  	};
>  };
>  
> +&bsec {
> +	bootph-all;
> +};
> +
> +&clk_hse {
> +	bootph-all;
> +};
> +
> +&clk_hsi {
> +	bootph-all;
> +};
> +
> +&clk_lse {
> +	bootph-all;
> +};
> +
> +&clk_lsi {
> +	bootph-all;
> +};
> +
> +&clk_csi {
> +	bootph-all;
> +};
> +
> +&gpioa {
> +	bootph-all;
> +};
> +
> +&gpiob {
> +	bootph-all;
> +};
> +
> +&gpioc {
> +	bootph-all;
> +};
> +
> +&gpiod {
> +	bootph-all;
> +};
> +
> +&gpioe {
> +	bootph-all;
> +};
> +
> +&gpiof {
> +	bootph-all;
> +};
> +
> +&gpiog {
> +	bootph-all;
> +};
> +
> +&gpioh {
> +	bootph-all;
> +};
> +
> +&gpioi {
> +	bootph-all;
> +};
> +
> +&gpioj {
> +	bootph-all;
> +};
> +
> +&gpiok {
> +	bootph-all;
> +};
> +
> +&gpioz {
> +	bootph-all;
> +};
> +
>  &i2c2 {
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&i2c2_pins_a>;
>  	i2c-scl-rising-time-ns = <185>;
>  	i2c-scl-falling-time-ns = <20>;
> +	bootph-all;
>  	status = "okay";
>  	/* spare dmas for other usage */
>  	/delete-property/dmas;
> @@ -91,6 +164,7 @@ pmic: stpmic@33 {
>  		interrupts-extended = <&gpioa 0 IRQ_TYPE_EDGE_FALLING>;
>  		interrupt-controller;
>  		#interrupt-cells = <2>;
> +		bootph-all;
>  
>  		regulators {
>  			compatible = "st,stpmic1-regulators";
> @@ -218,12 +292,20 @@ watchdog {
>  	};
>  };
>  
> +&i2c2_pins_a {
> +	bootph-all;
> +	pins {
> +		bootph-all;
> +	};
> +};
> +
>  &ipcc {
>  	status = "okay";
>  };
>  
>  &iwdg2 {
>  	timeout-sec = <32>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> @@ -237,6 +319,26 @@ &m4_rproc {
>  	status = "okay";
>  };
>  
> +&pinctrl {
> +	bootph-all;
> +};
> +
> +&pinctrl_z {
> +	bootph-all;
> +};
> +
> +&psci {
> +	bootph-some-ram;
> +};
> +
> +&pwr_regulators {
> +	bootph-all;
> +};
> +
> +&rcc {
> +	bootph-all;
> +};
> +
>  &rng1 {
>  	status = "okay";
>  };
> @@ -258,6 +360,23 @@ &sdmmc2 {
>  	vmmc-supply = <&v3v3>;
>  	vqmmc-supply = <&vdd>;
>  	mmc-ddr-3_3v;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc2_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc2_d47_pins_d {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-odyssey.dts b/arch/arm/boot/dts/st/stm32mp157c-odyssey.dts
> index a8b3f7a54703..92bc25b3f563 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-odyssey.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-odyssey.dts
> @@ -75,14 +75,35 @@ &sdmmc1 {
>  	st,neg-edge;
>  	bus-width = <4>;
>  	vmmc-supply = <&v3v3>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &uart4 {
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&uart4_pins_a>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
>  
> +&uart4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp157c-osd32mp1-red.dts b/arch/arm/boot/dts/st/stm32mp157c-osd32mp1-red.dts
> index 36e6055b5665..b404ea3752d9 100644
> --- a/arch/arm/boot/dts/st/stm32mp157c-osd32mp1-red.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157c-osd32mp1-red.dts
> @@ -131,6 +131,7 @@ i2s2_endpoint: endpoint {
>  };
>  
>  &ltdc {
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> diff --git a/arch/arm/boot/dts/st/stm32mp157f-dk2-scmi.dtsi b/arch/arm/boot/dts/st/stm32mp157f-dk2-scmi.dtsi
> index 89de85a2eff3..5d29c2154b46 100644
> --- a/arch/arm/boot/dts/st/stm32mp157f-dk2-scmi.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp157f-dk2-scmi.dtsi
> @@ -87,6 +87,7 @@ &mdma1 {
>  &optee {
>  	interrupt-parent = <&intc>;
>  	interrupts = <GIC_PPI 15 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
> +	bootph-some-ram;
>  };
>  
>  &pwr_regulators {
> @@ -114,6 +115,10 @@ &rtc {
>  	clocks = <&scmi_clk CK_SCMI_RTCAPB>, <&scmi_clk CK_SCMI_RTC>;
>  };
>  
> +&scmi {
> +	bootph-some-ram;
> +};
> +
>  &scmi_reguls {
>  	scmi_vddcore: regulator@3 {
>  		reg = <VOLTD_SCMI_STPMIC1_BUCK1>;
> diff --git a/arch/arm/boot/dts/st/stm32mp157f-dk2.dts b/arch/arm/boot/dts/st/stm32mp157f-dk2.dts
> index 8fa61e54d026..4d857b3575fd 100644
> --- a/arch/arm/boot/dts/st/stm32mp157f-dk2.dts
> +++ b/arch/arm/boot/dts/st/stm32mp157f-dk2.dts
> @@ -97,6 +97,7 @@ stpmic@33 {
>  };
>  
>  &ltdc {
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi
> index 5c77202ee196..2e02cd8e7e0d 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-pdk2.dtsi
> @@ -201,6 +201,7 @@ &ltdc {
>  	pinctrl-names = "default", "sleep";
>  	pinctrl-0 = <&ltdc_pins_b>;
>  	pinctrl-1 = <&ltdc_sleep_pins_b>;
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-som.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-som.dtsi
> index 4cc633683c6b..2c40ceaf1f33 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dhcom-som.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcom-som.dtsi
> @@ -103,6 +103,10 @@ channel@1 {
>  	};
>  };
>  
> +&bsec {
> +	bootph-all;
> +};
> +
>  &crc1 {
>  	status = "okay";
>  };
> @@ -121,6 +125,26 @@ dac2: dac@2 {
>  	};
>  };
>  
> +&clk_hse {
> +	bootph-all;
> +};
> +
> +&clk_hsi {
> +	bootph-all;
> +};
> +
> +&clk_lse {
> +	bootph-all;
> +};
> +
> +&clk_lsi {
> +	bootph-all;
> +};
> +
> +&clk_csi {
> +	bootph-all;
> +};
> +
>  &dts {
>  	status = "okay";
>  };
> @@ -190,6 +214,7 @@ &gpioa {
>  			  "", "", "DHCOM-K", "",
>  			  "", "", "", "",
>  			  "", "", "", "";
> +	bootph-all;
>  };
>  
>  &gpiob {
> @@ -197,6 +222,7 @@ &gpiob {
>  			  "", "", "", "",
>  			  "DHCOM-Q", "", "", "",
>  			  "", "", "", "";
> +	bootph-all;
>  };
>  
>  &gpioc {
> @@ -204,6 +230,7 @@ &gpioc {
>  			  "", "", "DHCOM-E", "",
>  			  "", "", "", "",
>  			  "", "", "", "";
> +	bootph-all;
>  };
>  
>  &gpiod {
> @@ -211,6 +238,7 @@ &gpiod {
>  			  "", "", "DHCOM-B", "",
>  			  "", "", "", "DHCOM-F",
>  			  "DHCOM-D", "", "", "";
> +	bootph-all;
>  };
>  
>  &gpioe {
> @@ -218,6 +246,7 @@ &gpioe {
>  			  "", "", "DHCOM-P", "",
>  			  "", "", "", "",
>  			  "", "", "", "";
> +	bootph-all;
>  };
>  
>  &gpiof {
> @@ -225,6 +254,7 @@ &gpiof {
>  			  "", "", "", "",
>  			  "", "", "", "",
>  			  "", "", "", "";
> +	bootph-all;
>  };
>  
>  &gpiog {
> @@ -232,6 +262,7 @@ &gpiog {
>  			  "", "", "", "",
>  			  "DHCOM-L", "", "", "",
>  			  "", "", "", "";
> +	bootph-all;
>  };
>  
>  &gpioh {
> @@ -239,6 +270,7 @@ &gpioh {
>  			  "", "", "", "DHCOM-N",
>  			  "DHCOM-J", "DHCOM-W", "DHCOM-V", "DHCOM-U",
>  			  "DHCOM-T", "", "DHCOM-S", "";
> +	bootph-all;
>  };
>  
>  &gpioi {
> @@ -246,6 +278,20 @@ &gpioi {
>  			  "DHCOM-R", "DHCOM-M", "", "",
>  			  "", "", "", "",
>  			  "", "", "", "";
> +	bootph-all;
> +};
> +
> +&gpioj {
> +	bootph-all;
> +
> +};
> +
> +&gpiok {
> +	bootph-all;
> +};
> +
> +&gpioz {
> +	bootph-all;
>  };
>  
>  &i2c4 {
> @@ -253,6 +299,8 @@ &i2c4 {
>  	pinctrl-0 = <&i2c4_pins_a>;
>  	i2c-scl-rising-time-ns = <185>;
>  	i2c-scl-falling-time-ns = <20>;
> +	bootph-all;
> +	bootph-pre-ram;
>  	status = "okay";
>  	/* spare dmas for other usage */
>  	/delete-property/dmas;
> @@ -269,6 +317,8 @@ pmic: stpmic@33 {
>  		interrupts-extended = <&gpioa 0 IRQ_TYPE_EDGE_FALLING>;
>  		interrupt-controller;
>  		#interrupt-cells = <2>;
> +		bootph-all;
> +		bootph-pre-ram;
>  
>  		regulators {
>  			compatible = "st,stpmic1-regulators";
> @@ -279,6 +329,7 @@ regulators {
>  			ldo6-supply = <&v3v3>;
>  			pwr_sw1-supply = <&bst_out>;
>  			pwr_sw2-supply = <&bst_out>;
> +			bootph-pre-ram;
>  
>  			vddcore: buck1 {
>  				regulator-name = "vddcore";
> @@ -409,12 +460,20 @@ eeprom@50 {
>  	};
>  };
>  
> +&i2c4_pins_a {
> +	bootph-all;
> +	pins {
> +		bootph-all;
> +	};
> +};
> +
>  &ipcc {
>  	status = "okay";
>  };
>  
>  &iwdg2 {
>  	timeout-sec = <32>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> @@ -428,9 +487,22 @@ &m4_rproc {
>  	status = "okay";
>  };
>  
> +&pinctrl {
> +	bootph-all;
> +};
> +
> +&pinctrl_z {
> +	bootph-all;
> +};
> +
> +&psci {
> +	bootph-some-ram;
> +};
> +
>  &pwr_regulators {
>  	vdd-supply = <&vdd>;
>  	vdd_3v3_usbfs-supply = <&vdd_usb>;
> +	bootph-all;
>  };
>  
>  &qspi {
> @@ -444,6 +516,7 @@ &qspi_bk1_sleep_pins_a
>  	reg = <0x58003000 0x1000>, <0x70000000 0x4000000>;
>  	#address-cells = <1>;
>  	#size-cells = <0>;
> +	bootph-pre-ram;
>  	status = "okay";
>  
>  	flash0: flash@0 {
> @@ -453,6 +526,28 @@ flash0: flash@0 {
>  		spi-max-frequency = <108000000>;
>  		#address-cells = <1>;
>  		#size-cells = <1>;
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_clk_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_bk1_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_cs1_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
>  	};
>  };
>  
> @@ -469,6 +564,15 @@ &rcc {
>  	assigned-clocks = <&rcc CK_MCO2>, <&rcc PLL4_P>;
>  	assigned-clock-parents = <&rcc PLL4_P>;
>  	assigned-clock-rates = <50000000>, <100000000>;
> +	bootph-all;
> +};
> +
> +&reg11 {
> +	bootph-pre-ram;
> +};
> +
> +&reg18 {
> +	bootph-pre-ram;
>  };
>  
>  &rng1 {
> @@ -495,6 +599,7 @@ &sdmmc1 {
>  	st,ckin-gpios = <&gpioe 4 0>;
>  	bus-width = <4>;
>  	vmmc-supply = <&vdd_sd>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> @@ -504,11 +609,24 @@ &sdmmc1_b4_pins_a {
>  	 * - optional on SoMs with SD voltage translator
>  	 * - mandatory on SoMs without SD voltage translator
>  	 */
> +	bootph-pre-ram;
>  	pins1 {
>  		bias-pull-up;
> +		bootph-pre-ram;
>  	};
>  	pins2 {
>  		bias-pull-up;
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc1_dir_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
>  	};
>  };
>  
> @@ -525,9 +643,24 @@ &sdmmc2 {
>  	vmmc-supply = <&v3v3>;
>  	vqmmc-supply = <&v3v3>;
>  	mmc-ddr-3_3v;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc2_b4_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc2_d47_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc3 {
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc3_b4_pins_a>;
> @@ -545,7 +678,46 @@ &sdmmc3 {
>  &uart4 {
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&uart4_pins_a>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
> +
> +&uart4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
> +&usb33 {
> +	bootph-pre-ram;
> +};
> +
> +&usbotg_hs_pins_a {
> +	bootph-pre-ram;
> +};
> +
> +&usbotg_hs {
> +	bootph-pre-ram;
> +};
> +
> +&usbphyc {
> +	bootph-pre-ram;
> +};
> +
> +&usbphyc_port0 {
> +	bootph-pre-ram;
> +};
> +
> +&usbphyc_port1 {
> +	bootph-pre-ram;
> +};
> +
> +&vdd_usb {
> +	bootph-pre-ram;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi
> index aceeff6c38ba..e7e2203ab11a 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-avenger96.dtsi
> @@ -355,6 +355,7 @@ &ltdc {
>  	pinctrl-names = "default", "sleep";
>  	pinctrl-0 = <&ltdc_pins_d>;
>  	pinctrl-1 = <&ltdc_sleep_pins_d>;
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> @@ -402,9 +403,30 @@ &sdmmc1 {
>  	bus-width = <4>;
>  	vmmc-supply = <&vdd_sd>;
>  	vqmmc-supply = <&sd_switch>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc1_dir_pins_b {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc2 {
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_c>;
> @@ -418,9 +440,27 @@ &sdmmc2 {
>  	st,neg-edge;
>  	vmmc-supply = <&v3v3>;
>  	vqmmc-supply = <&vdd_io>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc2_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc2_d47_pins_c {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc3 {
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc3_b4_pins_b>;
> @@ -455,11 +495,22 @@ &uart4 {
>  	label = "LS-UART1";
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&uart4_pins_b>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
>  
> +&uart4_pins_b {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &uart7 {
>  	/* On Low speed expansion header */
>  	label = "LS-UART0";
> @@ -512,3 +563,7 @@ &usbphyc_port0 {
>  &usbphyc_port1 {
>  	phy-supply = <&vdd_usb>;
>  };
> +
> +&vdd_io {
> +	bootph-pre-ram;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-drc-compact.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-drc-compact.dtsi
> index bc4ddcbdd5cf..9c6a04b4c2e3 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-drc-compact.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-drc-compact.dtsi
> @@ -231,9 +231,30 @@ &sdmmc1 {	/* MicroSD */
>  	bus-width = <4>;
>  	vmmc-supply = <&vdd>;
>  	vqmmc-supply = <&vdd>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc1_dir_pins_b {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc2 {	/* eMMC */
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_c>;
> @@ -246,9 +267,27 @@ &sdmmc2 {	/* eMMC */
>  	st,neg-edge;
>  	vmmc-supply = <&v3v3>;
>  	vqmmc-supply = <&vdd>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc2_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc2_d47_pins_c {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc3 {	/* SDIO Wi-Fi */
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc3_b4_pins_a>;
> @@ -276,11 +315,22 @@ &uart4 {
>  	label = "UART0";
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&uart4_pins_d>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
>  
> +&uart4_pins_d {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &uart5 {	/* X11 UART */
>  	label = "X11-UART5";
>  	pinctrl-names = "default";
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-som.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-som.dtsi
> index 89881a26c614..3d469e29d41a 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-som.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-som.dtsi
> @@ -63,6 +63,30 @@ retram: retram@38000000 {
>  	};
>  };
>  
> +&bsec {
> +	bootph-all;
> +};
> +
> +&clk_hse {
> +	bootph-all;
> +};
> +
> +&clk_hsi {
> +	bootph-all;
> +};
> +
> +&clk_lse {
> +	bootph-all;
> +};
> +
> +&clk_lsi {
> +	bootph-all;
> +};
> +
> +&clk_csi {
> +	bootph-all;
> +};
> +
>  &crc1 {
>  	status = "okay";
>  };
> @@ -71,11 +95,61 @@ &dts {
>  	status = "okay";
>  };
>  
> +&gpioa {
> +	bootph-all;
> +};
> +
> +&gpiob {
> +	bootph-all;
> +};
> +
> +&gpioc {
> +	bootph-all;
> +};
> +
> +&gpiod {
> +	bootph-all;
> +};
> +
> +&gpioe {
> +	bootph-all;
> +};
> +
> +&gpiof {
> +	bootph-all;
> +};
> +
> +&gpiog {
> +	bootph-all;
> +};
> +
> +&gpioh {
> +	bootph-all;
> +};
> +
> +&gpioi {
> +	bootph-all;
> +};
> +
> +&gpioj {
> +	bootph-all;
> +};
> +
> +&gpiok {
> +	bootph-all;
> +};
> +
> +&gpioz {
> +	bootph-all;
> +};
> +
>  &i2c4 {
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&i2c4_pins_a>;
>  	i2c-scl-rising-time-ns = <185>;
>  	i2c-scl-falling-time-ns = <20>;
> +	bootph-all;
> +	bootph-pre-ram;
>  	status = "okay";
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
> @@ -86,6 +160,8 @@ pmic: stpmic@33 {
>  		interrupts-extended = <&gpioa 0 IRQ_TYPE_EDGE_FALLING>;
>  		interrupt-controller;
>  		#interrupt-cells = <2>;
> +		bootph-all;
> +		bootph-pre-ram;
>  		status = "okay";
>  
>  		regulators {
> @@ -98,6 +174,7 @@ regulators {
>  			ldo6-supply = <&v3v3>;
>  			pwr_sw1-supply = <&bst_out>;
>  			pwr_sw2-supply = <&bst_out>;
> +			bootph-pre-ram;
>  
>  			vddcore: buck1 {
>  				regulator-name = "vddcore";
> @@ -215,12 +292,20 @@ watchdog {
>  	};
>  };
>  
> +&i2c4_pins_a {
> +	bootph-all;
> +	pins {
> +		bootph-all;
> +	};
> +};
> +
>  &ipcc {
>  	status = "okay";
>  };
>  
>  &iwdg2 {
>  	timeout-sec = <32>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> @@ -234,9 +319,23 @@ &m4_rproc {
>  	status = "okay";
>  };
>  
> +&pinctrl {
> +	bootph-all;
> +};
> +
> +&pinctrl_z {
> +	bootph-all;
> +};
> +
> +&psci {
> +	bootph-some-ram;
> +};
> +
>  &pwr_regulators {
>  	vdd-supply = <&vdd>;
>  	vdd_3v3_usbfs-supply = <&vdd_usb>;
> +	bootph-all;
> +	bootph-pre-ram;
>  };
>  
>  &qspi {
> @@ -250,6 +349,7 @@ &qspi_bk1_sleep_pins_a
>  	reg = <0x58003000 0x1000>, <0x70000000 0x200000>;
>  	#address-cells = <1>;
>  	#size-cells = <0>;
> +	bootph-pre-ram;
>  	status = "okay";
>  
>  	flash0: flash@0 {
> @@ -262,6 +362,35 @@ flash0: flash@0 {
>  	};
>  };
>  
> +&qspi_clk_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_bk1_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&qspi_cs1_pins_a {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&reg11 {
> +	bootph-pre-ram;
> +};
> +
> +&reg18 {
> +	bootph-pre-ram;
> +};
> +
>  &rng1 {
>  	status = "okay";
>  };
> @@ -269,3 +398,31 @@ &rng1 {
>  &rtc {
>  	status = "okay";
>  };
> +
> +&usb33 {
> +	bootph-pre-ram;
> +};
> +
> +&usbotg_hs_pins_a {
> +	bootph-pre-ram;
> +};
> +
> +&usbotg_hs {
> +	bootph-pre-ram;
> +};
> +
> +&usbphyc {
> +	bootph-pre-ram;
> +};
> +
> +&usbphyc_port0 {
> +	bootph-pre-ram;
> +};
> +
> +&usbphyc_port1 {
> +	bootph-pre-ram;
> +};
> +
> +&vdd_usb {
> +	bootph-pre-ram;
> +};
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-testbench.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-testbench.dtsi
> index 6e79c4b6fe32..3b5debd0ffc9 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dhcor-testbench.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dhcor-testbench.dtsi
> @@ -131,9 +131,30 @@ &sdmmc1 {
>  	bus-width = <4>;
>  	vmmc-supply = <&vdd_sd>;
>  	vqmmc-supply = <&sd_switch>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc1_dir_pins_b {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc2 {
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_c>;
> @@ -147,17 +168,46 @@ &sdmmc2 {
>  	st,neg-edge;
>  	vmmc-supply = <&v3v3>;
>  	vqmmc-supply = <&v3v3>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc2_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
> +&sdmmc2_d47_pins_c {
> +	bootph-pre-ram;
> +	pins {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &uart4 {
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&uart4_pins_b>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
>  
> +&uart4_pins_b {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &uart7 {
>  	pinctrl-names = "default";
>  	pinctrl-0 = <&uart7_pins_a>;
> diff --git a/arch/arm/boot/dts/st/stm32mp15xx-dkx.dtsi b/arch/arm/boot/dts/st/stm32mp15xx-dkx.dtsi
> index 8cea6facd27b..62d6417ed422 100644
> --- a/arch/arm/boot/dts/st/stm32mp15xx-dkx.dtsi
> +++ b/arch/arm/boot/dts/st/stm32mp15xx-dkx.dtsi
> @@ -129,6 +129,10 @@ channel@19 {
>  	};
>  };
>  
> +&bsec {
> +	bootph-all;
> +};
> +
>  &cec {
>  	pinctrl-names = "default", "sleep";
>  	pinctrl-0 = <&cec_pins_b>;
> @@ -136,6 +140,26 @@ &cec {
>  	status = "okay";
>  };
>  
> +&clk_hse {
> +	bootph-all;
> +};
> +
> +&clk_hsi {
> +	bootph-all;
> +};
> +
> +&clk_lse {
> +	bootph-all;
> +};
> +
> +&clk_lsi {
> +	bootph-all;
> +};
> +
> +&clk_csi {
> +	bootph-all;
> +};
> +
>  &crc1 {
>  	status = "okay";
>  };
> @@ -144,6 +168,54 @@ &dts {
>  	status = "okay";
>  };
>  
> +&gpioa {
> +	bootph-all;
> +};
> +
> +&gpiob {
> +	bootph-all;
> +};
> +
> +&gpioc {
> +	bootph-all;
> +};
> +
> +&gpiod {
> +	bootph-all;
> +};
> +
> +&gpioe {
> +	bootph-all;
> +};
> +
> +&gpiof {
> +	bootph-all;
> +};
> +
> +&gpiog {
> +	bootph-all;
> +};
> +
> +&gpioh {
> +	bootph-all;
> +};
> +
> +&gpioi {
> +	bootph-all;
> +};
> +
> +&gpioj {
> +	bootph-all;
> +};
> +
> +&gpiok {
> +	bootph-all;
> +};
> +
> +&gpioz {
> +	bootph-all;
> +};
> +
>  &ethernet0 {
>  	status = "okay";
>  	pinctrl-0 = <&ethernet0_rgmii_pins_a>;
> @@ -249,6 +321,7 @@ &i2c4 {
>  	i2c-scl-rising-time-ns = <185>;
>  	i2c-scl-falling-time-ns = <20>;
>  	clock-frequency = <400000>;
> +	bootph-all;
>  	status = "okay";
>  	/* spare dmas for other usage */
>  	/delete-property/dmas;
> @@ -284,6 +357,7 @@ pmic: stpmic@33 {
>  		interrupts-extended = <&gpioa 0 IRQ_TYPE_EDGE_FALLING>;
>  		interrupt-controller;
>  		#interrupt-cells = <2>;
> +		bootph-all;
>  		status = "okay";
>  
>  		regulators {
> @@ -422,6 +496,13 @@ watchdog {
>  	};
>  };
>  
> +&i2c4_pins_a {
> +	bootph-all;
> +	pins {
> +		bootph-all;
> +	};
> +};
> +
>  &i2c5 {
>  	pinctrl-names = "default", "sleep";
>  	pinctrl-0 = <&i2c5_pins_a>;
> @@ -458,6 +539,7 @@ &ipcc {
>  
>  &iwdg2 {
>  	timeout-sec = <32>;
> +	bootph-all;
>  	status = "okay";
>  };
>  
> @@ -465,6 +547,7 @@ &ltdc {
>  	pinctrl-names = "default", "sleep";
>  	pinctrl-0 = <&ltdc_pins_a>;
>  	pinctrl-1 = <&ltdc_sleep_pins_a>;
> +	bootph-some-ram;
>  	status = "okay";
>  
>  	port {
> @@ -486,9 +569,26 @@ &m4_rproc {
>  	status = "okay";
>  };
>  
> +&pinctrl {
> +	bootph-all;
> +};
> +
> +&pinctrl_z {
> +	bootph-all;
> +};
> +
> +&psci {
> +	bootph-some-ram;
> +};
> +
>  &pwr_regulators {
>  	vdd-supply = <&vdd>;
>  	vdd_3v3_usbfs-supply = <&vdd_usb>;
> +	bootph-all;
> +};
> +
> +&rcc {
> +	bootph-all;
>  };
>  
>  &rng1 {
> @@ -553,9 +653,20 @@ &sdmmc1 {
>  	st,neg-edge;
>  	bus-width = <4>;
>  	vmmc-supply = <&v3v3>;
> +	bootph-pre-ram;
>  	status = "okay";
>  };
>  
> +&sdmmc1_b4_pins_a {
> +	bootph-pre-ram;
> +	pins1 {
> +		bootph-pre-ram;
> +	};
> +	pins2 {
> +		bootph-pre-ram;
> +	};
> +};
> +
>  &sdmmc3 {
>  	pinctrl-names = "default", "opendrain", "sleep";
>  	pinctrl-0 = <&sdmmc3_b4_pins_a>;
> @@ -676,11 +787,22 @@ &uart4 {
>  	pinctrl-0 = <&uart4_pins_a>;
>  	pinctrl-1 = <&uart4_sleep_pins_a>;
>  	pinctrl-2 = <&uart4_idle_pins_a>;
> +	bootph-all;
>  	/delete-property/dmas;
>  	/delete-property/dma-names;
>  	status = "okay";
>  };
>  
> +&uart4_pins_a {
> +	bootph-all;
> +	pins1 {
> +		bootph-all;
> +	};
> +	pins2 {
> +		bootph-all;
> +	};
> +};
> +
>  &uart7 {
>  	pinctrl-names = "default", "sleep", "idle";
>  	pinctrl-0 = <&uart7_pins_c>;
> 

_______________________________________________
Linux-stm32 mailing list
Linux-stm32@st-md-mailman.stormreply.com
https://st-md-mailman.stormreply.com/mailman/listinfo/linux-stm32
