Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 10 00:10:59 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Factorial_FPGA_timing_summary_routed.rpt -pb Factorial_FPGA_timing_summary_routed.pb -rpx Factorial_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : Factorial_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 75 register/latch pins with no clock driven by root clock pin: BUT/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CLK0/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.241        0.000                      0                   33        0.236        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.241        0.000                      0                   33        0.236        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.889ns (50.285%)  route 1.868ns (49.715%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.911 r  CLK0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.911    CLK0/count10_carry__4_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.009 r  CLK0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.009    CLK0/count10_carry__5_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.274 r  CLK0/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.274    CLK0/count10_carry__6_n_6
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.249    14.249    CLK0/CLK
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[30]/C
                         clock pessimism              0.242    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.059    14.515    CLK0/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.824ns (49.409%)  route 1.868ns (50.591%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.911 r  CLK0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.911    CLK0/count10_carry__4_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.009 r  CLK0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.009    CLK0/count10_carry__5_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.209 r  CLK0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.209    CLK0/count10_carry__6_n_5
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.249    14.249    CLK0/CLK
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[31]/C
                         clock pessimism              0.242    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.059    14.515    CLK0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.325ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.805ns (49.148%)  route 1.868ns (50.852%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.911 r  CLK0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.911    CLK0/count10_carry__4_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.009 r  CLK0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.009    CLK0/count10_carry__5_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.190 r  CLK0/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.190    CLK0/count10_carry__6_n_7
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.249    14.249    CLK0/CLK
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[29]/C
                         clock pessimism              0.242    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.059    14.515    CLK0/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  6.325    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.791ns (48.953%)  route 1.868ns (51.047%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.911 r  CLK0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.911    CLK0/count10_carry__4_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.176 r  CLK0/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.176    CLK0/count10_carry__5_n_6
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.251    14.251    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[26]/C
                         clock pessimism              0.266    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.059    14.541    CLK0/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 1.786ns (48.883%)  route 1.868ns (51.117%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.911 r  CLK0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.911    CLK0/count10_carry__4_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.171 r  CLK0/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.171    CLK0/count10_carry__5_n_4
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.251    14.251    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[28]/C
                         clock pessimism              0.266    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.059    14.541    CLK0/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 1.726ns (48.030%)  route 1.868ns (51.970%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.911 r  CLK0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.911    CLK0/count10_carry__4_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.111 r  CLK0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.111    CLK0/count10_carry__5_n_5
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.251    14.251    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
                         clock pessimism              0.266    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.059    14.541    CLK0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.693ns (47.548%)  route 1.868ns (52.452%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.078 r  CLK0/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.078    CLK0/count10_carry__4_n_6
    SLICE_X48Y21         FDRE                                         r  CLK0/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.251    14.251    CLK0/CLK
    SLICE_X48Y21         FDRE                                         r  CLK0/count1_reg[22]/C
                         clock pessimism              0.242    14.493    
                         clock uncertainty           -0.035    14.458    
    SLICE_X48Y21         FDRE (Setup_fdre_C_D)        0.059    14.517    CLK0/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.688ns (47.474%)  route 1.868ns (52.526%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.073 r  CLK0/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.073    CLK0/count10_carry__4_n_4
    SLICE_X48Y21         FDRE                                         r  CLK0/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.251    14.251    CLK0/CLK
    SLICE_X48Y21         FDRE                                         r  CLK0/count1_reg[24]/C
                         clock pessimism              0.242    14.493    
                         clock uncertainty           -0.035    14.458    
    SLICE_X48Y21         FDRE (Setup_fdre_C_D)        0.059    14.517    CLK0/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.707ns (47.754%)  route 1.868ns (52.246%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.911 r  CLK0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.911    CLK0/count10_carry__4_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.092 r  CLK0/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.092    CLK0/count10_carry__5_n_7
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.251    14.251    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[25]/C
                         clock pessimism              0.266    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.059    14.541    CLK0/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 CLK0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.628ns (46.573%)  route 1.868ns (53.427%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 14.251 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.358     4.517    CLK0/CLK
    SLICE_X48Y22         FDRE                                         r  CLK0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.379     4.896 r  CLK0/count1_reg[27]/Q
                         net (fo=2, routed)           0.800     5.696    CLK0/count1[27]
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.105     5.801 r  CLK0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.463     6.264    CLK0/count10_carry__0_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.105     6.369 r  CLK0/count10_carry__0_i_3/O
                         net (fo=6, routed)           0.604     6.974    CLK0/count10_carry__0_i_3_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.105     7.079 r  CLK0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.079    CLK0/count1_0[5]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.519 r  CLK0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.519    CLK0/count10_carry__0_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.617 r  CLK0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CLK0/count10_carry__1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.715 r  CLK0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.715    CLK0/count10_carry__2_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.813 r  CLK0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.813    CLK0/count10_carry__3_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.013 r  CLK0/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.013    CLK0/count10_carry__4_n_5
    SLICE_X48Y21         FDRE                                         r  CLK0/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.251    14.251    CLK0/CLK
    SLICE_X48Y21         FDRE                                         r  CLK0/count1_reg[23]/C
                         clock pessimism              0.242    14.493    
                         clock uncertainty           -0.035    14.458    
    SLICE_X48Y21         FDRE (Setup_fdre_C_D)        0.059    14.517    CLK0/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  6.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 CLK0/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.961%)  route 0.141ns (43.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    CLK0/CLK
    SLICE_X49Y18         FDRE                                         r  CLK0/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CLK0/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.141     1.724    CLK0/clk_5KHz_reg_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.769 r  CLK0/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.769    CLK0/clk_5KHz_i_1_n_0
    SLICE_X49Y18         FDRE                                         r  CLK0/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    CLK0/CLK
    SLICE_X49Y18         FDRE                                         r  CLK0/clk_5KHz_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.091     1.533    CLK0/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.883%)  route 0.166ns (47.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    CLK0/CLK
    SLICE_X49Y16         FDRE                                         r  CLK0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  CLK0/count1_reg[0]/Q
                         net (fo=3, routed)           0.166     1.751    CLK0/count1[0]
    SLICE_X49Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  CLK0/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    CLK0/count1[0]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  CLK0/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    CLK0/CLK
    SLICE_X49Y16         FDRE                                         r  CLK0/count1_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.091     1.535    CLK0/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    CLK0/CLK
    SLICE_X48Y19         FDRE                                         r  CLK0/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CLK0/count1_reg[15]/Q
                         net (fo=2, routed)           0.128     1.710    CLK0/count1[15]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  CLK0/count10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.821    CLK0/count10_carry__2_n_5
    SLICE_X48Y19         FDRE                                         r  CLK0/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    CLK0/CLK
    SLICE_X48Y19         FDRE                                         r  CLK0/count1_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    CLK0/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    CLK0/CLK
    SLICE_X48Y17         FDRE                                         r  CLK0/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CLK0/count1_reg[7]/Q
                         net (fo=2, routed)           0.128     1.712    CLK0/count1[7]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  CLK0/count10_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.823    CLK0/count10_carry__0_n_5
    SLICE_X48Y17         FDRE                                         r  CLK0/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    CLK0/CLK
    SLICE_X48Y17         FDRE                                         r  CLK0/count1_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    CLK0/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    CLK0/CLK
    SLICE_X48Y16         FDRE                                         r  CLK0/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CLK0/count1_reg[3]/Q
                         net (fo=2, routed)           0.129     1.714    CLK0/count1[3]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.825 r  CLK0/count10_carry/O[2]
                         net (fo=1, routed)           0.000     1.825    CLK0/count10_carry_n_5
    SLICE_X48Y16         FDRE                                         r  CLK0/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    CLK0/CLK
    SLICE_X48Y16         FDRE                                         r  CLK0/count1_reg[3]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    CLK0/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    CLK0/CLK
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CLK0/count1_reg[31]/Q
                         net (fo=2, routed)           0.129     1.707    CLK0/count1[31]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  CLK0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.818    CLK0/count10_carry__6_n_5
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.821     1.948    CLK0/CLK
    SLICE_X48Y23         FDRE                                         r  CLK0/count1_reg[31]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    CLK0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.288ns (68.986%)  route 0.129ns (31.014%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    CLK0/CLK
    SLICE_X49Y16         FDRE                                         r  CLK0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CLK0/count1_reg[0]/Q
                         net (fo=3, routed)           0.129     1.715    CLK0/count1[0]
    SLICE_X48Y16         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.862 r  CLK0/count10_carry/O[0]
                         net (fo=1, routed)           0.000     1.862    CLK0/count10_carry_n_7
    SLICE_X48Y16         FDRE                                         r  CLK0/count1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    CLK0/CLK
    SLICE_X48Y16         FDRE                                         r  CLK0/count1_reg[1]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.105     1.562    CLK0/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    CLK0/CLK
    SLICE_X48Y19         FDRE                                         r  CLK0/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CLK0/count1_reg[15]/Q
                         net (fo=2, routed)           0.128     1.710    CLK0/count1[15]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.854 r  CLK0/count10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.854    CLK0/count10_carry__2_n_4
    SLICE_X48Y19         FDRE                                         r  CLK0/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    CLK0/CLK
    SLICE_X48Y19         FDRE                                         r  CLK0/count1_reg[16]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X48Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    CLK0/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    CLK0/CLK
    SLICE_X48Y17         FDRE                                         r  CLK0/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CLK0/count1_reg[7]/Q
                         net (fo=2, routed)           0.128     1.712    CLK0/count1[7]
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.856 r  CLK0/count10_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.856    CLK0/count10_carry__0_n_4
    SLICE_X48Y17         FDRE                                         r  CLK0/count1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    CLK0/CLK
    SLICE_X48Y17         FDRE                                         r  CLK0/count1_reg[8]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    CLK0/count1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 CLK0/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK0/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.800%)  route 0.129ns (31.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    CLK0/CLK
    SLICE_X48Y16         FDRE                                         r  CLK0/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CLK0/count1_reg[3]/Q
                         net (fo=2, routed)           0.129     1.714    CLK0/count1[3]
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.858 r  CLK0/count10_carry/O[3]
                         net (fo=1, routed)           0.000     1.858    CLK0/count10_carry_n_4
    SLICE_X48Y16         FDRE                                         r  CLK0/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.956    CLK0/CLK
    SLICE_X48Y16         FDRE                                         r  CLK0/count1_reg[4]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.105     1.549    CLK0/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y18   CLK0/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y16   CLK0/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   CLK0/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   CLK0/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   CLK0/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   CLK0/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   CLK0/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   CLK0/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   CLK0/count1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   CLK0/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   CLK0/count1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   CLK0/count1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   CLK0/count1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   CLK0/count1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   CLK0/count1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   CLK0/count1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   CLK0/count1_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   CLK0/count1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   CLK0/count1_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   CLK0/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   CLK0/count1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   CLK0/count1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   CLK0/count1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   CLK0/count1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   CLK0/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y18   CLK0/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   CLK0/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   CLK0/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   CLK0/count1_reg[11]/C



