NDSummary.OnToolTipsLoaded("File3:mvau_stream_tb_v1.sv",{56:"<div class=\"NDToolTip TModule LSystemVerilog\"><div class=\"TTSummary\">Authors: Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",58:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Asynchronous active low reset</div></div>",59:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input signal to DUT indicating that successor logic is ready to consume data</div></div>",60:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output signal from DUT indicating to the predecessor logic should start sending data</div></div>",61:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output signal from DUT indicating to the predecessor weight stream logic should start sending weights</div></div>",62:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output valid signal</div></div>",63:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output from DUT</div></div>",64:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output signal from DUT where each element is divided into multiple elements as DUT produces a packed output of size PE x TDstI Dimension: PE, word length: TDstI</div></div>",65:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input valid</div></div>",66:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Weight stream valid signal</div></div>",67:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">The weight matrix of dimensions (MatrixW/SIMD)*(MatrixH) x MatrixH of word length TW x SIMD</div></div>",68:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation matrix Dimension: ACT_MatrixH x ACT_MatrixW, word length: TSrcI</div></div>",69:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input weight stream extracting weights from weight matrix Dimension: PExSIMD, word length: TW</div></div>",70:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation matrix Dimension: ACT_MatrixH x ACT_MatrixW, word length: TSrcI logic [TSrcI-1:0]&nbsp; in_mat [0:ACT_MatrixH-1][0:ACT_MatrixW-1]; Signal: in_act Input activation stream to DUT Dimension: SIMD, word length: TSrcI</div></div>",71:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output matrix holding output of behavioral simulation Dimension: MatrixH x ACT_MatrixW</div></div>",72:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count for successful output matching</div></div>",73:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A signal which indicates the comparison is done, helps in debugging</div></div>",74:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count the total number of cycles taken to get all outputs</div></div>",75:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A signal which indicates when simulation starts</div></div>",77:"<div class=\"NDToolTip TInitial LSystemVerilog\"><div class=\"TTSummary\">Initialization of Clock and Reset and performing validation between output of DUT and behavioral model</div></div>",79:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating clock using the CLK_PER as clock period</div></div>",80:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generates a weight matrix using random data</div></div>",81:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Input matrix generation using random data</div></div>",82:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating the golden output data</div></div>",84:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Always block for calculating the total run time of simulation in terms of clock cycles</div></div>",88:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Three counters to control the generation of input</div></div>",89:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating input for the DUT from the input tensor</div></div>",91:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Generating input valid for a variety of cases</div></div>",93:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Three counters to control the generation of input weights</div></div>",94:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating weight stream for the DUT from the weight tensor</div></div>",96:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Generating weight input valid for a variety of cases</div></div>"});