// Seed: 3059977197
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    output wor id_7
);
  assign id_7 = 1 >= ~id_2;
  wire id_9;
  always @(*) release id_7;
  id_10(
      .id_0(id_4), .id_1(1), .id_2(id_4), .id_3(id_2)
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1
    , id_12,
    input uwire id_2,
    input wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10
);
  tri0 id_13;
  assign id_5 = 1;
  genvar id_14;
  wire id_15;
  module_0(
      id_8, id_2, id_13, id_3, id_9, id_2, id_7, id_4
  );
  assign id_13 = (id_2) ? 1 : id_7;
  assign id_1  = 1;
endmodule
