module top_module (
	input [2:0] a, 
	output reg [15:0] q
);

always @* begin
    case(a)
        3'b000: q = 16'b0000_0000_0000_0011;
        3'b001: q = 16'b0000_0000_0000_0101;
        3'b010: q = 16'b0000_0000_0010_0111;
        3'b011: q = 16'b0000_0000_0101_1010;
        3'b100: q = 16'b0000_0000_0010_0001;
        3'b101: q = 16'b0000_0000_0110_0100;
        3'b110: q = 16'b0000_0000_1100_0101;
        3'b111: q = 16'b0000_0000_0010_1111;
        default: q = 16'b0000_0000_0000_0000;
    endcase
end

endmodule
