

================================================================
== Vitis HLS Report for 'run_single_head'
================================================================
* Date:           Tue Nov 25 22:47:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        run_single_head
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.820 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 2 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:16]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i77 %ctx"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i77 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %head_idx"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %head_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18]   --->   Operation 10 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ctx_read = read i77 @_ssdm_op_Read.ap_auto.i77P0A, i77 %ctx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:23]   --->   Operation 11 'read' 'ctx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i77 %ctx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:23]   --->   Operation 12 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i77 %ctx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27]   --->   Operation 13 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.01ns)   --->   "%icmp_ln27 = icmp_ne  i32 %trunc_ln27, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27]   --->   Operation 14 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27]   --->   Operation 15 'zext' 'zext_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.41ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i44 %zext_ln27, i44 %trunc_ln23" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:27]   --->   Operation 16 'select' 'select_ln27' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %select_ln27, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 17 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln32 = br i1 %tmp_1, void %if.end3, void %land.lhs.true" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 18 'br' 'br_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %select_ln27, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 19 'bitselect' 'tmp_3' <Predicate = (tmp_1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%br_ln32 = br i1 %tmp_3, void %if.end3, void %if.then1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 20 'br' 'br_ln32' <Predicate = (tmp_1)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %select_ln27, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:33]   --->   Operation 21 'partselect' 'tmp' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i44 %select_ln27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:33]   --->   Operation 22 'trunc' 'trunc_ln33' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i2.i40, i2 %tmp, i2 2, i40 %trunc_ln33" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34]   --->   Operation 23 'bitconcatenate' 'or_ln' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%br_ln35 = br void %if.end3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:35]   --->   Operation 24 'br' 'br_ln35' <Predicate = (tmp_1 & tmp_3)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ctx_new_0 = phi i44 %or_ln, void %if.then1, i44 %select_ln27, void %land.lhs.true, i44 %select_ln27, void %entry" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34]   --->   Operation 25 'phi' 'ctx_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = phi i1 0, void %if.then1, i1 1, void %land.lhs.true, i1 0, void %entry"   --->   Operation 26 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 27 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i44.i32.i32, i44 %ctx_new_0, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 28 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.76ns)   --->   "%switch_ln38 = switch i8 %trunc_ln3, void %sw.epilog, i8 0, void %sw.bb, i8 1, void %sw.bb17, i8 4, void %sw.bb33" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 29 'switch' 'switch_ln38' <Predicate = true> <Delay = 0.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %empty, void %if.then35, void %if.else42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = (trunc_ln3 == 4)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:65]   --->   Operation 31 'bitselect' 'tmp_13' <Predicate = (trunc_ln3 == 4 & !empty)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%br_ln65 = br i1 %tmp_13, void %sw.epilog, void %if.then37" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:65]   --->   Operation 32 'br' 'br_ln65' <Predicate = (trunc_ln3 == 4 & !empty)> <Delay = 0.67>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:68]   --->   Operation 33 'partselect' 'tmp_12' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:68]   --->   Operation 34 'trunc' 'trunc_ln68' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i3.i1.i40, i1 1, i3 %tmp_12, i1 1, i40 %trunc_ln68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:68]   --->   Operation 35 'bitconcatenate' 'or_ln6' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i45 %or_ln6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:69]   --->   Operation 36 'sext' 'sext_ln69' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%br_ln69 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:69]   --->   Operation 37 'br' 'br_ln69' <Predicate = (trunc_ln3 == 4 & !empty & tmp_13)> <Delay = 0.67>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:70]   --->   Operation 38 'bitselect' 'tmp_11' <Predicate = (trunc_ln3 == 4 & empty)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%br_ln70 = br i1 %tmp_11, void %sw.epilog, void %if.then44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:70]   --->   Operation 39 'br' 'br_ln70' <Predicate = (trunc_ln3 == 4 & empty)> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:71]   --->   Operation 40 'partselect' 'tmp_10' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:71]   --->   Operation 41 'bitselect' 'tmp_17' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:71]   --->   Operation 42 'trunc' 'trunc_ln71' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_10, i1 0, i1 %tmp_17, i8 13, i32 %trunc_ln71" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:72]   --->   Operation 43 'bitconcatenate' 'or_ln5' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i44 %or_ln5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:73]   --->   Operation 44 'zext' 'zext_ln73' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%br_ln73 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = (trunc_ln3 == 4 & empty & tmp_11)> <Delay = 0.67>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %empty, void %if.then19, void %if.else26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (trunc_ln3 == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:53]   --->   Operation 47 'bitselect' 'tmp_9' <Predicate = (trunc_ln3 == 1 & !empty)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%br_ln53 = br i1 %tmp_9, void %sw.epilog, void %if.then21" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:53]   --->   Operation 48 'br' 'br_ln53' <Predicate = (trunc_ln3 == 1 & !empty)> <Delay = 0.67>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = (trunc_ln3 == 1 & !empty & tmp_9)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 50 'trunc' 'trunc_ln56' <Predicate = (trunc_ln3 == 1 & !empty & tmp_9)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i3.i3.i1.i40, i3 5, i3 %tmp_s, i1 1, i40 %trunc_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 51 'bitconcatenate' 'or_ln4' <Predicate = (trunc_ln3 == 1 & !empty & tmp_9)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%br_ln57 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 52 'br' 'br_ln57' <Predicate = (trunc_ln3 == 1 & !empty & tmp_9)> <Delay = 0.67>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 53 'bitselect' 'tmp_8' <Predicate = (trunc_ln3 == 1 & empty)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.67ns)   --->   "%br_ln58 = br i1 %tmp_8, void %sw.epilog, void %if.then28" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 54 'br' 'br_ln58' <Predicate = (trunc_ln3 == 1 & empty)> <Delay = 0.67>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 55 'partselect' 'tmp_7' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 56 'bitselect' 'tmp_16' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 57 'trunc' 'trunc_ln59' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_7, i1 0, i1 %tmp_16, i8 4, i32 %trunc_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 58 'bitconcatenate' 'or_ln3' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i44 %or_ln3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 59 'zext' 'zext_ln61' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "%br_ln61 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 60 'br' 'br_ln61' <Predicate = (trunc_ln3 == 1 & empty & tmp_8)> <Delay = 0.67>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %empty, void %if.then5, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:40]   --->   Operation 61 'br' 'br_ln40' <Predicate = (trunc_ln3 == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 62 'bitselect' 'tmp_6' <Predicate = (trunc_ln3 == 0 & !empty)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.67ns)   --->   "%br_ln41 = br i1 %tmp_6, void %sw.epilog, void %if.then6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 63 'br' 'br_ln41' <Predicate = (trunc_ln3 == 0 & !empty)> <Delay = 0.67>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i44.i32.i32, i44 %ctx_new_0, i32 41, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:44]   --->   Operation 64 'partselect' 'tmp_5' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:44]   --->   Operation 65 'trunc' 'trunc_ln44' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i3.i1.i40, i1 1, i3 %tmp_5, i1 1, i40 %trunc_ln44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:44]   --->   Operation 66 'bitconcatenate' 'or_ln2' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i45 %or_ln2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:45]   --->   Operation 67 'sext' 'sext_ln45' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i46 %sext_ln45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:45]   --->   Operation 68 'zext' 'zext_ln45' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%br_ln45 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:45]   --->   Operation 69 'br' 'br_ln45' <Predicate = (trunc_ln3 == 0 & !empty & tmp_6)> <Delay = 0.67>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 70 'bitselect' 'tmp_4' <Predicate = (trunc_ln3 == 0 & empty)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.67ns)   --->   "%br_ln46 = br i1 %tmp_4, void %sw.epilog, void %if.then12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 71 'br' 'br_ln46' <Predicate = (trunc_ln3 == 0 & empty)> <Delay = 0.67>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i44.i32.i32, i44 %ctx_new_0, i32 42, i32 43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 72 'partselect' 'tmp_2' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ctx_new_0, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 73 'bitselect' 'tmp_14' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i44 %ctx_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 74 'trunc' 'trunc_ln47' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32, i2 %tmp_2, i1 0, i1 %tmp_14, i8 1, i32 %trunc_ln47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:48]   --->   Operation 75 'bitconcatenate' 'or_ln1' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i44 %or_ln1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:49]   --->   Operation 76 'zext' 'zext_ln49' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.67ns)   --->   "%br_ln49 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:49]   --->   Operation 77 'br' 'br_ln49' <Predicate = (trunc_ln3 == 0 & empty & tmp_4)> <Delay = 0.67>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ctx_new_1 = phi i47 %zext_ln38, void %if.end3, i47 %zext_ln73, void %if.then44, i47 %zext_ln38, void %if.else42, i47 %sext_ln69, void %if.then37, i47 %zext_ln38, void %if.then35, i47 %zext_ln61, void %if.then28, i47 %zext_ln38, void %if.else26, i47 %or_ln4, void %if.then21, i47 %zext_ln38, void %if.then19, i47 %zext_ln49, void %if.then12, i47 %zext_ln38, void %if.else, i47 %zext_ln45, void %if.then6, i47 %zext_ln38, void %if.then5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 78 'phi' 'ctx_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_6 = phi i1 %empty, void %if.end3, i1 1, void %if.then44, i1 1, void %if.else42, i1 1, void %if.then37, i1 0, void %if.then35, i1 1, void %if.then28, i1 1, void %if.else26, i1 1, void %if.then21, i1 0, void %if.then19, i1 1, void %if.then12, i1 1, void %if.else, i1 1, void %if.then6, i1 0, void %if.then5"   --->   Operation 79 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%empty_7 = phi i8 %trunc_ln3, void %if.end3, i8 13, void %if.then44, i8 4, void %if.else42, i8 4, void %if.then37, i8 4, void %if.then35, i8 4, void %if.then28, i8 1, void %if.else26, i8 1, void %if.then21, i8 1, void %if.then19, i8 1, void %if.then12, i8 0, void %if.else, i8 0, void %if.then6, i8 0, void %if.then5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:38]   --->   Operation 80 'phi' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i47 %ctx_new_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 81 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln80 = icmp_eq  i8 %empty_7, i8 13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 82 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i77P0A, i77 %ctx, i77 %zext_ln80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34]   --->   Operation 83 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %land.end, void %land.rhs" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 84 'br' 'br_ln80' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.28ns)   --->   "%xor_ln80 = xor i1 %empty_6, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 85 'xor' 'xor_ln80' <Predicate = (icmp_ln80)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln0 = br void %land.end"   --->   Operation 86 'br' 'br_ln0' <Predicate = (icmp_ln80)> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%finished = phi i1 %xor_ln80, void %land.rhs, i1 0, void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 87 'phi' 'finished' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln82 = ret i1 %finished" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:82]   --->   Operation 88 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ head_idx]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap   ) [ 00]
spectopmodule_ln16 (spectopmodule ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
layer_idx_read     (read          ) [ 00]
ctx_read           (read          ) [ 00]
trunc_ln23         (trunc         ) [ 00]
trunc_ln27         (trunc         ) [ 00]
icmp_ln27          (icmp          ) [ 01]
zext_ln27          (zext          ) [ 00]
select_ln27        (select        ) [ 00]
tmp_1              (bitselect     ) [ 01]
br_ln32            (br            ) [ 00]
tmp_3              (bitselect     ) [ 01]
br_ln32            (br            ) [ 00]
tmp                (partselect    ) [ 00]
trunc_ln33         (trunc         ) [ 00]
or_ln              (bitconcatenate) [ 00]
br_ln35            (br            ) [ 00]
ctx_new_0          (phi           ) [ 00]
empty              (phi           ) [ 01]
zext_ln38          (zext          ) [ 00]
trunc_ln3          (partselect    ) [ 01]
switch_ln38        (switch        ) [ 00]
br_ln64            (br            ) [ 00]
tmp_13             (bitselect     ) [ 01]
br_ln65            (br            ) [ 00]
tmp_12             (partselect    ) [ 00]
trunc_ln68         (trunc         ) [ 00]
or_ln6             (bitconcatenate) [ 00]
sext_ln69          (sext          ) [ 00]
br_ln69            (br            ) [ 00]
tmp_11             (bitselect     ) [ 01]
br_ln70            (br            ) [ 00]
tmp_10             (partselect    ) [ 00]
tmp_17             (bitselect     ) [ 00]
trunc_ln71         (trunc         ) [ 00]
or_ln5             (bitconcatenate) [ 00]
zext_ln73          (zext          ) [ 00]
br_ln73            (br            ) [ 00]
br_ln52            (br            ) [ 00]
tmp_9              (bitselect     ) [ 01]
br_ln53            (br            ) [ 00]
tmp_s              (partselect    ) [ 00]
trunc_ln56         (trunc         ) [ 00]
or_ln4             (bitconcatenate) [ 00]
br_ln57            (br            ) [ 00]
tmp_8              (bitselect     ) [ 01]
br_ln58            (br            ) [ 00]
tmp_7              (partselect    ) [ 00]
tmp_16             (bitselect     ) [ 00]
trunc_ln59         (trunc         ) [ 00]
or_ln3             (bitconcatenate) [ 00]
zext_ln61          (zext          ) [ 00]
br_ln61            (br            ) [ 00]
br_ln40            (br            ) [ 00]
tmp_6              (bitselect     ) [ 01]
br_ln41            (br            ) [ 00]
tmp_5              (partselect    ) [ 00]
trunc_ln44         (trunc         ) [ 00]
or_ln2             (bitconcatenate) [ 00]
sext_ln45          (sext          ) [ 00]
zext_ln45          (zext          ) [ 00]
br_ln45            (br            ) [ 00]
tmp_4              (bitselect     ) [ 01]
br_ln46            (br            ) [ 00]
tmp_2              (partselect    ) [ 00]
tmp_14             (bitselect     ) [ 00]
trunc_ln47         (trunc         ) [ 00]
or_ln1             (bitconcatenate) [ 00]
zext_ln49          (zext          ) [ 00]
br_ln49            (br            ) [ 00]
ctx_new_1          (phi           ) [ 00]
empty_6            (phi           ) [ 00]
empty_7            (phi           ) [ 00]
zext_ln80          (zext          ) [ 00]
icmp_ln80          (icmp          ) [ 01]
write_ln34         (write         ) [ 00]
br_ln80            (br            ) [ 00]
xor_ln80           (xor           ) [ 00]
br_ln0             (br            ) [ 00]
finished           (phi           ) [ 00]
ret_ln82           (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="head_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i77P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i2.i2.i40"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i1.i3.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i2.i1.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i3.i3.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i77P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="layer_idx_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_idx_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ctx_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="77" slack="0"/>
<pin id="80" dir="0" index="1" bw="77" slack="0"/>
<pin id="81" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln34_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="77" slack="0"/>
<pin id="87" dir="0" index="2" bw="47" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="ctx_new_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="44" slack="2147483647"/>
<pin id="93" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opset="ctx_new_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="ctx_new_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="44" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="44" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="4" bw="44" slack="0"/>
<pin id="100" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="6" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_new_0/1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="empty_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="empty_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="4" bw="1" slack="0"/>
<pin id="111" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="ctx_new_1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="47" slack="2147483647"/>
<pin id="118" dir="1" index="1" bw="47" slack="2147483647"/>
</pin_list>
<bind>
<opset="ctx_new_1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="ctx_new_1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="44" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="0"/>
<pin id="122" dir="0" index="2" bw="44" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="4" bw="44" slack="0"/>
<pin id="125" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="45" slack="0"/>
<pin id="127" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="8" bw="44" slack="0"/>
<pin id="129" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="10" bw="44" slack="0"/>
<pin id="131" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="12" bw="44" slack="0"/>
<pin id="133" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="14" bw="47" slack="0"/>
<pin id="135" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="16" bw="44" slack="0"/>
<pin id="137" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="18" bw="44" slack="0"/>
<pin id="139" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="20" bw="44" slack="0"/>
<pin id="141" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="22" bw="46" slack="0"/>
<pin id="143" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="24" bw="44" slack="0"/>
<pin id="145" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="26" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_new_1/1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="empty_6_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_6 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="empty_6_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="4" bw="1" slack="0"/>
<pin id="156" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="1" slack="0"/>
<pin id="158" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="8" bw="1" slack="0"/>
<pin id="160" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="10" bw="1" slack="0"/>
<pin id="162" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="12" bw="1" slack="0"/>
<pin id="164" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="14" bw="1" slack="0"/>
<pin id="166" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="16" bw="1" slack="0"/>
<pin id="168" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="18" bw="1" slack="0"/>
<pin id="170" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="20" bw="1" slack="0"/>
<pin id="172" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="22" bw="1" slack="0"/>
<pin id="174" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="24" bw="1" slack="0"/>
<pin id="176" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="26" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="empty_7_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_7 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="empty_7_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="4" slack="0"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="4" slack="0"/>
<pin id="202" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="8" bw="4" slack="0"/>
<pin id="204" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="10" bw="4" slack="0"/>
<pin id="206" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="12" bw="1" slack="0"/>
<pin id="208" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="14" bw="1" slack="0"/>
<pin id="210" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="16" bw="1" slack="0"/>
<pin id="212" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="18" bw="1" slack="0"/>
<pin id="214" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="20" bw="1" slack="0"/>
<pin id="216" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="22" bw="1" slack="0"/>
<pin id="218" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="24" bw="1" slack="0"/>
<pin id="220" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="26" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="finished_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="finished (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="finished_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="finished/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="44" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 tmp_9/1 tmp_6/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="44" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 tmp_s/1 tmp_5/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="44" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 tmp_8/1 tmp_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="44" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="0" index="3" bw="7" slack="0"/>
<pin id="275" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 tmp_7/1 tmp_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="44" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 tmp_16/1 tmp_14/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln23_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="77" slack="0"/>
<pin id="290" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln27_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="77" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln27_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln27_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln27_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="44" slack="0"/>
<pin id="310" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="44" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="44" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="44" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln33_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="44" slack="0"/>
<pin id="344" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="44" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="0" index="2" bw="2" slack="0"/>
<pin id="350" dir="0" index="3" bw="40" slack="0"/>
<pin id="351" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln38_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="44" slack="0"/>
<pin id="359" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="44" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="switch_ln38_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="0" index="3" bw="4" slack="0"/>
<pin id="384" dir="1" index="4" bw="0" slack="0"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln38/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln68_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="44" slack="0"/>
<pin id="394" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="45" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="3" slack="0"/>
<pin id="400" dir="0" index="3" bw="1" slack="0"/>
<pin id="401" dir="0" index="4" bw="40" slack="0"/>
<pin id="402" dir="1" index="5" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln6/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln69_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="45" slack="0"/>
<pin id="410" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln69/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln71_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="44" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="44" slack="0"/>
<pin id="419" dir="0" index="1" bw="2" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="0" index="3" bw="1" slack="0"/>
<pin id="422" dir="0" index="4" bw="5" slack="0"/>
<pin id="423" dir="0" index="5" bw="32" slack="0"/>
<pin id="424" dir="1" index="6" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln5/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln73_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="44" slack="0"/>
<pin id="433" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln56_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="44" slack="0"/>
<pin id="438" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="47" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="0" index="2" bw="3" slack="0"/>
<pin id="444" dir="0" index="3" bw="1" slack="0"/>
<pin id="445" dir="0" index="4" bw="40" slack="0"/>
<pin id="446" dir="1" index="5" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln59_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="44" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="44" slack="0"/>
<pin id="459" dir="0" index="1" bw="2" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="0" index="3" bw="1" slack="0"/>
<pin id="462" dir="0" index="4" bw="4" slack="0"/>
<pin id="463" dir="0" index="5" bw="32" slack="0"/>
<pin id="464" dir="1" index="6" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln61_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="44" slack="0"/>
<pin id="473" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln44_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="44" slack="0"/>
<pin id="478" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="45" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="3" slack="0"/>
<pin id="484" dir="0" index="3" bw="1" slack="0"/>
<pin id="485" dir="0" index="4" bw="40" slack="0"/>
<pin id="486" dir="1" index="5" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln45_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="45" slack="0"/>
<pin id="494" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln45_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="45" slack="0"/>
<pin id="498" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln47_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="44" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="or_ln1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="44" slack="0"/>
<pin id="507" dir="0" index="1" bw="2" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="0" index="3" bw="1" slack="0"/>
<pin id="510" dir="0" index="4" bw="1" slack="0"/>
<pin id="511" dir="0" index="5" bw="32" slack="0"/>
<pin id="512" dir="1" index="6" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln49_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="44" slack="0"/>
<pin id="521" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln80_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="47" slack="0"/>
<pin id="526" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln80_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln80_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln80/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="70" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="105" pin=4"/></net>

<net id="178"><net_src comp="105" pin="6"/><net_sink comp="150" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="150" pin=8"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="150" pin=10"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="150" pin=12"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="150" pin=14"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="150" pin=16"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="150" pin=18"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="150" pin=20"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="150" pin=22"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="150" pin=24"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="194" pin=8"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="194" pin=10"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="194" pin=12"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="194" pin=14"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="194" pin=16"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="194" pin=18"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="194" pin=20"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="194" pin=22"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="194" pin=24"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="94" pin="6"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="56" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="94" pin="6"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="94" pin="6"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="94" pin="6"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="94" pin="6"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="78" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="78" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="72" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="72" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="296" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="288" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="315"><net_src comp="306" pin="3"/><net_sink comp="94" pin=4"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="306" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="306" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="306" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="306" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="332" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="356"><net_src comp="346" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="360"><net_src comp="94" pin="6"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="119" pin=4"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="119" pin=8"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="119" pin=12"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="119" pin=16"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="119" pin=20"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="119" pin=24"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="94" pin="6"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="378"><net_src comp="368" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="385"><net_src comp="368" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="52" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="389"><net_src comp="379" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="390"><net_src comp="379" pin="4"/><net_sink comp="150" pin=1"/></net>

<net id="391"><net_src comp="379" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="395"><net_src comp="94" pin="6"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="42" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="252" pin="4"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="407"><net_src comp="392" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="411"><net_src comp="396" pin="5"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="119" pin=6"/></net>

<net id="416"><net_src comp="94" pin="6"/><net_sink comp="413" pin=0"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="270" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="8" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="280" pin="3"/><net_sink comp="417" pin=3"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="417" pin=4"/></net>

<net id="430"><net_src comp="413" pin="1"/><net_sink comp="417" pin=5"/></net>

<net id="434"><net_src comp="417" pin="6"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="439"><net_src comp="94" pin="6"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="252" pin="4"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="451"><net_src comp="436" pin="1"/><net_sink comp="440" pin=4"/></net>

<net id="452"><net_src comp="440" pin="5"/><net_sink comp="119" pin=14"/></net>

<net id="456"><net_src comp="94" pin="6"/><net_sink comp="453" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="270" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="8" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="280" pin="3"/><net_sink comp="457" pin=3"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="457" pin=4"/></net>

<net id="470"><net_src comp="453" pin="1"/><net_sink comp="457" pin=5"/></net>

<net id="474"><net_src comp="457" pin="6"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="119" pin=10"/></net>

<net id="479"><net_src comp="94" pin="6"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="252" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="42" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="491"><net_src comp="476" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="495"><net_src comp="480" pin="5"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="119" pin=22"/></net>

<net id="504"><net_src comp="94" pin="6"/><net_sink comp="501" pin=0"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="270" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="8" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="280" pin="3"/><net_sink comp="505" pin=3"/></net>

<net id="517"><net_src comp="52" pin="0"/><net_sink comp="505" pin=4"/></net>

<net id="518"><net_src comp="501" pin="1"/><net_sink comp="505" pin=5"/></net>

<net id="522"><net_src comp="505" pin="6"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="119" pin=18"/></net>

<net id="527"><net_src comp="119" pin="26"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="533"><net_src comp="194" pin="26"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="64" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="150" pin="26"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="42" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="535" pin="2"/><net_sink comp="237" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx | {1 }
 - Input state : 
	Port: run_single_head : ctx | {1 }
	Port: run_single_head : layer_idx | {1 }
  - Chain level:
	State 1
		icmp_ln27 : 1
		select_ln27 : 2
		tmp_1 : 3
		br_ln32 : 4
		tmp_3 : 3
		br_ln32 : 4
		tmp : 3
		trunc_ln33 : 3
		or_ln : 4
		ctx_new_0 : 5
		empty : 5
		zext_ln38 : 6
		trunc_ln3 : 6
		switch_ln38 : 7
		br_ln64 : 6
		tmp_13 : 6
		br_ln65 : 7
		tmp_12 : 6
		trunc_ln68 : 6
		or_ln6 : 7
		sext_ln69 : 8
		tmp_11 : 6
		br_ln70 : 7
		tmp_10 : 6
		tmp_17 : 6
		trunc_ln71 : 6
		or_ln5 : 7
		zext_ln73 : 8
		br_ln52 : 6
		tmp_9 : 6
		br_ln53 : 7
		tmp_s : 6
		trunc_ln56 : 6
		or_ln4 : 7
		tmp_8 : 6
		br_ln58 : 7
		tmp_7 : 6
		tmp_16 : 6
		trunc_ln59 : 6
		or_ln3 : 7
		zext_ln61 : 8
		br_ln40 : 6
		tmp_6 : 6
		br_ln41 : 7
		tmp_5 : 6
		trunc_ln44 : 6
		or_ln2 : 7
		sext_ln45 : 8
		zext_ln45 : 9
		tmp_4 : 6
		br_ln46 : 7
		tmp_2 : 6
		tmp_14 : 6
		trunc_ln47 : 6
		or_ln1 : 7
		zext_ln49 : 8
		ctx_new_1 : 10
		empty_6 : 8
		empty_7 : 8
		zext_ln80 : 11
		icmp_ln80 : 9
		write_ln34 : 12
		br_ln80 : 10
		xor_ln80 : 9
		finished : 11
		ret_ln82 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln27_fu_296     |    0    |    39   |
|          |      icmp_ln80_fu_529     |    0    |    15   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln27_fu_306    |    0    |    40   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln80_fu_535      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | layer_idx_read_read_fu_72 |    0    |    0    |
|          |    ctx_read_read_fu_78    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln34_write_fu_84  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_244        |    0    |    0    |
|          |         grp_fu_262        |    0    |    0    |
| bitselect|         grp_fu_280        |    0    |    0    |
|          |        tmp_1_fu_316       |    0    |    0    |
|          |        tmp_3_fu_324       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_252        |    0    |    0    |
|partselect|         grp_fu_270        |    0    |    0    |
|          |         tmp_fu_332        |    0    |    0    |
|          |      trunc_ln3_fu_368     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln23_fu_288     |    0    |    0    |
|          |     trunc_ln27_fu_292     |    0    |    0    |
|          |     trunc_ln33_fu_342     |    0    |    0    |
|          |     trunc_ln68_fu_392     |    0    |    0    |
|   trunc  |     trunc_ln71_fu_413     |    0    |    0    |
|          |     trunc_ln56_fu_436     |    0    |    0    |
|          |     trunc_ln59_fu_453     |    0    |    0    |
|          |     trunc_ln44_fu_476     |    0    |    0    |
|          |     trunc_ln47_fu_501     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln27_fu_302     |    0    |    0    |
|          |      zext_ln38_fu_357     |    0    |    0    |
|          |      zext_ln73_fu_431     |    0    |    0    |
|   zext   |      zext_ln61_fu_471     |    0    |    0    |
|          |      zext_ln45_fu_496     |    0    |    0    |
|          |      zext_ln49_fu_519     |    0    |    0    |
|          |      zext_ln80_fu_524     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        or_ln_fu_346       |    0    |    0    |
|          |       or_ln6_fu_396       |    0    |    0    |
|          |       or_ln5_fu_417       |    0    |    0    |
|bitconcatenate|       or_ln4_fu_440       |    0    |    0    |
|          |       or_ln3_fu_457       |    0    |    0    |
|          |       or_ln2_fu_480       |    0    |    0    |
|          |       or_ln1_fu_505       |    0    |    0    |
|----------|---------------------------|---------|---------|
|  switch  |     switch_ln38_fu_379    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln69_fu_408     |    0    |    0    |
|          |      sext_ln45_fu_492     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    96   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| ctx_new_0_reg_91|   44   |
|ctx_new_1_reg_116|   47   |
| empty_6_reg_147 |    1   |
| empty_7_reg_191 |    8   |
|  empty_reg_102  |    1   |
| finished_reg_234|    1   |
+-----------------+--------+
|      Total      |   102  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   102  |    -   |
+-----------+--------+--------+
|   Total   |   102  |   96   |
+-----------+--------+--------+
