0.7
2020.2
Nov  8 2024
22:36:55
/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.1_early_detection_debounce2/hdl/early_detection_debounce.sv,1745630671,systemVerilog,,/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/hdl/fibonacci.sv,,early_detection_debounce,,uvm,,,,,,
/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv,1745188935,systemVerilog,,/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/tb/fibonacci_v1_tb.sv,,hex_sseg_disp,,uvm,,,,,,
/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.2_bcd2bin/hdl/bcd2bin.sv,1745188935,systemVerilog,,/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/hdl/bin2bcd.sv,,bcd2bin,,uvm,,,,,,
/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/hdl/bin2bcd.sv,1745630218,systemVerilog,,/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.1_early_detection_debounce2/hdl/early_detection_debounce.sv,,bin2bcd,,uvm,,,,,,
/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/hdl/fibonacci.sv,1745631632,systemVerilog,,/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/hdl/fibonacci_top.sv,,fibonacci,,uvm,,,,,,
/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/hdl/fibonacci_top.sv,1745632040,systemVerilog,,/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv,,fibonacci_top,,uvm,,,,,,
/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/tb/fibonacci_v1_tb.sv,1745632295,systemVerilog,,,,fibonacci_v1_tb,,uvm,,,,,,
/home/oliver/Documents/fpga_prototyping_sv_examples/6.5.3_fibonacci_1/vivado/fibonacci_v1/fibonacci_v1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
