 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Thu Apr 25 23:58:31 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[63]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U5219/Y (AO222X1_RVT)           0.11 *    -1.37 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[63]/D (DFFX1_RVT)
                                                          0.00 *    -1.37 f
  data arrival time                                                 -1.37

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[63]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                  1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.36


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[58]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4199/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4201/Y (NAND3X0_RVT)           0.05 *    -1.34 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[58]/D (DFFX1_RVT)
                                                          0.00 *    -1.34 f
  data arrival time                                                 -1.34

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[58]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.31


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[60]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4133/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4135/Y (NAND3X0_RVT)           0.05 *    -1.34 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[60]/D (DFFX1_RVT)
                                                          0.00 *    -1.34 f
  data arrival time                                                 -1.34

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[60]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.31


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[51]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4151/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4153/Y (NAND3X0_RVT)           0.05 *    -1.34 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[51]/D (DFFX1_RVT)
                                                          0.00 *    -1.34 f
  data arrival time                                                 -1.34

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[51]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.31


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[57]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4205/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4207/Y (NAND3X0_RVT)           0.05 *    -1.34 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[57]/D (DFFX1_RVT)
                                                          0.00 *    -1.34 f
  data arrival time                                                 -1.34

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[57]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.30


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[59]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4196/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4198/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[59]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[59]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.30


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[55]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4073/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4075/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[55]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[55]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.30


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4145/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4147/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[53]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[53]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.30


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[52]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4142/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4144/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[52]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[52]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.30


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[41]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4202/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4204/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[41]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[41]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.30


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[48]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4214/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4216/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[48]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[48]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[47]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4070/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4072/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[47]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[47]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[49]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4211/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4213/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[49]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[49]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[56]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4058/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4060/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[56]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[56]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[61]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4148/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4150/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[61]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[61]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[54]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4064/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4066/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[54]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[54]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[50]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4193/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4195/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[50]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[50]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[45]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4067/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4069/Y (NAND3X0_RVT)           0.05 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[45]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[45]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[44]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4139/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4141/Y (NAND3X0_RVT)           0.06 *    -1.33 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[44]/D (DFFX1_RVT)
                                                          0.00 *    -1.33 f
  data arrival time                                                 -1.33

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[44]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[46]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.00 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/QN (DFFX1_RVT)
                                                          0.13       0.13 f
  fpu_add/U259/Y (AND2X1_RVT)                             0.09 *     0.22 f
  fpu_add/U122/Y (AO21X1_RVT)                             0.12 *     0.34 f
  fpu_add/fpu_add_frac_dp/a2stg_frac1_in_frac1 (fpu_add_frac_dp)
                                                          0.00       0.34 f
  fpu_add/fpu_add_frac_dp/U4057/Y (OA21X1_RVT)            0.11 *     0.44 f
  fpu_add/fpu_add_frac_dp/U140/Y (NBUFFX4_RVT)           -1.92 *    -1.48 f
  fpu_add/fpu_add_frac_dp/U4061/Y (AOI22X1_RVT)           0.10 *    -1.38 r
  fpu_add/fpu_add_frac_dp/U4063/Y (NAND3X0_RVT)           0.06 *    -1.32 f
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[46]/D (DFFX1_RVT)
                                                          0.00 *    -1.32 f
  data arrival time                                                 -1.32

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[46]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  library hold time                                      -0.04      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


1
