read -sv run_verilog_mid/adder_32b_17_97_74922617f9bb30c2236a16bc8594d1c8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_97_74922617f9bb30c2236a16bc8594d1c8_yosys.v
