{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FINN - Functional Verification of End-to-End Flow\n",
    "-----------------------------------------------------------------\n",
    "\n",
    "**Important: This notebook depends on the [tfc_end2end_example](tfc_end2end_example.ipynb) notebook, because we are using models that are available at intermediate steps in the end-to-end flow. So please make sure the needed .onnx files are generated to run this notebook.**\n",
    "\n",
    "In this notebook, we will show how to take the intermediate results of the end-to-end tfc example and verify their functionality with different methods. In the following picture you can see the section in the end-to-end flow about the *Simulation & Emulation Flows*. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<img src=\"verification.svg\" alt=\"Drawing\" style=\"width: 500px;\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will use the following helper functions, `showSrc` to show source code of FINN library calls and `showInNetron` to show the ONNX model at the current transformation step. The Netron displays are interactive, but they only work when running the notebook actively and not on GitHub (i.e. if you are viewing this on GitHub you'll only see blank squares)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.util.basic import make_build_dir\n",
    "from finn.util.visualization import showSrc, showInNetron\n",
    "import os\n",
    "\n",
    "build_dir = os.environ[\"FINN_BUILD_DIR\"]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To verify the simulations, a \"golden\" output is calculated as a reference. This is calculated directly from the Brevitas model using PyTorch, by running some example data from the MNIST dataset through the trained model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/usr/local/lib/python3.10/dist-packages/torch/_tensor.py:1255: UserWarning: Named tensors and all their associated APIs are an experimental feature and subject to change. Please do not use them for anything important until they are released as stable. (Triggered internally at ../c10/core/TensorImpl.h:1758.)\n",
      "  return super(Tensor, self).rename(names)\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[-1.4090618, -1.3267527,  0.9779036, -1.2444434, -1.4090618,\n",
       "        -1.6559892, -1.3267527, -1.4913709, -1.3267527, -1.6559892]],\n",
       "      dtype=float32)"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pkgutil import get_data\n",
    "import onnx\n",
    "import onnx.numpy_helper as nph\n",
    "import torch\n",
    "from finn.util.test import get_test_model_trained\n",
    "\n",
    "fc = get_test_model_trained(\"TFC\", 1, 1)\n",
    "raw_i = get_data(\"qonnx.data\", \"onnx/mnist-conv/test_data_set_0/input_0.pb\")\n",
    "input_tensor = onnx.load_tensor_from_string(raw_i)\n",
    "input_brevitas = torch.from_numpy(nph.to_array(input_tensor).copy()).float()\n",
    "output_golden = fc.forward(input_brevitas).detach().numpy()\n",
    "output_golden"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation using Python <a id='simpy'></a>\n",
    "\n",
    "If an ONNX model consists of [standard ONNX](https://github.com/onnx/onnx/blob/main/docs/Operators.md) nodes and/or FINN custom operations that do not belong to the fpgadataflow (`backend` $\\neq$ `fpgadataflow.hls` or `backend` $\\neq$ `fpgadataflow.rtl`) this model can be checked for functionality using Python.\n",
    "\n",
    "To simulate a standard ONNX node [onnxruntime](https://github.com/microsoft/onnxruntime) is used. onnxruntime is an open source tool developed by Microsoft to run standard ONNX nodes. For the FINN custom op nodes execution, functions are defined. The following is an example of the execution function of an XNOR popcount node.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "def xnorpopcountmatmul(inp0, inp1):\n",
      "    \"\"\"Simulates XNOR-popcount matrix multiplication as a regular bipolar\n",
      "    matrix multiplication followed by some post processing.\"\"\"\n",
      "    # extract the operand shapes\n",
      "    # (M, K0) = inp0.shape\n",
      "    # (K1, N) = inp1.shape\n",
      "    K0 = inp0.shape[-1]\n",
      "    K1 = inp1.shape[0]\n",
      "    # make sure shapes are compatible with matmul\n",
      "    assert K0 == K1, \"Matrix shapes are not compatible with matmul.\"\n",
      "    K = K0\n",
      "    # convert binary inputs to bipolar\n",
      "    inp0_bipolar = 2.0 * inp0 - 1.0\n",
      "    inp1_bipolar = 2.0 * inp1 - 1.0\n",
      "    # call regular numpy matrix multiplication\n",
      "    out = np.matmul(inp0_bipolar, inp1_bipolar)\n",
      "    # XNOR-popcount does not produce the regular dot product result --\n",
      "    # it returns the number of +1s after XNOR. let P be the number of +1s\n",
      "    # and N be the number of -1s. XNOR-popcount returns P, whereas the\n",
      "    # regular dot product result from numpy is P-N, so we need to apply\n",
      "    # some correction.\n",
      "    # out = P-N\n",
      "    # K = P+N\n",
      "    # out + K = 2P, so P = (out + K)/2\n",
      "    return (out + K) * 0.5\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from qonnx.custom_op.general.xnorpopcount import xnorpopcountmatmul\n",
    "showSrc(xnorpopcountmatmul)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The function contains a description of the behaviour in Python and can thus calculate the result of the node.\n",
    "\n",
    "This execution function and onnxruntime is used when `execute_onnx` from `onnx_exec` is applied to the model. The model is then simulated node by node and the result is stored in a context dictionary, which contains the values of each tensor at the end of the execution. To get the result, only the output tensor has to be extracted.\n",
    "\n",
    "The procedure is shown below. We take the model right before the nodes should be converted into HW layers and generate an input tensor to pass to the execution function. The input tensor is generated from the Brevitas example inputs."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "input_dict = {\"global_in\": nph.to_array(input_tensor)}\n",
    "\n",
    "model_for_sim = ModelWrapper(build_dir+\"/tfc_w1a1_ready_for_hw_conversion.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Results are the same!\n"
     ]
    }
   ],
   "source": [
    "import finn.core.onnx_exec as oxe\n",
    "output_dict = oxe.execute_onnx(model_for_sim, input_dict, return_full_exec_context=False)\n",
    "output_pysim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_pysim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The result is compared with the theoretical \"golden\" value for verification."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Simulation (cppsim) using C++\n",
    "\n",
    "When dealing with HLS or RTL custom op nodes in FINN the simulation using Python is no longer sufficient. If the nodes are specialized to HLS layers, the simulation using C++ can be used. To do this, the input tensor is stored in a .npy file and C++ code is generated that reads the values from the .npy array, streams them to the corresponding `finn-hlslib` function and writes the result to a new .npy file. This in turn can be read in Python and processed in the FINN flow. For this example the model after setting the folding factors in the HLS variants of the layers, please be aware that this is not the full model, but the dataflow partition, so before executing at the end of this section we have to integrate the model back into the parent model."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<div class=\"alert alert-block alert-info\">\n",
    "<b>Note: HW layer can also be converted to RTL variants, in this case \"cppsim\" is not an option we can execute. If nevertheless \"cppsim\" is selected as execution mode for the layer, the execution defaults to the parent class. Like this, networks with a mix of HLS and RTL layers can be executed using \"cppsim\" for the HLS layers.</b> \n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "model_for_cppsim = ModelWrapper(build_dir+\"/tfc_w1_a1_set_folding_factors.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To generate the code for this simulation and to generate the executable two transformations are used:\n",
    "* `PrepareCppSim` which generates the C++ code for the corresponding HLS layer\n",
    "* `CompileCppSim` which compules the C++ code and stores the path to the executable"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from qonnx.transformation.general import GiveUniqueNodeNames\n",
    "\n",
    "model_for_cppsim = model_for_cppsim.transform(GiveUniqueNodeNames())\n",
    "model_for_cppsim = model_for_cppsim.transform(PrepareCppSim())\n",
    "model_for_cppsim = model_for_cppsim.transform(CompileCppSim())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "When we take a look at the model using netron, we can see that the transformations introduced new attributes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "model_for_cppsim.save(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")\n",
    "#showInNetron(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following node attributes have been added:\n",
    "* `code_gen_dir_cppsim` indicates the directory where the files for the simulation using C++ are stored\n",
    "* `executable_path` specifies the path to the executable\n",
    "\n",
    "We take now a closer look into the files that were generated:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compile.sh\t      memblock.dat  thresh.h\n",
      "execute_MVAU_hls.cpp  node_model    weights.npy\n"
     ]
    }
   ],
   "source": [
    "from qonnx.custom_op.registry import getCustomOp\n",
    "\n",
    "fc0 = model_for_cppsim.graph.node[1]\n",
    "fc0w = getCustomOp(fc0)\n",
    "code_gen_dir = fc0w.get_nodeattr(\"code_gen_dir_cppsim\")\n",
    "!ls {code_gen_dir}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Besides the .cpp file, the folder contains .h files with the weights and thresholds. The shell script contains the compile command and *node_model* is the executable generated by compilation. Comparing this with the `executable_path` node attribute, it can be seen that it specifies exactly the path to *node_model*."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To simulate the model the execution mode(exec_mode) must be set to \"cppsim\". This is done using the transformation SetExecMode."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "\n",
    "model_for_cppsim = model_for_cppsim.transform(SetExecMode(\"cppsim\"))\n",
    "model_for_cppsim.save(build_dir+\"/tfc_w1_a1_for_cppsim.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Before the model can be executed using `execute_onnx`, we integrate the child model in the parent model. The function reads then the `exec_mode` and writes the input into the correct directory in a .npy file. To be able to read this in C++, there is an additional .hpp file ([npy2apintstream.hpp](https://github.com/Xilinx/finn/blob/main/src/finn/qnn-data/cpp/npy2apintstream.hpp)) in FINN, which uses cnpy to read .npy files and convert them into streams, or to read a stream and write it into an .npy. [cnpy](https://github.com/rogersce/cnpy) is a helper to read and write .npy and .npz formates in C++.\n",
    "\n",
    "The result is again compared to the \"golden\" output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Results are the same!\n"
     ]
    }
   ],
   "source": [
    "parent_model = ModelWrapper(build_dir+\"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "sdp_node = parent_model.graph.node[1]\n",
    "child_model = build_dir + \"/tfc_w1_a1_for_cppsim.onnx\"\n",
    "getCustomOp(sdp_node).set_nodeattr(\"model\", child_model)\n",
    "output_dict = oxe.execute_onnx(parent_model, input_dict)\n",
    "output_cppsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_cppsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Emulation (rtlsim) using PyVerilator\n",
    "\n",
    "The emulation using [PyVerilator](https://github.com/maltanar/pyverilator) can be done after IP blocks are generated from the corresponding HLS layers or for RTL layers directly using the generated Verilog files. Pyverilator is a tool which makes it possible to simulate verilog files using verilator via a python interface.\n",
    "\n",
    "We have two ways to use rtlsim, one is to run the model node-by-node as with the simulation methods, but if the model is in the form of the dataflow partition, the part of the graph that consist of only HLS/RTL nodes could also be executed as whole."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Because at the point where we want to grab and verify the model, the model is already in split form (parent graph consisting of non-hls layers and child graph consisting only of hls layers) we first have to reference the child graph within the parent graph. This is done using the node attribute `model` for the `StreamingDataflowPartition` node.\n",
    "\n",
    "First the procedure is shown, if the child graph has ip blocks corresponding to the individual layers, then the procedure is shown, if the child graph already has a stitched IP."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Emulation of model node-by-node\n",
    "\n",
    "The child model is loaded and the `exec_mode` for each node is set. To prepare the node-by-node emulation the transformation `PrepareRTLSim` is applied to the child model. With this transformation the emulation files are created for each node and can be used directly when calling `execute_onnx()`. Each node has a new node attribute \"rtlsim_so\" after transformation, which contains the path to the corresponding emulation files. Then it is saved in a new .onnx file so that the changed model can be referenced in the parent model."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:854:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "  854 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:855:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "  855 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:606:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  606 | #0 ap_CS_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:607:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  607 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:769:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                 : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  769 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:790:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.\n",
      "                                                                                                 : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  790 | assign conv2_i_i_i_cast_fu_109_p1 = ap_sig_allocacmp_block_1;\n",
      "      |                                   ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:355:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0\n",
      "  355 | #0 ap_CS_fsm = 5'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:356:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0\n",
      "  356 | #0 grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_ctagf3yp/LabelSelect_hls_0.v:503:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                 : ... In instance LabelSelect_hls_0\n",
      "  503 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:355:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  355 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:356:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  356 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:1036:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1036 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:1037:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1037 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:1038:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1038 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:1280:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1280 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:1304:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1304 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2027:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_753_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2027 | assign zext_ln68_1_fu_759_p1 = r_13_fu_753_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2029:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_993_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2029 | assign zext_ln68_2_fu_999_p1 = r_21_fu_993_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2031:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_1233_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2031 | assign zext_ln68_3_fu_1239_p1 = r_29_fu_1233_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2033:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_1473_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2033 | assign zext_ln68_4_fu_1479_p1 = r_37_fu_1473_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2035:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_1713_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2035 | assign zext_ln68_5_fu_1719_p1 = r_45_fu_1713_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2037:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_1953_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2037 | assign zext_ln68_6_fu_1959_p1 = r_53_fu_1953_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2039:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2193_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2039 | assign zext_ln68_7_fu_2199_p1 = r_61_fu_2193_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2041:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_69_fu_2433_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2041 | assign zext_ln68_8_fu_2439_p1 = r_69_fu_2433_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2043:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_77_fu_2673_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2043 | assign zext_ln68_9_fu_2679_p1 = r_77_fu_2673_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2045:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_497_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2045 | assign zext_ln68_fu_503_p1 = r_5_fu_497_p2;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2047:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1067_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2047 | assign zext_ln840_10_fu_1073_p1 = add_ln840_21_fu_1067_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2049:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_reg_3223' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2049 | assign zext_ln840_11_fu_2923_p1 = add_ln840_22_reg_3223;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2051:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_1275_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2051 | assign zext_ln840_12_fu_1281_p1 = add_ln840_25_fu_1275_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2053:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_1291_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2053 | assign zext_ln840_13_fu_1297_p1 = add_ln840_27_fu_1291_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2055:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_fu_1307_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2055 | assign zext_ln840_14_fu_1313_p1 = add_ln840_29_fu_1307_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2057:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_reg_3233' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2057 | assign zext_ln840_15_fu_2937_p1 = add_ln840_30_reg_3233;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2059:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_1515_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2059 | assign zext_ln840_16_fu_1521_p1 = add_ln840_33_fu_1515_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2061:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_1531_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2061 | assign zext_ln840_17_fu_1537_p1 = add_ln840_35_fu_1531_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2063:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_1547_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2063 | assign zext_ln840_18_fu_1553_p1 = add_ln840_37_fu_1547_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2065:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_reg_3243' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2065 | assign zext_ln840_19_fu_2951_p1 = add_ln840_38_reg_3243;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2067:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_fu_571_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2067 | assign zext_ln840_1_fu_577_p1 = add_ln840_3_fu_571_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2069:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_1755_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2069 | assign zext_ln840_20_fu_1761_p1 = add_ln840_41_fu_1755_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2071:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_fu_1771_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2071 | assign zext_ln840_21_fu_1777_p1 = add_ln840_43_fu_1771_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2073:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_1787_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2073 | assign zext_ln840_22_fu_1793_p1 = add_ln840_45_fu_1787_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2075:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_reg_3253' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2075 | assign zext_ln840_23_fu_2965_p1 = add_ln840_46_reg_3253;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2077:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_1995_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2077 | assign zext_ln840_24_fu_2001_p1 = add_ln840_49_fu_1995_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2079:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_2011_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2079 | assign zext_ln840_25_fu_2017_p1 = add_ln840_51_fu_2011_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2081:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_2027_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2081 | assign zext_ln840_26_fu_2033_p1 = add_ln840_53_fu_2027_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2083:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_reg_3263' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2083 | assign zext_ln840_27_fu_2979_p1 = add_ln840_54_reg_3263;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2085:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_2235_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2085 | assign zext_ln840_28_fu_2241_p1 = add_ln840_57_fu_2235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2087:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_2251_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2087 | assign zext_ln840_29_fu_2257_p1 = add_ln840_59_fu_2251_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2089:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_5_fu_587_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2089 | assign zext_ln840_2_fu_593_p1 = add_ln840_5_fu_587_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2091:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_2267_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2091 | assign zext_ln840_30_fu_2273_p1 = add_ln840_61_fu_2267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2093:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_reg_3273' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2093 | assign zext_ln840_31_fu_2993_p1 = add_ln840_62_reg_3273;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2095:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_2475_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2095 | assign zext_ln840_32_fu_2481_p1 = add_ln840_65_fu_2475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2097:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_2491_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2097 | assign zext_ln840_33_fu_2497_p1 = add_ln840_67_fu_2491_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2099:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_2507_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2099 | assign zext_ln840_34_fu_2513_p1 = add_ln840_69_fu_2507_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2101:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_reg_3283' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2101 | assign zext_ln840_35_fu_3007_p1 = add_ln840_70_reg_3283;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2103:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_2715_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2103 | assign zext_ln840_36_fu_2721_p1 = add_ln840_73_fu_2715_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2105:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_2731_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2105 | assign zext_ln840_37_fu_2737_p1 = add_ln840_75_fu_2731_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2107:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_2747_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2107 | assign zext_ln840_38_fu_2753_p1 = add_ln840_77_fu_2747_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2109:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_reg_3293' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2109 | assign zext_ln840_39_fu_3021_p1 = add_ln840_78_reg_3293;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2111:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_reg_3203' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2111 | assign zext_ln840_3_fu_2895_p1 = add_ln840_6_reg_3203;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2113:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_795_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2113 | assign zext_ln840_4_fu_801_p1 = add_ln840_9_fu_795_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2115:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_811_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2115 | assign zext_ln840_5_fu_817_p1 = add_ln840_11_fu_811_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2117:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_fu_827_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2117 | assign zext_ln840_6_fu_833_p1 = add_ln840_13_fu_827_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2119:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_reg_3213' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2119 | assign zext_ln840_7_fu_2909_p1 = add_ln840_14_reg_3213;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2121:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1035_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2121 | assign zext_ln840_8_fu_1041_p1 = add_ln840_17_fu_1035_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2123:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1051_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2123 | assign zext_ln840_9_fu_1057_p1 = add_ln840_19_fu_1051_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2125:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1_fu_555_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2125 | assign zext_ln840_fu_561_p1 = add_ln840_1_fu_555_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2127:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_721_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2127 | assign zext_ln90_10_fu_727_p1 = r_11_fu_721_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2129:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_737_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2129 | assign zext_ln90_11_fu_743_p1 = r_12_fu_737_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2131:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_769_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2131 | assign zext_ln90_12_fu_775_p1 = r_14_fu_769_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2133:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_785_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2133 | assign zext_ln90_13_fu_791_p1 = r_15_fu_785_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2135:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_913_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2135 | assign zext_ln90_14_fu_919_p1 = r_16_fu_913_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2137:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_929_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2137 | assign zext_ln90_15_fu_935_p1 = r_17_fu_929_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2139:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_945_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2139 | assign zext_ln90_16_fu_951_p1 = r_18_fu_945_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2141:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_961_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2141 | assign zext_ln90_17_fu_967_p1 = r_19_fu_961_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2143:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_977_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2143 | assign zext_ln90_18_fu_983_p1 = r_20_fu_977_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2145:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1009_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2145 | assign zext_ln90_19_fu_1015_p1 = r_22_fu_1009_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2147:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_401_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2147 | assign zext_ln90_1_fu_407_p1 = r_1_fu_401_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2149:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1025_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2149 | assign zext_ln90_20_fu_1031_p1 = r_23_fu_1025_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2151:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1153_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2151 | assign zext_ln90_21_fu_1159_p1 = r_24_fu_1153_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2153:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1169_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2153 | assign zext_ln90_22_fu_1175_p1 = r_25_fu_1169_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2155:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1185_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2155 | assign zext_ln90_23_fu_1191_p1 = r_26_fu_1185_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2157:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1201_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2157 | assign zext_ln90_24_fu_1207_p1 = r_27_fu_1201_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2159:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1217_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2159 | assign zext_ln90_25_fu_1223_p1 = r_28_fu_1217_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2161:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1249_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2161 | assign zext_ln90_26_fu_1255_p1 = r_30_fu_1249_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2163:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1265_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2163 | assign zext_ln90_27_fu_1271_p1 = r_31_fu_1265_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2165:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1393_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2165 | assign zext_ln90_28_fu_1399_p1 = r_32_fu_1393_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2167:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1409_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2167 | assign zext_ln90_29_fu_1415_p1 = r_33_fu_1409_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2169:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_425_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2169 | assign zext_ln90_2_fu_431_p1 = r_2_fu_425_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2171:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1425_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2171 | assign zext_ln90_30_fu_1431_p1 = r_34_fu_1425_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2173:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1441_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2173 | assign zext_ln90_31_fu_1447_p1 = r_35_fu_1441_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2175:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1457_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2175 | assign zext_ln90_32_fu_1463_p1 = r_36_fu_1457_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2177:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1489_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2177 | assign zext_ln90_33_fu_1495_p1 = r_38_fu_1489_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2179:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1505_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2179 | assign zext_ln90_34_fu_1511_p1 = r_39_fu_1505_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2181:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_1633_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2181 | assign zext_ln90_35_fu_1639_p1 = r_40_fu_1633_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2183:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_1649_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2183 | assign zext_ln90_36_fu_1655_p1 = r_41_fu_1649_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2185:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_1665_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2185 | assign zext_ln90_37_fu_1671_p1 = r_42_fu_1665_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2187:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_1681_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2187 | assign zext_ln90_38_fu_1687_p1 = r_43_fu_1681_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2189:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_1697_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2189 | assign zext_ln90_39_fu_1703_p1 = r_44_fu_1697_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2191:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_449_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2191 | assign zext_ln90_3_fu_455_p1 = r_3_fu_449_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2193:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_1729_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2193 | assign zext_ln90_40_fu_1735_p1 = r_46_fu_1729_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2195:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_1745_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2195 | assign zext_ln90_41_fu_1751_p1 = r_47_fu_1745_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2197:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_1873_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2197 | assign zext_ln90_42_fu_1879_p1 = r_48_fu_1873_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2199:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_1889_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2199 | assign zext_ln90_43_fu_1895_p1 = r_49_fu_1889_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2201:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_1905_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2201 | assign zext_ln90_44_fu_1911_p1 = r_50_fu_1905_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2203:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_1921_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2203 | assign zext_ln90_45_fu_1927_p1 = r_51_fu_1921_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2205:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_1937_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2205 | assign zext_ln90_46_fu_1943_p1 = r_52_fu_1937_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2207:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_1969_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2207 | assign zext_ln90_47_fu_1975_p1 = r_54_fu_1969_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2209:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_1985_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2209 | assign zext_ln90_48_fu_1991_p1 = r_55_fu_1985_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2211:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2113_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2211 | assign zext_ln90_49_fu_2119_p1 = r_56_fu_2113_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2213:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_473_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2213 | assign zext_ln90_4_fu_479_p1 = r_4_fu_473_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2215:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2129_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2215 | assign zext_ln90_50_fu_2135_p1 = r_57_fu_2129_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2217:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2145_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2217 | assign zext_ln90_51_fu_2151_p1 = r_58_fu_2145_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2219:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2161_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2219 | assign zext_ln90_52_fu_2167_p1 = r_59_fu_2161_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2221:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2177_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2221 | assign zext_ln90_53_fu_2183_p1 = r_60_fu_2177_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2223:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2209_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2223 | assign zext_ln90_54_fu_2215_p1 = r_62_fu_2209_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2225:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2225_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2225 | assign zext_ln90_55_fu_2231_p1 = r_63_fu_2225_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2227:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_64_fu_2353_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2227 | assign zext_ln90_56_fu_2359_p1 = r_64_fu_2353_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2229:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_65_fu_2369_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2229 | assign zext_ln90_57_fu_2375_p1 = r_65_fu_2369_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2231:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_66_fu_2385_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2231 | assign zext_ln90_58_fu_2391_p1 = r_66_fu_2385_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2233:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_67_fu_2401_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2233 | assign zext_ln90_59_fu_2407_p1 = r_67_fu_2401_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2235:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_521_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2235 | assign zext_ln90_5_fu_527_p1 = r_6_fu_521_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2237:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_68_fu_2417_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2237 | assign zext_ln90_60_fu_2423_p1 = r_68_fu_2417_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2239:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_70_fu_2449_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2239 | assign zext_ln90_61_fu_2455_p1 = r_70_fu_2449_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2241:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_71_fu_2465_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2241 | assign zext_ln90_62_fu_2471_p1 = r_71_fu_2465_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2243:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_72_fu_2593_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2243 | assign zext_ln90_63_fu_2599_p1 = r_72_fu_2593_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2245:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_73_fu_2609_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2245 | assign zext_ln90_64_fu_2615_p1 = r_73_fu_2609_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2247:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_74_fu_2625_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2247 | assign zext_ln90_65_fu_2631_p1 = r_74_fu_2625_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2249:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_75_fu_2641_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2249 | assign zext_ln90_66_fu_2647_p1 = r_75_fu_2641_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2251:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_76_fu_2657_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2251 | assign zext_ln90_67_fu_2663_p1 = r_76_fu_2657_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2253:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_78_fu_2689_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2253 | assign zext_ln90_68_fu_2695_p1 = r_78_fu_2689_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2255:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_79_fu_2705_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2255 | assign zext_ln90_69_fu_2711_p1 = r_79_fu_2705_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2257:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_545_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2257 | assign zext_ln90_6_fu_551_p1 = r_7_fu_545_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2259:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_673_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2259 | assign zext_ln90_7_fu_679_p1 = r_8_fu_673_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2261:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_689_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2261 | assign zext_ln90_8_fu_695_p1 = r_9_fu_689_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2263:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_705_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2263 | assign zext_ln90_9_fu_711_p1 = r_10_fu_705_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:2265:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_377_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2265 | assign zext_ln90_fu_383_p1 = r_fu_377_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:83:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                   : ... In instance MVAU_hls_3\n",
      "   83 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:84:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                   : ... In instance MVAU_hls_3\n",
      "   84 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_10tvdqvv/MVAU_hls_3.v:226:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                   : ... In instance MVAU_hls_3\n",
      "  226 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2325:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      " 2325 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2326:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      " 2326 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:769:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  769 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:770:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  770 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:771:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  771 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:772:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  772 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1307:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1307 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1331:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1331 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1355:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1355 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1518:46: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1518 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_407 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1558:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3087' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1558 | assign idxprom2_i_fu_2777_p1 = nf_2_reg_3087;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1708:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1708 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1710:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1710 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1712:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1712 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1714:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1714 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1716:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1716 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1718:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1718 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1720:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1720 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:1722:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1722 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2018:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2018 | assign zext_ln1039_1_fu_2843_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2020:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2020 | assign zext_ln1039_2_fu_2858_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2022:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2022 | assign zext_ln1039_3_fu_2873_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2024:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2024 | assign zext_ln1039_4_fu_2888_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2026:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2026 | assign zext_ln1039_5_fu_2903_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2028:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2028 | assign zext_ln1039_6_fu_2918_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2030:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2030 | assign zext_ln1039_7_fu_2933_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2032:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2032 | assign zext_ln1039_fu_2828_p1 = p_ZL7threshs_0_q0;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2034:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_2376_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2034 | assign zext_ln68_1_fu_2382_p1 = r_13_fu_2376_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2036:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_2435_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2036 | assign zext_ln68_2_fu_2441_p1 = r_21_fu_2435_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2038:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_2494_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2038 | assign zext_ln68_3_fu_2500_p1 = r_29_fu_2494_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2040:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_2553_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2040 | assign zext_ln68_4_fu_2559_p1 = r_37_fu_2553_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2042:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_2612_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2042 | assign zext_ln68_5_fu_2618_p1 = r_45_fu_2612_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2044:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2671_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2044 | assign zext_ln68_6_fu_2677_p1 = r_53_fu_2671_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2046:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2730_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2046 | assign zext_ln68_7_fu_2736_p1 = r_61_fu_2730_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2048:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_2317_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2048 | assign zext_ln68_fu_2323_p1 = r_5_fu_2317_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2050:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_reg_3180' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2050 | assign zext_ln840_10_fu_2463_p1 = add_ln840_21_reg_3180;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2052:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_2466_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2052 | assign zext_ln840_11_fu_2472_p1 = add_ln840_22_fu_2466_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2054:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_3185' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2054 | assign zext_ln840_12_fu_2510_p1 = add_ln840_25_reg_3185;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2056:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_reg_3190' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2056 | assign zext_ln840_13_fu_2519_p1 = add_ln840_27_reg_3190;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2058:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_reg_3195' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2058 | assign zext_ln840_14_fu_2522_p1 = add_ln840_29_reg_3195;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2060:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_2525_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2060 | assign zext_ln840_15_fu_2531_p1 = add_ln840_30_fu_2525_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2062:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_reg_3200' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2062 | assign zext_ln840_16_fu_2569_p1 = add_ln840_33_reg_3200;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2064:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_reg_3205' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2064 | assign zext_ln840_17_fu_2578_p1 = add_ln840_35_reg_3205;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2066:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_reg_3210' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2066 | assign zext_ln840_18_fu_2581_p1 = add_ln840_37_reg_3210;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2068:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_2584_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2068 | assign zext_ln840_19_fu_2590_p1 = add_ln840_38_fu_2584_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2070:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_3145' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2070 | assign zext_ln840_1_fu_2342_p1 = add_ln840_3_reg_3145;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2072:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_reg_3215' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2072 | assign zext_ln840_20_fu_2628_p1 = add_ln840_41_reg_3215;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2074:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_reg_3220' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2074 | assign zext_ln840_21_fu_2637_p1 = add_ln840_43_reg_3220;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2076:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_reg_3225' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2076 | assign zext_ln840_22_fu_2640_p1 = add_ln840_45_reg_3225;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2078:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_2643_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2078 | assign zext_ln840_23_fu_2649_p1 = add_ln840_46_fu_2643_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2080:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_reg_3230' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2080 | assign zext_ln840_24_fu_2687_p1 = add_ln840_49_reg_3230;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2082:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_reg_3235' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2082 | assign zext_ln840_25_fu_2696_p1 = add_ln840_51_reg_3235;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2084:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_reg_3240' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2084 | assign zext_ln840_26_fu_2699_p1 = add_ln840_53_reg_3240;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2086:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_2702_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2086 | assign zext_ln840_27_fu_2708_p1 = add_ln840_54_fu_2702_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2088:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_3245' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2088 | assign zext_ln840_28_fu_2746_p1 = add_ln840_57_reg_3245;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2090:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_reg_3250' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2090 | assign zext_ln840_29_fu_2755_p1 = add_ln840_59_reg_3250;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2092:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_5_reg_3150' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2092 | assign zext_ln840_2_fu_2345_p1 = add_ln840_5_reg_3150;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2094:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_reg_3255' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2094 | assign zext_ln840_30_fu_2758_p1 = add_ln840_61_reg_3255;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2096:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_2761_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2096 | assign zext_ln840_31_fu_2767_p1 = add_ln840_62_fu_2761_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2098:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_2348_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2098 | assign zext_ln840_3_fu_2354_p1 = add_ln840_6_fu_2348_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2100:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_reg_3155' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2100 | assign zext_ln840_4_fu_2392_p1 = add_ln840_9_reg_3155;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2102:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_reg_3160' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2102 | assign zext_ln840_5_fu_2401_p1 = add_ln840_11_reg_3160;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2104:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_reg_3165' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2104 | assign zext_ln840_6_fu_2404_p1 = add_ln840_13_reg_3165;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2106:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_2407_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2106 | assign zext_ln840_7_fu_2413_p1 = add_ln840_14_fu_2407_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2108:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_reg_3170' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2108 | assign zext_ln840_8_fu_2451_p1 = add_ln840_17_reg_3170;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2110:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_reg_3175' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2110 | assign zext_ln840_9_fu_2460_p1 = add_ln840_19_reg_3175;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2112:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1_reg_3140' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2112 | assign zext_ln840_fu_2333_p1 = add_ln840_1_reg_3140;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2114:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_939_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2114 | assign zext_ln90_10_fu_945_p1 = r_11_fu_939_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2116:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_955_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2116 | assign zext_ln90_11_fu_961_p1 = r_12_fu_955_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2118:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_971_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2118 | assign zext_ln90_12_fu_977_p1 = r_14_fu_971_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2120:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_987_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2120 | assign zext_ln90_13_fu_993_p1 = r_15_fu_987_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2122:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1083_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2122 | assign zext_ln90_14_fu_1089_p1 = r_16_fu_1083_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2124:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1099_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2124 | assign zext_ln90_15_fu_1105_p1 = r_17_fu_1099_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2126:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1115_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2126 | assign zext_ln90_16_fu_1121_p1 = r_18_fu_1115_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2128:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1131_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2128 | assign zext_ln90_17_fu_1137_p1 = r_19_fu_1131_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2130:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1147_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2130 | assign zext_ln90_18_fu_1153_p1 = r_20_fu_1147_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2132:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1163_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2132 | assign zext_ln90_19_fu_1169_p1 = r_22_fu_1163_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2134:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_667_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2134 | assign zext_ln90_1_fu_673_p1 = r_1_fu_667_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2136:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1179_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2136 | assign zext_ln90_20_fu_1185_p1 = r_23_fu_1179_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2138:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1275_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2138 | assign zext_ln90_21_fu_1281_p1 = r_24_fu_1275_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2140:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1291_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2140 | assign zext_ln90_22_fu_1297_p1 = r_25_fu_1291_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2142:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1307_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2142 | assign zext_ln90_23_fu_1313_p1 = r_26_fu_1307_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2144:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1323_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2144 | assign zext_ln90_24_fu_1329_p1 = r_27_fu_1323_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2146:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1339_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2146 | assign zext_ln90_25_fu_1345_p1 = r_28_fu_1339_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2148:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1355_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2148 | assign zext_ln90_26_fu_1361_p1 = r_30_fu_1355_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2150:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1371_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2150 | assign zext_ln90_27_fu_1377_p1 = r_31_fu_1371_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2152:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1467_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2152 | assign zext_ln90_28_fu_1473_p1 = r_32_fu_1467_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2154:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1483_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2154 | assign zext_ln90_29_fu_1489_p1 = r_33_fu_1483_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2156:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_691_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2156 | assign zext_ln90_2_fu_697_p1 = r_2_fu_691_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2158:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1499_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2158 | assign zext_ln90_30_fu_1505_p1 = r_34_fu_1499_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2160:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1515_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2160 | assign zext_ln90_31_fu_1521_p1 = r_35_fu_1515_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2162:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1531_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2162 | assign zext_ln90_32_fu_1537_p1 = r_36_fu_1531_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2164:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1547_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2164 | assign zext_ln90_33_fu_1553_p1 = r_38_fu_1547_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2166:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1563_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2166 | assign zext_ln90_34_fu_1569_p1 = r_39_fu_1563_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2168:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_1659_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2168 | assign zext_ln90_35_fu_1665_p1 = r_40_fu_1659_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2170:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_1675_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2170 | assign zext_ln90_36_fu_1681_p1 = r_41_fu_1675_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2172:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_1691_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2172 | assign zext_ln90_37_fu_1697_p1 = r_42_fu_1691_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2174:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_1707_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2174 | assign zext_ln90_38_fu_1713_p1 = r_43_fu_1707_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2176:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_1723_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2176 | assign zext_ln90_39_fu_1729_p1 = r_44_fu_1723_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2178:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_715_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2178 | assign zext_ln90_3_fu_721_p1 = r_3_fu_715_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2180:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_1739_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2180 | assign zext_ln90_40_fu_1745_p1 = r_46_fu_1739_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2182:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_1755_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2182 | assign zext_ln90_41_fu_1761_p1 = r_47_fu_1755_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2184:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_1851_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2184 | assign zext_ln90_42_fu_1857_p1 = r_48_fu_1851_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2186:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_1867_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2186 | assign zext_ln90_43_fu_1873_p1 = r_49_fu_1867_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2188:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_1883_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2188 | assign zext_ln90_44_fu_1889_p1 = r_50_fu_1883_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2190:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_1899_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2190 | assign zext_ln90_45_fu_1905_p1 = r_51_fu_1899_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2192:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_1915_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2192 | assign zext_ln90_46_fu_1921_p1 = r_52_fu_1915_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2194:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_1931_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2194 | assign zext_ln90_47_fu_1937_p1 = r_54_fu_1931_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2196:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_1947_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2196 | assign zext_ln90_48_fu_1953_p1 = r_55_fu_1947_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2198:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2043_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2198 | assign zext_ln90_49_fu_2049_p1 = r_56_fu_2043_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2200:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_739_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2200 | assign zext_ln90_4_fu_745_p1 = r_4_fu_739_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2202:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2059_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2202 | assign zext_ln90_50_fu_2065_p1 = r_57_fu_2059_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2204:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2075_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2204 | assign zext_ln90_51_fu_2081_p1 = r_58_fu_2075_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2206:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2091_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2206 | assign zext_ln90_52_fu_2097_p1 = r_59_fu_2091_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2208:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2107_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2208 | assign zext_ln90_53_fu_2113_p1 = r_60_fu_2107_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2210:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2123_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2210 | assign zext_ln90_54_fu_2129_p1 = r_62_fu_2123_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2212:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2139_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2212 | assign zext_ln90_55_fu_2145_p1 = r_63_fu_2139_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2214:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_771_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2214 | assign zext_ln90_5_fu_777_p1 = r_6_fu_771_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2216:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_795_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2216 | assign zext_ln90_6_fu_801_p1 = r_7_fu_795_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2218:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_891_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2218 | assign zext_ln90_7_fu_897_p1 = r_8_fu_891_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2220:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_907_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2220 | assign zext_ln90_8_fu_913_p1 = r_9_fu_907_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2222:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_923_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2222 | assign zext_ln90_9_fu_929_p1 = r_10_fu_923_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2224:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_643_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2224 | assign zext_ln90_fu_649_p1 = r_fu_643_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2711:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_2\n",
      " 2711 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2712:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_2\n",
      " 2712 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_jqywuqy9/MVAU_hls_2.v:2854:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2\n",
      " 2854 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:490:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  490 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:491:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  491 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:1308:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1308 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:1309:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1309 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:1310:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1310 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:1311:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1311 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:1846:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1846 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:1870:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1870 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:1894:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1894 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2057:46: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2057 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_407 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2097:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3087' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2097 | assign idxprom2_i_fu_2777_p1 = nf_2_reg_3087;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2247:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2247 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2249:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2249 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2251:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2251 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2253:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2253 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2255:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2255 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2257:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2257 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2259:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2259 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2261:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2261 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2557:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2557 | assign zext_ln1039_1_fu_2843_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2559:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2559 | assign zext_ln1039_2_fu_2858_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2561:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2561 | assign zext_ln1039_3_fu_2873_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2563:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2563 | assign zext_ln1039_4_fu_2888_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2565:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2565 | assign zext_ln1039_5_fu_2903_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2567:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2567 | assign zext_ln1039_6_fu_2918_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2569:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2569 | assign zext_ln1039_7_fu_2933_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2571:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2571 | assign zext_ln1039_fu_2828_p1 = p_ZL7threshs_0_q0;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2573:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_2376_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2573 | assign zext_ln68_1_fu_2382_p1 = r_13_fu_2376_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2575:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_2435_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2575 | assign zext_ln68_2_fu_2441_p1 = r_21_fu_2435_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2577:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_2494_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2577 | assign zext_ln68_3_fu_2500_p1 = r_29_fu_2494_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2579:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_2553_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2579 | assign zext_ln68_4_fu_2559_p1 = r_37_fu_2553_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2581:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_2612_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2581 | assign zext_ln68_5_fu_2618_p1 = r_45_fu_2612_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2583:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2671_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2583 | assign zext_ln68_6_fu_2677_p1 = r_53_fu_2671_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2585:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2730_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2585 | assign zext_ln68_7_fu_2736_p1 = r_61_fu_2730_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2587:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_2317_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2587 | assign zext_ln68_fu_2323_p1 = r_5_fu_2317_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2589:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_reg_3180' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2589 | assign zext_ln840_10_fu_2463_p1 = add_ln840_21_reg_3180;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2591:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_2466_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2591 | assign zext_ln840_11_fu_2472_p1 = add_ln840_22_fu_2466_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2593:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_3185' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2593 | assign zext_ln840_12_fu_2510_p1 = add_ln840_25_reg_3185;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2595:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_reg_3190' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2595 | assign zext_ln840_13_fu_2519_p1 = add_ln840_27_reg_3190;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2597:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_reg_3195' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2597 | assign zext_ln840_14_fu_2522_p1 = add_ln840_29_reg_3195;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2599:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_2525_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2599 | assign zext_ln840_15_fu_2531_p1 = add_ln840_30_fu_2525_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2601:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_reg_3200' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2601 | assign zext_ln840_16_fu_2569_p1 = add_ln840_33_reg_3200;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2603:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_reg_3205' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2603 | assign zext_ln840_17_fu_2578_p1 = add_ln840_35_reg_3205;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2605:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_reg_3210' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2605 | assign zext_ln840_18_fu_2581_p1 = add_ln840_37_reg_3210;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2607:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_2584_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2607 | assign zext_ln840_19_fu_2590_p1 = add_ln840_38_fu_2584_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2609:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_3145' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2609 | assign zext_ln840_1_fu_2342_p1 = add_ln840_3_reg_3145;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2611:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_reg_3215' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2611 | assign zext_ln840_20_fu_2628_p1 = add_ln840_41_reg_3215;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2613:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_reg_3220' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2613 | assign zext_ln840_21_fu_2637_p1 = add_ln840_43_reg_3220;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2615:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_reg_3225' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2615 | assign zext_ln840_22_fu_2640_p1 = add_ln840_45_reg_3225;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2617:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_2643_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2617 | assign zext_ln840_23_fu_2649_p1 = add_ln840_46_fu_2643_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2619:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_reg_3230' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2619 | assign zext_ln840_24_fu_2687_p1 = add_ln840_49_reg_3230;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2621:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_reg_3235' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2621 | assign zext_ln840_25_fu_2696_p1 = add_ln840_51_reg_3235;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2623:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_reg_3240' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2623 | assign zext_ln840_26_fu_2699_p1 = add_ln840_53_reg_3240;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2625:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_2702_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2625 | assign zext_ln840_27_fu_2708_p1 = add_ln840_54_fu_2702_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2627:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_3245' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2627 | assign zext_ln840_28_fu_2746_p1 = add_ln840_57_reg_3245;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2629:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_reg_3250' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2629 | assign zext_ln840_29_fu_2755_p1 = add_ln840_59_reg_3250;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2631:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_5_reg_3150' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2631 | assign zext_ln840_2_fu_2345_p1 = add_ln840_5_reg_3150;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2633:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_reg_3255' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2633 | assign zext_ln840_30_fu_2758_p1 = add_ln840_61_reg_3255;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2635:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_2761_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2635 | assign zext_ln840_31_fu_2767_p1 = add_ln840_62_fu_2761_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2637:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_2348_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2637 | assign zext_ln840_3_fu_2354_p1 = add_ln840_6_fu_2348_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2639:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_reg_3155' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2639 | assign zext_ln840_4_fu_2392_p1 = add_ln840_9_reg_3155;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2641:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_reg_3160' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2641 | assign zext_ln840_5_fu_2401_p1 = add_ln840_11_reg_3160;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2643:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_reg_3165' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2643 | assign zext_ln840_6_fu_2404_p1 = add_ln840_13_reg_3165;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2645:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_2407_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2645 | assign zext_ln840_7_fu_2413_p1 = add_ln840_14_fu_2407_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2647:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_reg_3170' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2647 | assign zext_ln840_8_fu_2451_p1 = add_ln840_17_reg_3170;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2649:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_reg_3175' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2649 | assign zext_ln840_9_fu_2460_p1 = add_ln840_19_reg_3175;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2651:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1_reg_3140' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2651 | assign zext_ln840_fu_2333_p1 = add_ln840_1_reg_3140;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2653:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_939_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2653 | assign zext_ln90_10_fu_945_p1 = r_11_fu_939_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2655:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_955_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2655 | assign zext_ln90_11_fu_961_p1 = r_12_fu_955_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2657:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_971_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2657 | assign zext_ln90_12_fu_977_p1 = r_14_fu_971_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2659:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_987_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2659 | assign zext_ln90_13_fu_993_p1 = r_15_fu_987_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2661:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1083_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2661 | assign zext_ln90_14_fu_1089_p1 = r_16_fu_1083_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2663:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1099_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2663 | assign zext_ln90_15_fu_1105_p1 = r_17_fu_1099_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2665:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1115_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2665 | assign zext_ln90_16_fu_1121_p1 = r_18_fu_1115_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2667:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1131_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2667 | assign zext_ln90_17_fu_1137_p1 = r_19_fu_1131_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2669:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1147_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2669 | assign zext_ln90_18_fu_1153_p1 = r_20_fu_1147_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2671:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1163_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2671 | assign zext_ln90_19_fu_1169_p1 = r_22_fu_1163_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2673:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_667_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2673 | assign zext_ln90_1_fu_673_p1 = r_1_fu_667_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2675:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1179_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2675 | assign zext_ln90_20_fu_1185_p1 = r_23_fu_1179_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2677:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1275_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2677 | assign zext_ln90_21_fu_1281_p1 = r_24_fu_1275_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2679:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1291_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2679 | assign zext_ln90_22_fu_1297_p1 = r_25_fu_1291_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2681:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1307_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2681 | assign zext_ln90_23_fu_1313_p1 = r_26_fu_1307_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2683:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1323_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2683 | assign zext_ln90_24_fu_1329_p1 = r_27_fu_1323_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2685:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1339_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2685 | assign zext_ln90_25_fu_1345_p1 = r_28_fu_1339_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2687:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1355_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2687 | assign zext_ln90_26_fu_1361_p1 = r_30_fu_1355_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2689:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1371_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2689 | assign zext_ln90_27_fu_1377_p1 = r_31_fu_1371_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2691:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1467_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2691 | assign zext_ln90_28_fu_1473_p1 = r_32_fu_1467_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2693:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1483_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2693 | assign zext_ln90_29_fu_1489_p1 = r_33_fu_1483_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2695:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_691_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2695 | assign zext_ln90_2_fu_697_p1 = r_2_fu_691_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2697:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1499_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2697 | assign zext_ln90_30_fu_1505_p1 = r_34_fu_1499_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2699:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1515_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2699 | assign zext_ln90_31_fu_1521_p1 = r_35_fu_1515_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2701:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1531_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2701 | assign zext_ln90_32_fu_1537_p1 = r_36_fu_1531_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2703:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1547_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2703 | assign zext_ln90_33_fu_1553_p1 = r_38_fu_1547_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2705:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1563_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2705 | assign zext_ln90_34_fu_1569_p1 = r_39_fu_1563_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2707:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_1659_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2707 | assign zext_ln90_35_fu_1665_p1 = r_40_fu_1659_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2709:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_1675_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2709 | assign zext_ln90_36_fu_1681_p1 = r_41_fu_1675_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2711:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_1691_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2711 | assign zext_ln90_37_fu_1697_p1 = r_42_fu_1691_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2713:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_1707_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2713 | assign zext_ln90_38_fu_1713_p1 = r_43_fu_1707_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2715:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_1723_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2715 | assign zext_ln90_39_fu_1729_p1 = r_44_fu_1723_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2717:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_715_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2717 | assign zext_ln90_3_fu_721_p1 = r_3_fu_715_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2719:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_1739_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2719 | assign zext_ln90_40_fu_1745_p1 = r_46_fu_1739_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2721:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_1755_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2721 | assign zext_ln90_41_fu_1761_p1 = r_47_fu_1755_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2723:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_1851_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2723 | assign zext_ln90_42_fu_1857_p1 = r_48_fu_1851_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2725:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_1867_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2725 | assign zext_ln90_43_fu_1873_p1 = r_49_fu_1867_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2727:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_1883_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2727 | assign zext_ln90_44_fu_1889_p1 = r_50_fu_1883_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2729:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_1899_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2729 | assign zext_ln90_45_fu_1905_p1 = r_51_fu_1899_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2731:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_1915_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2731 | assign zext_ln90_46_fu_1921_p1 = r_52_fu_1915_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2733:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_1931_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2733 | assign zext_ln90_47_fu_1937_p1 = r_54_fu_1931_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2735:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_1947_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2735 | assign zext_ln90_48_fu_1953_p1 = r_55_fu_1947_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2737:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2043_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2737 | assign zext_ln90_49_fu_2049_p1 = r_56_fu_2043_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2739:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_739_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2739 | assign zext_ln90_4_fu_745_p1 = r_4_fu_739_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2741:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2059_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2741 | assign zext_ln90_50_fu_2065_p1 = r_57_fu_2059_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2743:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2075_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2743 | assign zext_ln90_51_fu_2081_p1 = r_58_fu_2075_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2745:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2091_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2745 | assign zext_ln90_52_fu_2097_p1 = r_59_fu_2091_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2747:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2107_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2747 | assign zext_ln90_53_fu_2113_p1 = r_60_fu_2107_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2749:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2123_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2749 | assign zext_ln90_54_fu_2129_p1 = r_62_fu_2123_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2751:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2139_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2751 | assign zext_ln90_55_fu_2145_p1 = r_63_fu_2139_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2753:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_771_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2753 | assign zext_ln90_5_fu_777_p1 = r_6_fu_771_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2755:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_795_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2755 | assign zext_ln90_6_fu_801_p1 = r_7_fu_795_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2757:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_891_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2757 | assign zext_ln90_7_fu_897_p1 = r_8_fu_891_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2759:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_907_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2759 | assign zext_ln90_8_fu_913_p1 = r_9_fu_907_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2761:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_923_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2761 | assign zext_ln90_9_fu_929_p1 = r_10_fu_923_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:2763:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_643_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2763 | assign zext_ln90_fu_649_p1 = r_fu_643_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:128:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_1\n",
      "  128 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:129:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_1\n",
      "  129 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_lxvut30l/MVAU_hls_1.v:271:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                   : ... In instance MVAU_hls_1\n",
      "  271 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_3_igqf3zh5'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_MVAU_hls_3_igqf3zh5/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_3.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0.cpp VMVAU_hls_3__Trace__0.cpp VMVAU_hls_3__ConstPool_0.cpp VMVAU_hls_3___024root__Slow.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0__Slow.cpp VMVAU_hls_3__Syms.cpp VMVAU_hls_3__Trace__0__Slow.cpp > VMVAU_hls_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_3__ALL.o VMVAU_hls_3__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_3__ALL.a VMVAU_hls_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_3__ALL.a      -o VMVAU_hls_3\n",
      "rm VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_3_igqf3zh5'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_LabelSelect_hls_0_ysapt102'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_LabelSelect_hls_0_ysapt102/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_hls_0.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0.cpp VLabelSelect_hls_0__Trace__0.cpp VLabelSelect_hls_0__ConstPool_0.cpp VLabelSelect_hls_0___024root__Slow.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0__Slow.cpp VLabelSelect_hls_0__Syms.cpp VLabelSelect_hls_0__Trace__0__Slow.cpp > VLabelSelect_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VLabelSelect_hls_0__ALL.o VLabelSelect_hls_0__ALL.cpp\n",
      "echo \"\" > VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VLabelSelect_hls_0__ALL.a VLabelSelect_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_hls_0__ALL.a      -o VLabelSelect_hls_0\n",
      "rm VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_LabelSelect_hls_0_ysapt102'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:1423:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                     : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      " 1423 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:1424:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                     : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      " 1424 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:628:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                    : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  628 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:629:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                    : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  629 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:630:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                    : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  630 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:864:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  864 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:888:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  888 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:1021:20: Operator ASSIGNW expects 56 bits on the Assign RHS, but Assign RHS's VARREF 'p_Result_49_fu_1795_p50' generates 49 bits.\n",
      "                                                                                                    : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      " 1021 | assign out_V_TDATA = p_Result_49_fu_1795_p50;\n",
      "      |                    ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:83:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0\n",
      "   83 | #0 grp_Thresholding_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:84:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0\n",
      "   84 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_cutk3lsq/Thresholding_hls_0.v:226:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0\n",
      "  226 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_1_wg9zqi2t'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_MVAU_hls_1_wg9zqi2t/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_1.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0.cpp VMVAU_hls_1__Trace__0.cpp VMVAU_hls_1__ConstPool_0.cpp VMVAU_hls_1___024root__Slow.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0__Slow.cpp VMVAU_hls_1__Syms.cpp VMVAU_hls_1__Trace__0__Slow.cpp > VMVAU_hls_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_1__ALL.o VMVAU_hls_1__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_1__ALL.a VMVAU_hls_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_1__ALL.a      -o VMVAU_hls_1\n",
      "rm VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_1_wg9zqi2t'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:208:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  208 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:209:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  209 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:5799:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5799 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:5800:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5800 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:5801:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5801 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:5802:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5802 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:6813:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6813 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:6837:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6837 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:6861:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6861 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:8464:49: Unsized constant being X/Z extended to 49 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 8464 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_1807 = 'bx;\n",
      "      |                                                 ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13402:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_reg_28839' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13402 | assign zext_ln840_100_fu_25196_p1 = add_ln840_172_reg_28839;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13404:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_reg_28844' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13404 | assign zext_ln840_101_fu_25199_p1 = add_ln840_174_reg_28844;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13406:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_25202_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13406 | assign zext_ln840_102_fu_25208_p1 = add_ln840_175_fu_25202_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13408:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_reg_28849' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13408 | assign zext_ln840_103_fu_25212_p1 = add_ln840_177_reg_28849;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13410:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_reg_28854' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13410 | assign zext_ln840_104_fu_25215_p1 = add_ln840_179_reg_28854;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13412:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_25218_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13412 | assign zext_ln840_105_fu_25224_p1 = add_ln840_180_fu_25218_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13414:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_25228_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13414 | assign zext_ln840_106_fu_25234_p1 = add_ln840_181_fu_25228_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13416:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_reg_28859' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13416 | assign zext_ln840_107_fu_25238_p1 = add_ln840_183_reg_28859;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13418:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_reg_28864' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13418 | assign zext_ln840_108_fu_25241_p1 = add_ln840_185_reg_28864;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13420:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_25244_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13420 | assign zext_ln840_109_fu_25250_p1 = add_ln840_186_fu_25244_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13422:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_reg_28564' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13422 | assign zext_ln840_10_fu_24543_p1 = add_ln840_19_reg_28564;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13424:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_28869' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13424 | assign zext_ln840_110_fu_25254_p1 = add_ln840_188_reg_28869;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13426:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_reg_28874' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13426 | assign zext_ln840_111_fu_25257_p1 = add_ln840_189_reg_28874;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13428:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_reg_28879' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13428 | assign zext_ln840_112_fu_25260_p1 = add_ln840_190_reg_28879;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13430:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_25269_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13430 | assign zext_ln840_113_fu_25275_p1 = add_ln840_192_fu_25269_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13432:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_25279_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13432 | assign zext_ln840_114_fu_25285_p1 = add_ln840_193_fu_25279_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13434:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_25289_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13434 | assign zext_ln840_115_fu_25295_p1 = add_ln840_194_fu_25289_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13436:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_reg_28884' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13436 | assign zext_ln840_116_fu_25305_p1 = add_ln840_196_reg_28884;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13438:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_reg_28889' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13438 | assign zext_ln840_117_fu_25314_p1 = add_ln840_199_reg_28889;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13440:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_reg_28894' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13440 | assign zext_ln840_118_fu_25323_p1 = add_ln840_202_reg_28894;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13442:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_reg_28899' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13442 | assign zext_ln840_119_fu_25326_p1 = add_ln840_204_reg_28899;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13444:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_24552_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13444 | assign zext_ln840_11_fu_24558_p1 = add_ln840_21_fu_24552_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13446:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_25329_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13446 | assign zext_ln840_120_fu_25335_p1 = add_ln840_205_fu_25329_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13448:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_reg_28904' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13448 | assign zext_ln840_121_fu_25345_p1 = add_ln840_208_reg_28904;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13450:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_reg_28909' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13450 | assign zext_ln840_122_fu_25348_p1 = add_ln840_210_reg_28909;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13452:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_25351_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13452 | assign zext_ln840_123_fu_25357_p1 = add_ln840_211_fu_25351_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13454:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_reg_28914' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13454 | assign zext_ln840_124_fu_25361_p1 = add_ln840_213_reg_28914;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13456:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_214_reg_28919' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13456 | assign zext_ln840_125_fu_25364_p1 = add_ln840_214_reg_28919;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13458:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_reg_28924' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13458 | assign zext_ln840_126_fu_25367_p1 = add_ln840_215_reg_28924;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13460:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_25376_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13460 | assign zext_ln840_127_fu_25382_p1 = add_ln840_217_fu_25376_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13462:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_25386_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13462 | assign zext_ln840_128_fu_25392_p1 = add_ln840_218_fu_25386_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13464:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_reg_28929' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13464 | assign zext_ln840_129_fu_25402_p1 = add_ln840_221_reg_28929;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13466:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_24562_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13466 | assign zext_ln840_12_fu_24568_p1 = add_ln840_22_fu_24562_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13468:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_reg_28934' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13468 | assign zext_ln840_130_fu_25405_p1 = add_ln840_223_reg_28934;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13470:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_25408_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13470 | assign zext_ln840_131_fu_25414_p1 = add_ln840_224_fu_25408_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13472:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_reg_28939' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13472 | assign zext_ln840_132_fu_25418_p1 = add_ln840_226_reg_28939;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13474:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_228_reg_28944' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13474 | assign zext_ln840_133_fu_25421_p1 = add_ln840_228_reg_28944;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13476:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_229_fu_25424_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13476 | assign zext_ln840_134_fu_25430_p1 = add_ln840_229_fu_25424_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13478:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_230_fu_25434_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13478 | assign zext_ln840_135_fu_25440_p1 = add_ln840_230_fu_25434_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13480:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_232_reg_28949' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13480 | assign zext_ln840_136_fu_25444_p1 = add_ln840_232_reg_28949;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13482:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_reg_28954' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13482 | assign zext_ln840_137_fu_25447_p1 = add_ln840_234_reg_28954;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13484:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_235_fu_25450_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13484 | assign zext_ln840_138_fu_25456_p1 = add_ln840_235_fu_25450_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13486:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_237_reg_28959' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13486 | assign zext_ln840_139_fu_25460_p1 = add_ln840_237_reg_28959;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13488:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_28569' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13488 | assign zext_ln840_13_fu_24578_p1 = add_ln840_25_reg_28569;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13490:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_238_reg_28964' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13490 | assign zext_ln840_140_fu_25463_p1 = add_ln840_238_reg_28964;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13492:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_239_reg_28969' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13492 | assign zext_ln840_141_fu_25466_p1 = add_ln840_239_reg_28969;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13494:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_241_fu_25475_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13494 | assign zext_ln840_142_fu_25481_p1 = add_ln840_241_fu_25475_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13496:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_242_fu_25485_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13496 | assign zext_ln840_143_fu_25491_p1 = add_ln840_242_fu_25485_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13498:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_fu_25495_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13498 | assign zext_ln840_144_fu_25501_p1 = add_ln840_243_fu_25495_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13500:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_245_reg_28974' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13500 | assign zext_ln840_145_fu_25511_p1 = add_ln840_245_reg_28974;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13502:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_reg_28979' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13502 | assign zext_ln840_146_fu_25520_p1 = add_ln840_248_reg_28979;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13504:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_251_reg_28984' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13504 | assign zext_ln840_147_fu_25529_p1 = add_ln840_251_reg_28984;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13506:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_253_reg_28989' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13506 | assign zext_ln840_148_fu_25532_p1 = add_ln840_253_reg_28989;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13508:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_254_fu_25535_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13508 | assign zext_ln840_149_fu_25541_p1 = add_ln840_254_fu_25535_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13510:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_reg_28574' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13510 | assign zext_ln840_14_fu_24581_p1 = add_ln840_27_reg_28574;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13512:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_257_reg_28994' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13512 | assign zext_ln840_150_fu_25551_p1 = add_ln840_257_reg_28994;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13514:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_259_reg_28999' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13514 | assign zext_ln840_151_fu_25554_p1 = add_ln840_259_reg_28999;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13516:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_260_fu_25557_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13516 | assign zext_ln840_152_fu_25563_p1 = add_ln840_260_fu_25557_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13518:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_262_reg_29004' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13518 | assign zext_ln840_153_fu_25567_p1 = add_ln840_262_reg_29004;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13520:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_263_reg_29009' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13520 | assign zext_ln840_154_fu_25570_p1 = add_ln840_263_reg_29009;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13522:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_264_reg_29014' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13522 | assign zext_ln840_155_fu_25573_p1 = add_ln840_264_reg_29014;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13524:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_266_fu_25582_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13524 | assign zext_ln840_156_fu_25588_p1 = add_ln840_266_fu_25582_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13526:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_267_fu_25592_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13526 | assign zext_ln840_157_fu_25598_p1 = add_ln840_267_fu_25592_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13528:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_270_reg_29019' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13528 | assign zext_ln840_158_fu_25608_p1 = add_ln840_270_reg_29019;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13530:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_272_reg_29024' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13530 | assign zext_ln840_159_fu_25611_p1 = add_ln840_272_reg_29024;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13532:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_28_fu_24584_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13532 | assign zext_ln840_15_fu_24590_p1 = add_ln840_28_fu_24584_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13534:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_273_fu_25614_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13534 | assign zext_ln840_160_fu_25620_p1 = add_ln840_273_fu_25614_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13536:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_275_reg_29029' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13536 | assign zext_ln840_161_fu_25624_p1 = add_ln840_275_reg_29029;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13538:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_277_reg_29034' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13538 | assign zext_ln840_162_fu_25627_p1 = add_ln840_277_reg_29034;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13540:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_278_fu_25630_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13540 | assign zext_ln840_163_fu_25636_p1 = add_ln840_278_fu_25630_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13542:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_279_fu_25640_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13542 | assign zext_ln840_164_fu_25646_p1 = add_ln840_279_fu_25640_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13544:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_281_reg_29039' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13544 | assign zext_ln840_165_fu_25650_p1 = add_ln840_281_reg_29039;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13546:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_283_reg_29044' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13546 | assign zext_ln840_166_fu_25653_p1 = add_ln840_283_reg_29044;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13548:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_284_fu_25656_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13548 | assign zext_ln840_167_fu_25662_p1 = add_ln840_284_fu_25656_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_286_reg_29049' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13550 | assign zext_ln840_168_fu_25666_p1 = add_ln840_286_reg_29049;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13552:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_287_reg_29054' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13552 | assign zext_ln840_169_fu_25669_p1 = add_ln840_287_reg_29054;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13554:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_reg_28579' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13554 | assign zext_ln840_16_fu_24594_p1 = add_ln840_30_reg_28579;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13556:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_288_reg_29059' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13556 | assign zext_ln840_170_fu_25672_p1 = add_ln840_288_reg_29059;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13558:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_290_fu_25681_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13558 | assign zext_ln840_171_fu_25687_p1 = add_ln840_290_fu_25681_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13560:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_291_fu_25691_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13560 | assign zext_ln840_172_fu_25697_p1 = add_ln840_291_fu_25691_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13562:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_292_fu_25701_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13562 | assign zext_ln840_173_fu_25707_p1 = add_ln840_292_fu_25701_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13564:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_294_reg_29064' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13564 | assign zext_ln840_174_fu_25717_p1 = add_ln840_294_reg_29064;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13566:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_297_reg_29069' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13566 | assign zext_ln840_175_fu_25726_p1 = add_ln840_297_reg_29069;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13568:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_300_reg_29074' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13568 | assign zext_ln840_176_fu_25735_p1 = add_ln840_300_reg_29074;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13570:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_302_reg_29079' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13570 | assign zext_ln840_177_fu_25738_p1 = add_ln840_302_reg_29079;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13572:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_303_fu_25741_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13572 | assign zext_ln840_178_fu_25747_p1 = add_ln840_303_fu_25741_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_306_reg_29084' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13574 | assign zext_ln840_179_fu_25757_p1 = add_ln840_306_reg_29084;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13576:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_reg_28584' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13576 | assign zext_ln840_17_fu_24597_p1 = add_ln840_32_reg_28584;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13578:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_308_reg_29089' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13578 | assign zext_ln840_180_fu_25760_p1 = add_ln840_308_reg_29089;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13580:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_309_fu_25763_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13580 | assign zext_ln840_181_fu_25769_p1 = add_ln840_309_fu_25763_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13582:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_311_reg_29094' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13582 | assign zext_ln840_182_fu_25773_p1 = add_ln840_311_reg_29094;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13584:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_312_reg_29099' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13584 | assign zext_ln840_183_fu_25776_p1 = add_ln840_312_reg_29099;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13586:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_313_reg_29104' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13586 | assign zext_ln840_184_fu_25779_p1 = add_ln840_313_reg_29104;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13588:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_315_fu_25788_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13588 | assign zext_ln840_185_fu_25794_p1 = add_ln840_315_fu_25788_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13590:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_316_fu_25798_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13590 | assign zext_ln840_186_fu_25804_p1 = add_ln840_316_fu_25798_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13592:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_319_reg_29109' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13592 | assign zext_ln840_187_fu_25814_p1 = add_ln840_319_reg_29109;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13594:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_321_reg_29114' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13594 | assign zext_ln840_188_fu_25817_p1 = add_ln840_321_reg_29114;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13596:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_322_fu_25820_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13596 | assign zext_ln840_189_fu_25826_p1 = add_ln840_322_fu_25820_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13598:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_24600_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13598 | assign zext_ln840_18_fu_24606_p1 = add_ln840_33_fu_24600_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13600:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_324_reg_29119' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13600 | assign zext_ln840_190_fu_25830_p1 = add_ln840_324_reg_29119;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13602:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_326_reg_29124' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13602 | assign zext_ln840_191_fu_25833_p1 = add_ln840_326_reg_29124;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13604:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_327_fu_25836_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13604 | assign zext_ln840_192_fu_25842_p1 = add_ln840_327_fu_25836_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13606:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_328_fu_25846_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13606 | assign zext_ln840_193_fu_25852_p1 = add_ln840_328_fu_25846_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13608:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_330_reg_29129' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13608 | assign zext_ln840_194_fu_25856_p1 = add_ln840_330_reg_29129;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13610:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_332_reg_29134' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13610 | assign zext_ln840_195_fu_25859_p1 = add_ln840_332_reg_29134;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13612:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_333_fu_25862_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13612 | assign zext_ln840_196_fu_25868_p1 = add_ln840_333_fu_25862_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_335_reg_29139' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13614 | assign zext_ln840_197_fu_25872_p1 = add_ln840_335_reg_29139;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_336_reg_29144' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13616 | assign zext_ln840_198_fu_25875_p1 = add_ln840_336_reg_29144;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13618:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_337_reg_29149' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13618 | assign zext_ln840_199_fu_25878_p1 = add_ln840_337_reg_29149;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13620:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_34_fu_24610_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13620 | assign zext_ln840_19_fu_24616_p1 = add_ln840_34_fu_24610_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13622:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_28529' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13622 | assign zext_ln840_1_fu_24490_p1 = add_ln840_3_reg_28529;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13624:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_339_fu_25887_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13624 | assign zext_ln840_200_fu_25893_p1 = add_ln840_339_fu_25887_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13626:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_340_fu_25897_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13626 | assign zext_ln840_201_fu_25903_p1 = add_ln840_340_fu_25897_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13628:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_341_fu_25907_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13628 | assign zext_ln840_202_fu_25913_p1 = add_ln840_341_fu_25907_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13630:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_343_reg_29154' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13630 | assign zext_ln840_203_fu_25923_p1 = add_ln840_343_reg_29154;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13632:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_346_reg_29159' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13632 | assign zext_ln840_204_fu_25932_p1 = add_ln840_346_reg_29159;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13634:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_349_reg_29164' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13634 | assign zext_ln840_205_fu_25941_p1 = add_ln840_349_reg_29164;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_351_reg_29169' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13636 | assign zext_ln840_206_fu_25944_p1 = add_ln840_351_reg_29169;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13638:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_352_fu_25947_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13638 | assign zext_ln840_207_fu_25953_p1 = add_ln840_352_fu_25947_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13640:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_355_reg_29174' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13640 | assign zext_ln840_208_fu_25963_p1 = add_ln840_355_reg_29174;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_357_reg_29179' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13642 | assign zext_ln840_209_fu_25966_p1 = add_ln840_357_reg_29179;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13644:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_reg_28589' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13644 | assign zext_ln840_20_fu_24620_p1 = add_ln840_36_reg_28589;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13646:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_358_fu_25969_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13646 | assign zext_ln840_210_fu_25975_p1 = add_ln840_358_fu_25969_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13648:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_360_reg_29184' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13648 | assign zext_ln840_211_fu_25979_p1 = add_ln840_360_reg_29184;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13650:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_361_reg_29189' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13650 | assign zext_ln840_212_fu_25982_p1 = add_ln840_361_reg_29189;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_362_reg_29194' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13652 | assign zext_ln840_213_fu_25985_p1 = add_ln840_362_reg_29194;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13654:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_364_fu_25994_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13654 | assign zext_ln840_214_fu_26000_p1 = add_ln840_364_fu_25994_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13656:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_365_fu_26004_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13656 | assign zext_ln840_215_fu_26010_p1 = add_ln840_365_fu_26004_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13658:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_368_reg_29199' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13658 | assign zext_ln840_216_fu_26020_p1 = add_ln840_368_reg_29199;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_370_reg_29204' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13660 | assign zext_ln840_217_fu_26023_p1 = add_ln840_370_reg_29204;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13662:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_371_fu_26026_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13662 | assign zext_ln840_218_fu_26032_p1 = add_ln840_371_fu_26026_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_373_reg_29209' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13664 | assign zext_ln840_219_fu_26036_p1 = add_ln840_373_reg_29209;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13666:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_reg_28594' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13666 | assign zext_ln840_21_fu_24623_p1 = add_ln840_38_reg_28594;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_375_reg_29214' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13668 | assign zext_ln840_220_fu_26039_p1 = add_ln840_375_reg_29214;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13670:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_376_fu_26042_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13670 | assign zext_ln840_221_fu_26048_p1 = add_ln840_376_fu_26042_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13672:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_377_fu_26052_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13672 | assign zext_ln840_222_fu_26058_p1 = add_ln840_377_fu_26052_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13674:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_379_reg_29219' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13674 | assign zext_ln840_223_fu_26062_p1 = add_ln840_379_reg_29219;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13676:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_381_reg_29224' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13676 | assign zext_ln840_224_fu_26065_p1 = add_ln840_381_reg_29224;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13678:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_382_fu_26068_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13678 | assign zext_ln840_225_fu_26074_p1 = add_ln840_382_fu_26068_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_384_reg_29229' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13680 | assign zext_ln840_226_fu_26078_p1 = add_ln840_384_reg_29229;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_385_reg_29234' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13682 | assign zext_ln840_227_fu_26081_p1 = add_ln840_385_reg_29234;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_386_reg_29239' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13684 | assign zext_ln840_228_fu_26084_p1 = add_ln840_386_reg_29239;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13686:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_388_fu_26093_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13686 | assign zext_ln840_229_fu_26099_p1 = add_ln840_388_fu_26093_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13688:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_24626_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13688 | assign zext_ln840_22_fu_24632_p1 = add_ln840_39_fu_24626_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13690:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_389_fu_26103_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13690 | assign zext_ln840_230_fu_26109_p1 = add_ln840_389_fu_26103_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13692:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_390_fu_26113_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13692 | assign zext_ln840_231_fu_26119_p1 = add_ln840_390_fu_26113_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13694:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_392_reg_29244' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13694 | assign zext_ln840_232_fu_26129_p1 = add_ln840_392_reg_29244;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13696:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_395_reg_29249' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13696 | assign zext_ln840_233_fu_26138_p1 = add_ln840_395_reg_29249;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_398_reg_29254' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13698 | assign zext_ln840_234_fu_26147_p1 = add_ln840_398_reg_29254;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13700:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_400_reg_29259' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13700 | assign zext_ln840_235_fu_26150_p1 = add_ln840_400_reg_29259;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13702:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_401_fu_26153_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13702 | assign zext_ln840_236_fu_26159_p1 = add_ln840_401_fu_26153_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13704:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_404_reg_29264' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13704 | assign zext_ln840_237_fu_26169_p1 = add_ln840_404_reg_29264;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_406_reg_29269' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13706 | assign zext_ln840_238_fu_26172_p1 = add_ln840_406_reg_29269;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13708:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_407_fu_26175_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13708 | assign zext_ln840_239_fu_26181_p1 = add_ln840_407_fu_26175_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13710:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_reg_28599' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13710 | assign zext_ln840_23_fu_24636_p1 = add_ln840_41_reg_28599;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_409_reg_29274' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13712 | assign zext_ln840_240_fu_26185_p1 = add_ln840_409_reg_29274;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_410_reg_29279' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13714 | assign zext_ln840_241_fu_26188_p1 = add_ln840_410_reg_29279;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13716:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_411_reg_29284' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13716 | assign zext_ln840_242_fu_26191_p1 = add_ln840_411_reg_29284;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13718:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_413_fu_26200_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13718 | assign zext_ln840_243_fu_26206_p1 = add_ln840_413_fu_26200_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13720:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_414_fu_26210_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13720 | assign zext_ln840_244_fu_26216_p1 = add_ln840_414_fu_26210_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13722:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_417_reg_29289' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13722 | assign zext_ln840_245_fu_26226_p1 = add_ln840_417_reg_29289;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_419_reg_29294' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13724 | assign zext_ln840_246_fu_26229_p1 = add_ln840_419_reg_29294;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_420_fu_26232_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13726 | assign zext_ln840_247_fu_26238_p1 = add_ln840_420_fu_26232_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_422_reg_29299' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13728 | assign zext_ln840_248_fu_26242_p1 = add_ln840_422_reg_29299;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_424_reg_29304' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13730 | assign zext_ln840_249_fu_26245_p1 = add_ln840_424_reg_29304;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13732:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_42_reg_28604' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13732 | assign zext_ln840_24_fu_24639_p1 = add_ln840_42_reg_28604;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13734:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_425_fu_26248_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13734 | assign zext_ln840_250_fu_26254_p1 = add_ln840_425_fu_26248_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13736:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_426_fu_26258_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13736 | assign zext_ln840_251_fu_26264_p1 = add_ln840_426_fu_26258_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13738:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_428_reg_29309' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13738 | assign zext_ln840_252_fu_26268_p1 = add_ln840_428_reg_29309;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13740:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_430_reg_29314' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13740 | assign zext_ln840_253_fu_26271_p1 = add_ln840_430_reg_29314;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13742:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_431_fu_26274_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13742 | assign zext_ln840_254_fu_26280_p1 = add_ln840_431_fu_26274_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13744:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_433_reg_29319' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13744 | assign zext_ln840_255_fu_26284_p1 = add_ln840_433_reg_29319;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_434_reg_29324' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13746 | assign zext_ln840_256_fu_26287_p1 = add_ln840_434_reg_29324;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_435_reg_29329' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13748 | assign zext_ln840_257_fu_26290_p1 = add_ln840_435_reg_29329;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13750:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_437_fu_26299_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13750 | assign zext_ln840_258_fu_26305_p1 = add_ln840_437_fu_26299_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13752:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_438_fu_26309_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13752 | assign zext_ln840_259_fu_26315_p1 = add_ln840_438_fu_26309_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13754:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_reg_28609' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13754 | assign zext_ln840_25_fu_24642_p1 = add_ln840_43_reg_28609;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13756:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_439_fu_26319_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13756 | assign zext_ln840_260_fu_26325_p1 = add_ln840_439_fu_26319_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13758:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_441_reg_29334' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13758 | assign zext_ln840_261_fu_26335_p1 = add_ln840_441_reg_29334;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13760:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_444_reg_29339' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13760 | assign zext_ln840_262_fu_26344_p1 = add_ln840_444_reg_29339;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13762:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_447_reg_29344' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13762 | assign zext_ln840_263_fu_26353_p1 = add_ln840_447_reg_29344;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13764:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_449_reg_29349' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13764 | assign zext_ln840_264_fu_26356_p1 = add_ln840_449_reg_29349;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13766:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_450_fu_26359_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13766 | assign zext_ln840_265_fu_26365_p1 = add_ln840_450_fu_26359_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_453_reg_29354' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13768 | assign zext_ln840_266_fu_26375_p1 = add_ln840_453_reg_29354;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13770:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_455_reg_29359' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13770 | assign zext_ln840_267_fu_26378_p1 = add_ln840_455_reg_29359;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13772:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_456_fu_26381_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13772 | assign zext_ln840_268_fu_26387_p1 = add_ln840_456_fu_26381_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_458_reg_29364' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13774 | assign zext_ln840_269_fu_26391_p1 = add_ln840_458_reg_29364;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13776:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_24651_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13776 | assign zext_ln840_26_fu_24657_p1 = add_ln840_45_fu_24651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13778:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_459_reg_29369' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13778 | assign zext_ln840_270_fu_26394_p1 = add_ln840_459_reg_29369;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_460_reg_29374' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13780 | assign zext_ln840_271_fu_26397_p1 = add_ln840_460_reg_29374;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13782:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_462_fu_26406_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13782 | assign zext_ln840_272_fu_26412_p1 = add_ln840_462_fu_26406_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13784:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_463_fu_26416_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13784 | assign zext_ln840_273_fu_26422_p1 = add_ln840_463_fu_26416_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13786:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_466_reg_29379' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13786 | assign zext_ln840_274_fu_26432_p1 = add_ln840_466_reg_29379;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13788:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_468_reg_29384' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13788 | assign zext_ln840_275_fu_26435_p1 = add_ln840_468_reg_29384;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13790:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_469_fu_26438_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13790 | assign zext_ln840_276_fu_26444_p1 = add_ln840_469_fu_26438_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13792:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_471_reg_29389' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13792 | assign zext_ln840_277_fu_26448_p1 = add_ln840_471_reg_29389;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_473_reg_29394' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13794 | assign zext_ln840_278_fu_26451_p1 = add_ln840_473_reg_29394;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13796:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_474_fu_26454_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13796 | assign zext_ln840_279_fu_26460_p1 = add_ln840_474_fu_26454_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13798:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_24661_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13798 | assign zext_ln840_27_fu_24667_p1 = add_ln840_46_fu_24661_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13800:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_475_fu_26464_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13800 | assign zext_ln840_280_fu_26470_p1 = add_ln840_475_fu_26464_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13802:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_477_reg_29399' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13802 | assign zext_ln840_281_fu_26474_p1 = add_ln840_477_reg_29399;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13804:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_479_reg_29404' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13804 | assign zext_ln840_282_fu_26477_p1 = add_ln840_479_reg_29404;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13806:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_480_fu_26480_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13806 | assign zext_ln840_283_fu_26486_p1 = add_ln840_480_fu_26480_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_482_reg_29409' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13808 | assign zext_ln840_284_fu_26490_p1 = add_ln840_482_reg_29409;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13810:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_483_reg_29414' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13810 | assign zext_ln840_285_fu_26493_p1 = add_ln840_483_reg_29414;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_484_reg_29419' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13812 | assign zext_ln840_286_fu_26496_p1 = add_ln840_484_reg_29419;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13814:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_486_fu_26505_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13814 | assign zext_ln840_287_fu_26511_p1 = add_ln840_486_fu_26505_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13816:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_487_fu_26515_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13816 | assign zext_ln840_288_fu_26521_p1 = add_ln840_487_fu_26515_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13818:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_488_fu_26525_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13818 | assign zext_ln840_289_fu_26531_p1 = add_ln840_488_fu_26525_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13820:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_24671_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13820 | assign zext_ln840_28_fu_24677_p1 = add_ln840_47_fu_24671_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13822:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_490_reg_29424' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13822 | assign zext_ln840_290_fu_26541_p1 = add_ln840_490_reg_29424;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13824:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_493_reg_29429' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13824 | assign zext_ln840_291_fu_26550_p1 = add_ln840_493_reg_29429;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13826:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_496_reg_29434' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13826 | assign zext_ln840_292_fu_26559_p1 = add_ln840_496_reg_29434;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13828:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_498_reg_29439' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13828 | assign zext_ln840_293_fu_26562_p1 = add_ln840_498_reg_29439;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13830:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_499_fu_26565_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13830 | assign zext_ln840_294_fu_26571_p1 = add_ln840_499_fu_26565_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13832:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_502_reg_29444' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13832 | assign zext_ln840_295_fu_26581_p1 = add_ln840_502_reg_29444;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_504_reg_29449' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13834 | assign zext_ln840_296_fu_26584_p1 = add_ln840_504_reg_29449;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13836:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_505_fu_26587_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13836 | assign zext_ln840_297_fu_26593_p1 = add_ln840_505_fu_26587_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_507_reg_29454' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13838 | assign zext_ln840_298_fu_26597_p1 = add_ln840_507_reg_29454;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13840:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_508_reg_29459' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13840 | assign zext_ln840_299_fu_26600_p1 = add_ln840_508_reg_29459;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13842:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_reg_28614' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13842 | assign zext_ln840_29_fu_24687_p1 = add_ln840_49_reg_28614;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13844:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_reg_28534' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13844 | assign zext_ln840_2_fu_24499_p1 = add_ln840_6_reg_28534;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_509_reg_29464' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13846 | assign zext_ln840_300_fu_26603_p1 = add_ln840_509_reg_29464;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13848:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_511_fu_26612_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13848 | assign zext_ln840_301_fu_26618_p1 = add_ln840_511_fu_26612_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13850:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_512_fu_26622_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13850 | assign zext_ln840_302_fu_26628_p1 = add_ln840_512_fu_26622_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13852:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_515_reg_29469' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13852 | assign zext_ln840_303_fu_26638_p1 = add_ln840_515_reg_29469;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_517_reg_29474' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13854 | assign zext_ln840_304_fu_26641_p1 = add_ln840_517_reg_29474;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13856:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_518_fu_26644_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13856 | assign zext_ln840_305_fu_26650_p1 = add_ln840_518_fu_26644_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13858:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_520_reg_29479' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13858 | assign zext_ln840_306_fu_26654_p1 = add_ln840_520_reg_29479;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_522_reg_29484' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13860 | assign zext_ln840_307_fu_26657_p1 = add_ln840_522_reg_29484;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13862:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_523_fu_26660_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13862 | assign zext_ln840_308_fu_26666_p1 = add_ln840_523_fu_26660_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13864:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_524_fu_26670_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13864 | assign zext_ln840_309_fu_26676_p1 = add_ln840_524_fu_26670_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13866:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_reg_28619' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13866 | assign zext_ln840_30_fu_24696_p1 = add_ln840_52_reg_28619;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13868:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_526_reg_29489' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13868 | assign zext_ln840_310_fu_26680_p1 = add_ln840_526_reg_29489;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13870:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_528_reg_29494' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13870 | assign zext_ln840_311_fu_26683_p1 = add_ln840_528_reg_29494;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13872:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_529_fu_26686_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13872 | assign zext_ln840_312_fu_26692_p1 = add_ln840_529_fu_26686_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13874:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_531_reg_29499' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13874 | assign zext_ln840_313_fu_26696_p1 = add_ln840_531_reg_29499;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13876:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_532_reg_29504' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13876 | assign zext_ln840_314_fu_26699_p1 = add_ln840_532_reg_29504;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_533_reg_29509' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13878 | assign zext_ln840_315_fu_26702_p1 = add_ln840_533_reg_29509;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13880:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_535_fu_26711_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13880 | assign zext_ln840_316_fu_26717_p1 = add_ln840_535_fu_26711_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13882:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_536_fu_26721_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13882 | assign zext_ln840_317_fu_26727_p1 = add_ln840_536_fu_26721_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13884:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_537_fu_26731_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13884 | assign zext_ln840_318_fu_26737_p1 = add_ln840_537_fu_26731_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13886:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_539_reg_29514' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13886 | assign zext_ln840_319_fu_26747_p1 = add_ln840_539_reg_29514;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13888:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_reg_28624' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13888 | assign zext_ln840_31_fu_24705_p1 = add_ln840_55_reg_28624;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13890:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_542_reg_29519' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13890 | assign zext_ln840_320_fu_26756_p1 = add_ln840_542_reg_29519;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13892:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_545_reg_29524' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13892 | assign zext_ln840_321_fu_26765_p1 = add_ln840_545_reg_29524;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13894:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_547_reg_29529' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13894 | assign zext_ln840_322_fu_26768_p1 = add_ln840_547_reg_29529;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13896:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_548_fu_26771_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13896 | assign zext_ln840_323_fu_26777_p1 = add_ln840_548_fu_26771_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13898:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_551_reg_29534' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13898 | assign zext_ln840_324_fu_26787_p1 = add_ln840_551_reg_29534;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_553_reg_29539' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13900 | assign zext_ln840_325_fu_26790_p1 = add_ln840_553_reg_29539;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13902:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_554_fu_26793_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13902 | assign zext_ln840_326_fu_26799_p1 = add_ln840_554_fu_26793_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13904:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_556_reg_29544' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13904 | assign zext_ln840_327_fu_26803_p1 = add_ln840_556_reg_29544;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_557_reg_29549' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13906 | assign zext_ln840_328_fu_26806_p1 = add_ln840_557_reg_29549;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_558_reg_29554' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13908 | assign zext_ln840_329_fu_26809_p1 = add_ln840_558_reg_29554;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13910:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_28629' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13910 | assign zext_ln840_32_fu_24708_p1 = add_ln840_57_reg_28629;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13912:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_560_fu_26818_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13912 | assign zext_ln840_330_fu_26824_p1 = add_ln840_560_fu_26818_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13914:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_561_fu_26828_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13914 | assign zext_ln840_331_fu_26834_p1 = add_ln840_561_fu_26828_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13916:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_564_reg_29559' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13916 | assign zext_ln840_332_fu_26844_p1 = add_ln840_564_reg_29559;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13918:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_566_reg_29564' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13918 | assign zext_ln840_333_fu_26847_p1 = add_ln840_566_reg_29564;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13920:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_567_fu_26850_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13920 | assign zext_ln840_334_fu_26856_p1 = add_ln840_567_fu_26850_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13922:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_569_reg_29569' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13922 | assign zext_ln840_335_fu_26860_p1 = add_ln840_569_reg_29569;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_571_reg_29574' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13924 | assign zext_ln840_336_fu_26863_p1 = add_ln840_571_reg_29574;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13926:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_572_fu_26866_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13926 | assign zext_ln840_337_fu_26872_p1 = add_ln840_572_fu_26866_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13928:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_573_fu_26876_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13928 | assign zext_ln840_338_fu_26882_p1 = add_ln840_573_fu_26876_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_575_reg_29579' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13930 | assign zext_ln840_339_fu_26886_p1 = add_ln840_575_reg_29579;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13932:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_24711_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13932 | assign zext_ln840_33_fu_24717_p1 = add_ln840_58_fu_24711_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13934:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_577_reg_29584' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13934 | assign zext_ln840_340_fu_26889_p1 = add_ln840_577_reg_29584;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13936:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_578_fu_26892_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13936 | assign zext_ln840_341_fu_26898_p1 = add_ln840_578_fu_26892_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13938:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_580_reg_29589' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13938 | assign zext_ln840_342_fu_26902_p1 = add_ln840_580_reg_29589;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13940:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_581_reg_29594' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13940 | assign zext_ln840_343_fu_26905_p1 = add_ln840_581_reg_29594;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_582_reg_29599' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13942 | assign zext_ln840_344_fu_26908_p1 = add_ln840_582_reg_29599;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13944:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_584_fu_26917_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13944 | assign zext_ln840_345_fu_26923_p1 = add_ln840_584_fu_26917_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13946:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_585_fu_26927_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13946 | assign zext_ln840_346_fu_26933_p1 = add_ln840_585_fu_26927_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13948:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_586_fu_26937_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13948 | assign zext_ln840_347_fu_26943_p1 = add_ln840_586_fu_26937_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13950:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_588_reg_29604' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13950 | assign zext_ln840_348_fu_26953_p1 = add_ln840_588_reg_29604;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13952:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_591_reg_29609' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13952 | assign zext_ln840_349_fu_26962_p1 = add_ln840_591_reg_29609;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13954:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_reg_28634' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13954 | assign zext_ln840_34_fu_24727_p1 = add_ln840_61_reg_28634;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13956:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_594_reg_29614' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13956 | assign zext_ln840_350_fu_26971_p1 = add_ln840_594_reg_29614;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13958:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_596_reg_29619' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13958 | assign zext_ln840_351_fu_26974_p1 = add_ln840_596_reg_29619;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13960:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_597_fu_26977_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13960 | assign zext_ln840_352_fu_26983_p1 = add_ln840_597_fu_26977_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13962:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_600_reg_29624' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13962 | assign zext_ln840_353_fu_26993_p1 = add_ln840_600_reg_29624;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_602_reg_29629' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13964 | assign zext_ln840_354_fu_26996_p1 = add_ln840_602_reg_29629;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13966:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_603_fu_26999_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13966 | assign zext_ln840_355_fu_27005_p1 = add_ln840_603_fu_26999_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_605_reg_29634' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13968 | assign zext_ln840_356_fu_27009_p1 = add_ln840_605_reg_29634;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13970:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_606_reg_29639' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13970 | assign zext_ln840_357_fu_27012_p1 = add_ln840_606_reg_29639;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_607_reg_29644' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13972 | assign zext_ln840_358_fu_27015_p1 = add_ln840_607_reg_29644;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13974:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_609_fu_27024_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13974 | assign zext_ln840_359_fu_27030_p1 = add_ln840_609_fu_27024_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13976:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_reg_28639' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13976 | assign zext_ln840_35_fu_24730_p1 = add_ln840_63_reg_28639;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13978:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_610_fu_27034_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13978 | assign zext_ln840_360_fu_27040_p1 = add_ln840_610_fu_27034_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_613_reg_29649' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13980 | assign zext_ln840_361_fu_27050_p1 = add_ln840_613_reg_29649;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13982:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_615_reg_29654' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13982 | assign zext_ln840_362_fu_27053_p1 = add_ln840_615_reg_29654;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13984:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_616_fu_27056_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13984 | assign zext_ln840_363_fu_27062_p1 = add_ln840_616_fu_27056_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_618_reg_29659' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13986 | assign zext_ln840_364_fu_27066_p1 = add_ln840_618_reg_29659;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13988:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_620_reg_29664' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13988 | assign zext_ln840_365_fu_27069_p1 = add_ln840_620_reg_29664;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13990:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_621_fu_27072_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13990 | assign zext_ln840_366_fu_27078_p1 = add_ln840_621_fu_27072_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13992:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_622_fu_27082_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13992 | assign zext_ln840_367_fu_27088_p1 = add_ln840_622_fu_27082_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13994:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_624_reg_29669' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13994 | assign zext_ln840_368_fu_27092_p1 = add_ln840_624_reg_29669;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13996:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_626_reg_29674' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13996 | assign zext_ln840_369_fu_27095_p1 = add_ln840_626_reg_29674;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:13998:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_24733_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13998 | assign zext_ln840_36_fu_24739_p1 = add_ln840_64_fu_24733_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_627_fu_27098_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14000 | assign zext_ln840_370_fu_27104_p1 = add_ln840_627_fu_27098_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_629_reg_29679' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14002 | assign zext_ln840_371_fu_27108_p1 = add_ln840_629_reg_29679;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14004:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_630_reg_29684' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14004 | assign zext_ln840_372_fu_27111_p1 = add_ln840_630_reg_29684;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14006:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_631_reg_29689' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14006 | assign zext_ln840_373_fu_27114_p1 = add_ln840_631_reg_29689;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14008:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_633_fu_27123_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14008 | assign zext_ln840_374_fu_27129_p1 = add_ln840_633_fu_27123_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14010:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_634_fu_27133_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14010 | assign zext_ln840_375_fu_27139_p1 = add_ln840_634_fu_27133_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14012:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_635_fu_27143_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14012 | assign zext_ln840_376_fu_27149_p1 = add_ln840_635_fu_27143_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14014:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_637_reg_29694' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14014 | assign zext_ln840_377_fu_27159_p1 = add_ln840_637_reg_29694;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14016:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_640_reg_29699' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14016 | assign zext_ln840_378_fu_27168_p1 = add_ln840_640_reg_29699;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14018:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_643_reg_29704' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14018 | assign zext_ln840_379_fu_27177_p1 = add_ln840_643_reg_29704;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14020:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_reg_28644' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14020 | assign zext_ln840_37_fu_24743_p1 = add_ln840_66_reg_28644;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_645_reg_29709' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14022 | assign zext_ln840_380_fu_27180_p1 = add_ln840_645_reg_29709;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14024:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_646_fu_27183_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14024 | assign zext_ln840_381_fu_27189_p1 = add_ln840_646_fu_27183_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_649_reg_29714' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14026 | assign zext_ln840_382_fu_27199_p1 = add_ln840_649_reg_29714;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14028:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_651_reg_29719' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14028 | assign zext_ln840_383_fu_27202_p1 = add_ln840_651_reg_29719;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14030:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_652_fu_27205_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14030 | assign zext_ln840_384_fu_27211_p1 = add_ln840_652_fu_27205_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_654_reg_29724' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14032 | assign zext_ln840_385_fu_27215_p1 = add_ln840_654_reg_29724;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14034:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_655_reg_29729' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14034 | assign zext_ln840_386_fu_27218_p1 = add_ln840_655_reg_29729;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14036:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_656_reg_29734' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14036 | assign zext_ln840_387_fu_27221_p1 = add_ln840_656_reg_29734;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14038:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_658_fu_27230_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14038 | assign zext_ln840_388_fu_27236_p1 = add_ln840_658_fu_27230_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14040:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_659_fu_27240_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14040 | assign zext_ln840_389_fu_27246_p1 = add_ln840_659_fu_27240_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14042:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_reg_28649' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14042 | assign zext_ln840_38_fu_24746_p1 = add_ln840_67_reg_28649;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14044:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_662_reg_29739' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14044 | assign zext_ln840_390_fu_27256_p1 = add_ln840_662_reg_29739;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_664_reg_29744' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14046 | assign zext_ln840_391_fu_27259_p1 = add_ln840_664_reg_29744;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14048:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_665_fu_27262_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14048 | assign zext_ln840_392_fu_27268_p1 = add_ln840_665_fu_27262_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14050:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_667_reg_29749' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14050 | assign zext_ln840_393_fu_27272_p1 = add_ln840_667_reg_29749;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14052:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_669_reg_29754' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14052 | assign zext_ln840_394_fu_27275_p1 = add_ln840_669_reg_29754;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14054:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_670_fu_27278_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14054 | assign zext_ln840_395_fu_27284_p1 = add_ln840_670_fu_27278_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14056:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_671_fu_27288_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14056 | assign zext_ln840_396_fu_27294_p1 = add_ln840_671_fu_27288_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14058:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_673_reg_29759' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14058 | assign zext_ln840_397_fu_27298_p1 = add_ln840_673_reg_29759;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_675_reg_29764' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14060 | assign zext_ln840_398_fu_27301_p1 = add_ln840_675_reg_29764;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14062:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_676_fu_27304_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14062 | assign zext_ln840_399_fu_27310_p1 = add_ln840_676_fu_27304_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14064:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_reg_28654' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14064 | assign zext_ln840_39_fu_24749_p1 = add_ln840_68_reg_28654;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14066:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_8_reg_28539' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14066 | assign zext_ln840_3_fu_24502_p1 = add_ln840_8_reg_28539;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_678_reg_29769' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14068 | assign zext_ln840_400_fu_27314_p1 = add_ln840_678_reg_29769;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_679_reg_29774' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14070 | assign zext_ln840_401_fu_27317_p1 = add_ln840_679_reg_29774;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14072:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_680_reg_29779' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14072 | assign zext_ln840_402_fu_27320_p1 = add_ln840_680_reg_29779;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14074:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_682_fu_27329_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14074 | assign zext_ln840_403_fu_27335_p1 = add_ln840_682_fu_27329_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14076:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_683_fu_27339_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14076 | assign zext_ln840_404_fu_27345_p1 = add_ln840_683_fu_27339_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14078:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_684_fu_27349_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14078 | assign zext_ln840_405_fu_27355_p1 = add_ln840_684_fu_27349_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14080:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_686_reg_29784' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14080 | assign zext_ln840_406_fu_27365_p1 = add_ln840_686_reg_29784;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14082:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_689_reg_29789' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14082 | assign zext_ln840_407_fu_27374_p1 = add_ln840_689_reg_29789;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14084:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_692_reg_29794' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14084 | assign zext_ln840_408_fu_27383_p1 = add_ln840_692_reg_29794;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_694_reg_29799' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14086 | assign zext_ln840_409_fu_27386_p1 = add_ln840_694_reg_29799;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14088:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_fu_24758_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14088 | assign zext_ln840_40_fu_24764_p1 = add_ln840_70_fu_24758_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14090:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_695_fu_27389_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14090 | assign zext_ln840_410_fu_27395_p1 = add_ln840_695_fu_27389_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_698_reg_29804' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14092 | assign zext_ln840_411_fu_27405_p1 = add_ln840_698_reg_29804;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14094:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_700_reg_29809' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14094 | assign zext_ln840_412_fu_27408_p1 = add_ln840_700_reg_29809;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14096:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_701_fu_27411_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14096 | assign zext_ln840_413_fu_27417_p1 = add_ln840_701_fu_27411_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14098:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_703_reg_29814' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14098 | assign zext_ln840_414_fu_27421_p1 = add_ln840_703_reg_29814;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_704_reg_29819' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14100 | assign zext_ln840_415_fu_27424_p1 = add_ln840_704_reg_29819;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_705_reg_29824' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14102 | assign zext_ln840_416_fu_27427_p1 = add_ln840_705_reg_29824;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14104:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_707_fu_27436_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14104 | assign zext_ln840_417_fu_27442_p1 = add_ln840_707_fu_27436_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14106:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_708_fu_27446_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14106 | assign zext_ln840_418_fu_27452_p1 = add_ln840_708_fu_27446_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_711_reg_29829' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14108 | assign zext_ln840_419_fu_27462_p1 = add_ln840_711_reg_29829;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14110:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_71_fu_24768_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14110 | assign zext_ln840_41_fu_24774_p1 = add_ln840_71_fu_24768_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_713_reg_29834' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14112 | assign zext_ln840_420_fu_27465_p1 = add_ln840_713_reg_29834;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14114:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_714_fu_27468_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14114 | assign zext_ln840_421_fu_27474_p1 = add_ln840_714_fu_27468_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14116:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_716_reg_29839' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14116 | assign zext_ln840_422_fu_27478_p1 = add_ln840_716_reg_29839;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14118:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_718_reg_29844' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14118 | assign zext_ln840_423_fu_27481_p1 = add_ln840_718_reg_29844;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14120:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_719_fu_27484_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14120 | assign zext_ln840_424_fu_27490_p1 = add_ln840_719_fu_27484_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14122:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_720_fu_27494_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14122 | assign zext_ln840_425_fu_27500_p1 = add_ln840_720_fu_27494_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14124:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_722_reg_29849' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14124 | assign zext_ln840_426_fu_27504_p1 = add_ln840_722_reg_29849;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_724_reg_29854' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14126 | assign zext_ln840_427_fu_27507_p1 = add_ln840_724_reg_29854;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14128:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_725_fu_27510_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14128 | assign zext_ln840_428_fu_27516_p1 = add_ln840_725_fu_27510_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14130:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_727_reg_29859' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14130 | assign zext_ln840_429_fu_27520_p1 = add_ln840_727_reg_29859;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14132:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_reg_28659' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14132 | assign zext_ln840_42_fu_24784_p1 = add_ln840_74_reg_28659;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14134:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_728_reg_29864' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14134 | assign zext_ln840_430_fu_27523_p1 = add_ln840_728_reg_29864;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_729_reg_29869' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14136 | assign zext_ln840_431_fu_27526_p1 = add_ln840_729_reg_29869;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14138:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_731_fu_27535_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14138 | assign zext_ln840_432_fu_27541_p1 = add_ln840_731_fu_27535_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14140:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_732_fu_27545_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14140 | assign zext_ln840_433_fu_27551_p1 = add_ln840_732_fu_27545_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14142:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_733_fu_27555_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14142 | assign zext_ln840_434_fu_27561_p1 = add_ln840_733_fu_27555_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14144:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_735_reg_29874' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14144 | assign zext_ln840_435_fu_27571_p1 = add_ln840_735_reg_29874;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14146:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_738_reg_29879' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14146 | assign zext_ln840_436_fu_27580_p1 = add_ln840_738_reg_29879;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14148:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_741_reg_29884' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14148 | assign zext_ln840_437_fu_27589_p1 = add_ln840_741_reg_29884;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_743_reg_29889' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14150 | assign zext_ln840_438_fu_27592_p1 = add_ln840_743_reg_29889;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14152:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_744_fu_27595_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14152 | assign zext_ln840_439_fu_27601_p1 = add_ln840_744_fu_27595_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14154:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_76_reg_28664' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14154 | assign zext_ln840_43_fu_24787_p1 = add_ln840_76_reg_28664;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14156:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_747_reg_29894' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14156 | assign zext_ln840_440_fu_27611_p1 = add_ln840_747_reg_29894;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14158:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_749_reg_29899' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14158 | assign zext_ln840_441_fu_27614_p1 = add_ln840_749_reg_29899;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14160:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_750_fu_27617_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14160 | assign zext_ln840_442_fu_27623_p1 = add_ln840_750_fu_27617_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14162:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_752_reg_29904' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14162 | assign zext_ln840_443_fu_27627_p1 = add_ln840_752_reg_29904;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_753_reg_29909' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14164 | assign zext_ln840_444_fu_27630_p1 = add_ln840_753_reg_29909;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14166:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_754_reg_29914' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14166 | assign zext_ln840_445_fu_27633_p1 = add_ln840_754_reg_29914;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14168:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_756_fu_27642_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14168 | assign zext_ln840_446_fu_27648_p1 = add_ln840_756_fu_27642_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14170:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_757_fu_27652_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14170 | assign zext_ln840_447_fu_27658_p1 = add_ln840_757_fu_27652_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14172:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_760_reg_29919' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14172 | assign zext_ln840_448_fu_27668_p1 = add_ln840_760_reg_29919;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14174:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_762_reg_29924' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14174 | assign zext_ln840_449_fu_27671_p1 = add_ln840_762_reg_29924;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14176:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_24790_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14176 | assign zext_ln840_44_fu_24796_p1 = add_ln840_77_fu_24790_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14178:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_763_fu_27674_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14178 | assign zext_ln840_450_fu_27680_p1 = add_ln840_763_fu_27674_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_765_reg_29929' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14180 | assign zext_ln840_451_fu_27684_p1 = add_ln840_765_reg_29929;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14182:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_767_reg_29934' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14182 | assign zext_ln840_452_fu_27687_p1 = add_ln840_767_reg_29934;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14184:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_768_fu_27690_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14184 | assign zext_ln840_453_fu_27696_p1 = add_ln840_768_fu_27690_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14186:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_769_fu_27700_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14186 | assign zext_ln840_454_fu_27706_p1 = add_ln840_769_fu_27700_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14188:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_771_reg_29939' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14188 | assign zext_ln840_455_fu_27710_p1 = add_ln840_771_reg_29939;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14190:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_773_reg_29944' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14190 | assign zext_ln840_456_fu_27713_p1 = add_ln840_773_reg_29944;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14192:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_774_fu_27716_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14192 | assign zext_ln840_457_fu_27722_p1 = add_ln840_774_fu_27716_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_776_reg_29949' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14194 | assign zext_ln840_458_fu_27726_p1 = add_ln840_776_reg_29949;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14196:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_777_reg_29954' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14196 | assign zext_ln840_459_fu_27729_p1 = add_ln840_777_reg_29954;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14198:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_reg_28669' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14198 | assign zext_ln840_45_fu_24800_p1 = add_ln840_79_reg_28669;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14200:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_778_reg_29959' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14200 | assign zext_ln840_460_fu_27732_p1 = add_ln840_778_reg_29959;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14202:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_780_fu_27741_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14202 | assign zext_ln840_461_fu_27747_p1 = add_ln840_780_fu_27741_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14204:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_781_fu_27751_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14204 | assign zext_ln840_462_fu_27757_p1 = add_ln840_781_fu_27751_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14206:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_782_fu_27761_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14206 | assign zext_ln840_463_fu_27767_p1 = add_ln840_782_fu_27761_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14208:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_reg_28674' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14208 | assign zext_ln840_46_fu_24803_p1 = add_ln840_81_reg_28674;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14210:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_24806_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14210 | assign zext_ln840_47_fu_24812_p1 = add_ln840_82_fu_24806_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14212:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_24816_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14212 | assign zext_ln840_48_fu_24822_p1 = add_ln840_83_fu_24816_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14214:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_reg_28679' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14214 | assign zext_ln840_49_fu_24826_p1 = add_ln840_85_reg_28679;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14216:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_24505_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14216 | assign zext_ln840_4_fu_24511_p1 = add_ln840_9_fu_24505_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14218:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_reg_28684' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14218 | assign zext_ln840_50_fu_24829_p1 = add_ln840_87_reg_28684;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14220:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_24832_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14220 | assign zext_ln840_51_fu_24838_p1 = add_ln840_88_fu_24832_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14222:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_90_reg_28689' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14222 | assign zext_ln840_52_fu_24842_p1 = add_ln840_90_reg_28689;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14224:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_reg_28694' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14224 | assign zext_ln840_53_fu_24845_p1 = add_ln840_91_reg_28694;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14226:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_reg_28699' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14226 | assign zext_ln840_54_fu_24848_p1 = add_ln840_92_reg_28699;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14228:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_24857_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14228 | assign zext_ln840_55_fu_24863_p1 = add_ln840_94_fu_24857_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14230:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_24867_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14230 | assign zext_ln840_56_fu_24873_p1 = add_ln840_95_fu_24867_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14232:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_24877_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14232 | assign zext_ln840_57_fu_24883_p1 = add_ln840_96_fu_24877_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14234:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_98_reg_28704' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14234 | assign zext_ln840_58_fu_24893_p1 = add_ln840_98_reg_28704;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14236:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_reg_28709' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14236 | assign zext_ln840_59_fu_24902_p1 = add_ln840_101_reg_28709;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14238:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_reg_28544' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14238 | assign zext_ln840_5_fu_24521_p1 = add_ln840_12_reg_28544;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14240:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_104_reg_28714' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14240 | assign zext_ln840_60_fu_24911_p1 = add_ln840_104_reg_28714;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14242:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_reg_28719' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14242 | assign zext_ln840_61_fu_24914_p1 = add_ln840_106_reg_28719;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14244:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_24917_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14244 | assign zext_ln840_62_fu_24923_p1 = add_ln840_107_fu_24917_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14246:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_reg_28724' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14246 | assign zext_ln840_63_fu_24933_p1 = add_ln840_110_reg_28724;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14248:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_112_reg_28729' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14248 | assign zext_ln840_64_fu_24936_p1 = add_ln840_112_reg_28729;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14250:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_fu_24939_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14250 | assign zext_ln840_65_fu_24945_p1 = add_ln840_113_fu_24939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14252:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_reg_28734' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14252 | assign zext_ln840_66_fu_24949_p1 = add_ln840_115_reg_28734;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14254:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_reg_28739' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14254 | assign zext_ln840_67_fu_24952_p1 = add_ln840_116_reg_28739;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14256:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_reg_28744' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14256 | assign zext_ln840_68_fu_24955_p1 = add_ln840_117_reg_28744;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14258:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_24964_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14258 | assign zext_ln840_69_fu_24970_p1 = add_ln840_119_fu_24964_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14260:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_reg_28549' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14260 | assign zext_ln840_6_fu_24524_p1 = add_ln840_14_reg_28549;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14262:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_24974_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14262 | assign zext_ln840_70_fu_24980_p1 = add_ln840_120_fu_24974_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14264:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_reg_28749' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14264 | assign zext_ln840_71_fu_24990_p1 = add_ln840_123_reg_28749;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14266:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_125_reg_28754' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14266 | assign zext_ln840_72_fu_24993_p1 = add_ln840_125_reg_28754;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14268:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_126_fu_24996_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14268 | assign zext_ln840_73_fu_25002_p1 = add_ln840_126_fu_24996_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14270:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_128_reg_28759' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14270 | assign zext_ln840_74_fu_25006_p1 = add_ln840_128_reg_28759;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14272:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_130_reg_28764' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14272 | assign zext_ln840_75_fu_25009_p1 = add_ln840_130_reg_28764;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14274:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_fu_25012_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14274 | assign zext_ln840_76_fu_25018_p1 = add_ln840_131_fu_25012_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14276:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_132_fu_25022_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14276 | assign zext_ln840_77_fu_25028_p1 = add_ln840_132_fu_25022_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14278:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_134_reg_28769' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14278 | assign zext_ln840_78_fu_25032_p1 = add_ln840_134_reg_28769;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14280:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_reg_28774' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14280 | assign zext_ln840_79_fu_25035_p1 = add_ln840_136_reg_28774;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14282:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_24527_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14282 | assign zext_ln840_7_fu_24533_p1 = add_ln840_15_fu_24527_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14284:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_137_fu_25038_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14284 | assign zext_ln840_80_fu_25044_p1 = add_ln840_137_fu_25038_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14286:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_139_reg_28779' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14286 | assign zext_ln840_81_fu_25048_p1 = add_ln840_139_reg_28779;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14288:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_reg_28784' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14288 | assign zext_ln840_82_fu_25051_p1 = add_ln840_140_reg_28784;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14290:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_141_reg_28789' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14290 | assign zext_ln840_83_fu_25054_p1 = add_ln840_141_reg_28789;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14292:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_143_fu_25063_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14292 | assign zext_ln840_84_fu_25069_p1 = add_ln840_143_fu_25063_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14294:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_25073_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14294 | assign zext_ln840_85_fu_25079_p1 = add_ln840_144_fu_25073_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14296:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_25083_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14296 | assign zext_ln840_86_fu_25089_p1 = add_ln840_145_fu_25083_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14298:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_reg_28794' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14298 | assign zext_ln840_87_fu_25099_p1 = add_ln840_147_reg_28794;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14300:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_reg_28799' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14300 | assign zext_ln840_88_fu_25108_p1 = add_ln840_150_reg_28799;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14302:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_reg_28804' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14302 | assign zext_ln840_89_fu_25117_p1 = add_ln840_153_reg_28804;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14304:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_reg_28554' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14304 | assign zext_ln840_8_fu_24537_p1 = add_ln840_17_reg_28554;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14306:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_reg_28809' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14306 | assign zext_ln840_90_fu_25120_p1 = add_ln840_155_reg_28809;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14308:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_156_fu_25123_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14308 | assign zext_ln840_91_fu_25129_p1 = add_ln840_156_fu_25123_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14310:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_reg_28814' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14310 | assign zext_ln840_92_fu_25139_p1 = add_ln840_159_reg_28814;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14312:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_reg_28819' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14312 | assign zext_ln840_93_fu_25142_p1 = add_ln840_161_reg_28819;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14314:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_162_fu_25145_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14314 | assign zext_ln840_94_fu_25151_p1 = add_ln840_162_fu_25145_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14316:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_reg_28824' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14316 | assign zext_ln840_95_fu_25155_p1 = add_ln840_164_reg_28824;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14318:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_reg_28829' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14318 | assign zext_ln840_96_fu_25158_p1 = add_ln840_165_reg_28829;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14320:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_reg_28834' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14320 | assign zext_ln840_97_fu_25161_p1 = add_ln840_166_reg_28834;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14322:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_25170_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14322 | assign zext_ln840_98_fu_25176_p1 = add_ln840_168_fu_25170_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14324:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_25180_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14324 | assign zext_ln840_99_fu_25186_p1 = add_ln840_169_fu_25180_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14326:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_reg_28559' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14326 | assign zext_ln840_9_fu_24540_p1 = add_ln840_18_reg_28559;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14328:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_reg_28524' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14328 | assign zext_ln840_fu_24481_p1 = add_ln840_reg_28524;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14330:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_100_fu_5627_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14330 | assign zext_ln90_100_fu_5633_p1 = r_100_fu_5627_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14332:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_101_fu_5643_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14332 | assign zext_ln90_101_fu_5649_p1 = r_101_fu_5643_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14334:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_102_fu_5659_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14334 | assign zext_ln90_102_fu_5665_p1 = r_102_fu_5659_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14336:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_103_fu_5675_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14336 | assign zext_ln90_103_fu_5681_p1 = r_103_fu_5675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14338:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_104_fu_5691_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14338 | assign zext_ln90_104_fu_5697_p1 = r_104_fu_5691_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14340:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_105_fu_5707_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14340 | assign zext_ln90_105_fu_5713_p1 = r_105_fu_5707_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14342:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_106_fu_5723_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14342 | assign zext_ln90_106_fu_5729_p1 = r_106_fu_5723_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14344:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_107_fu_5739_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14344 | assign zext_ln90_107_fu_5745_p1 = r_107_fu_5739_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14346:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_108_fu_5755_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14346 | assign zext_ln90_108_fu_5761_p1 = r_108_fu_5755_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14348:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_109_fu_5771_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14348 | assign zext_ln90_109_fu_5777_p1 = r_109_fu_5771_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14350:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_2727_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14350 | assign zext_ln90_10_fu_2733_p1 = r_10_fu_2727_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14352:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_110_fu_5787_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14352 | assign zext_ln90_110_fu_5793_p1 = r_110_fu_5787_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14354:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_111_fu_5803_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14354 | assign zext_ln90_111_fu_5809_p1 = r_111_fu_5803_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14356:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_112_fu_5819_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14356 | assign zext_ln90_112_fu_5825_p1 = r_112_fu_5819_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14358:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_113_fu_5835_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14358 | assign zext_ln90_113_fu_5841_p1 = r_113_fu_5835_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14360:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_114_fu_5851_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14360 | assign zext_ln90_114_fu_5857_p1 = r_114_fu_5851_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14362:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_115_fu_5867_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14362 | assign zext_ln90_115_fu_5873_p1 = r_115_fu_5867_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14364:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_116_fu_5883_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14364 | assign zext_ln90_116_fu_5889_p1 = r_116_fu_5883_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14366:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_117_fu_5899_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14366 | assign zext_ln90_117_fu_5905_p1 = r_117_fu_5899_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14368:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_118_fu_5915_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14368 | assign zext_ln90_118_fu_5921_p1 = r_118_fu_5915_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14370:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_119_fu_5931_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14370 | assign zext_ln90_119_fu_5937_p1 = r_119_fu_5931_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14372:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_2751_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14372 | assign zext_ln90_11_fu_2757_p1 = r_11_fu_2751_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14374:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_120_fu_5947_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14374 | assign zext_ln90_120_fu_5953_p1 = r_120_fu_5947_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14376:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_121_fu_5963_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14376 | assign zext_ln90_121_fu_5969_p1 = r_121_fu_5963_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14378:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_122_fu_5979_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14378 | assign zext_ln90_122_fu_5985_p1 = r_122_fu_5979_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14380:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_123_fu_5995_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14380 | assign zext_ln90_123_fu_6001_p1 = r_123_fu_5995_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14382:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_124_fu_6011_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14382 | assign zext_ln90_124_fu_6017_p1 = r_124_fu_6011_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14384:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_125_fu_6027_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14384 | assign zext_ln90_125_fu_6033_p1 = r_125_fu_6027_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14386:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_126_fu_6043_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14386 | assign zext_ln90_126_fu_6049_p1 = r_126_fu_6043_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14388:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_127_fu_6059_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14388 | assign zext_ln90_127_fu_6065_p1 = r_127_fu_6059_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14390:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_128_fu_6075_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14390 | assign zext_ln90_128_fu_6081_p1 = r_128_fu_6075_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14392:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_129_fu_6091_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14392 | assign zext_ln90_129_fu_6097_p1 = r_129_fu_6091_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14394:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_2775_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14394 | assign zext_ln90_12_fu_2781_p1 = r_12_fu_2775_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14396:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_130_fu_6107_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14396 | assign zext_ln90_130_fu_6113_p1 = r_130_fu_6107_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14398:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_131_fu_6123_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14398 | assign zext_ln90_131_fu_6129_p1 = r_131_fu_6123_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14400:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_132_fu_6139_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14400 | assign zext_ln90_132_fu_6145_p1 = r_132_fu_6139_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14402:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_133_fu_6155_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14402 | assign zext_ln90_133_fu_6161_p1 = r_133_fu_6155_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14404:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_134_fu_6171_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14404 | assign zext_ln90_134_fu_6177_p1 = r_134_fu_6171_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14406:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_135_fu_6187_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14406 | assign zext_ln90_135_fu_6193_p1 = r_135_fu_6187_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14408:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_136_fu_6203_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14408 | assign zext_ln90_136_fu_6209_p1 = r_136_fu_6203_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14410:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_137_fu_6219_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14410 | assign zext_ln90_137_fu_6225_p1 = r_137_fu_6219_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14412:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_138_fu_6235_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14412 | assign zext_ln90_138_fu_6241_p1 = r_138_fu_6235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14414:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_139_fu_6251_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14414 | assign zext_ln90_139_fu_6257_p1 = r_139_fu_6251_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14416:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_2799_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14416 | assign zext_ln90_13_fu_2805_p1 = r_13_fu_2799_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14418:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_140_fu_6267_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14418 | assign zext_ln90_140_fu_6273_p1 = r_140_fu_6267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14420:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_141_fu_6283_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14420 | assign zext_ln90_141_fu_6289_p1 = r_141_fu_6283_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14422:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_142_fu_6299_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14422 | assign zext_ln90_142_fu_6305_p1 = r_142_fu_6299_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14424:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_143_fu_6315_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14424 | assign zext_ln90_143_fu_6321_p1 = r_143_fu_6315_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14426:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_144_fu_6331_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14426 | assign zext_ln90_144_fu_6337_p1 = r_144_fu_6331_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_145_fu_6347_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14428 | assign zext_ln90_145_fu_6353_p1 = r_145_fu_6347_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14430:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_146_fu_6363_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14430 | assign zext_ln90_146_fu_6369_p1 = r_146_fu_6363_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14432:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_147_fu_6957_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14432 | assign zext_ln90_147_fu_6963_p1 = r_147_fu_6957_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14434:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_148_fu_6973_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14434 | assign zext_ln90_148_fu_6979_p1 = r_148_fu_6973_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14436:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_149_fu_6989_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14436 | assign zext_ln90_149_fu_6995_p1 = r_149_fu_6989_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14438:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_2823_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14438 | assign zext_ln90_14_fu_2829_p1 = r_14_fu_2823_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14440:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_150_fu_7005_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14440 | assign zext_ln90_150_fu_7011_p1 = r_150_fu_7005_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14442:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_151_fu_7021_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14442 | assign zext_ln90_151_fu_7027_p1 = r_151_fu_7021_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14444:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_152_fu_7037_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14444 | assign zext_ln90_152_fu_7043_p1 = r_152_fu_7037_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14446:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_153_fu_7053_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14446 | assign zext_ln90_153_fu_7059_p1 = r_153_fu_7053_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14448:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_154_fu_7069_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14448 | assign zext_ln90_154_fu_7075_p1 = r_154_fu_7069_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14450:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_155_fu_7085_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14450 | assign zext_ln90_155_fu_7091_p1 = r_155_fu_7085_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14452:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_156_fu_7101_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14452 | assign zext_ln90_156_fu_7107_p1 = r_156_fu_7101_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14454:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_157_fu_7117_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14454 | assign zext_ln90_157_fu_7123_p1 = r_157_fu_7117_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14456:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_158_fu_7133_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14456 | assign zext_ln90_158_fu_7139_p1 = r_158_fu_7133_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14458:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_159_fu_7149_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14458 | assign zext_ln90_159_fu_7155_p1 = r_159_fu_7149_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14460:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_2847_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14460 | assign zext_ln90_15_fu_2853_p1 = r_15_fu_2847_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14462:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_160_fu_7165_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14462 | assign zext_ln90_160_fu_7171_p1 = r_160_fu_7165_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14464:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_161_fu_7181_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14464 | assign zext_ln90_161_fu_7187_p1 = r_161_fu_7181_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14466:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_162_fu_7197_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14466 | assign zext_ln90_162_fu_7203_p1 = r_162_fu_7197_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14468:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_163_fu_7213_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14468 | assign zext_ln90_163_fu_7219_p1 = r_163_fu_7213_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14470:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_164_fu_7229_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14470 | assign zext_ln90_164_fu_7235_p1 = r_164_fu_7229_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14472:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_165_fu_7245_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14472 | assign zext_ln90_165_fu_7251_p1 = r_165_fu_7245_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14474:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_166_fu_7261_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14474 | assign zext_ln90_166_fu_7267_p1 = r_166_fu_7261_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14476:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_167_fu_7277_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14476 | assign zext_ln90_167_fu_7283_p1 = r_167_fu_7277_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14478:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_168_fu_7293_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14478 | assign zext_ln90_168_fu_7299_p1 = r_168_fu_7293_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14480:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_169_fu_7309_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14480 | assign zext_ln90_169_fu_7315_p1 = r_169_fu_7309_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14482:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_2871_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14482 | assign zext_ln90_16_fu_2877_p1 = r_16_fu_2871_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14484:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_170_fu_7325_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14484 | assign zext_ln90_170_fu_7331_p1 = r_170_fu_7325_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14486:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_171_fu_7341_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14486 | assign zext_ln90_171_fu_7347_p1 = r_171_fu_7341_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14488:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_172_fu_7357_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14488 | assign zext_ln90_172_fu_7363_p1 = r_172_fu_7357_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14490:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_173_fu_7373_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14490 | assign zext_ln90_173_fu_7379_p1 = r_173_fu_7373_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14492:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_174_fu_7389_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14492 | assign zext_ln90_174_fu_7395_p1 = r_174_fu_7389_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14494:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_175_fu_7405_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14494 | assign zext_ln90_175_fu_7411_p1 = r_175_fu_7405_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14496:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_176_fu_7421_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14496 | assign zext_ln90_176_fu_7427_p1 = r_176_fu_7421_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14498:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_177_fu_7437_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14498 | assign zext_ln90_177_fu_7443_p1 = r_177_fu_7437_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14500:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_178_fu_7453_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14500 | assign zext_ln90_178_fu_7459_p1 = r_178_fu_7453_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14502:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_179_fu_7469_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14502 | assign zext_ln90_179_fu_7475_p1 = r_179_fu_7469_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14504:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_2895_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14504 | assign zext_ln90_17_fu_2901_p1 = r_17_fu_2895_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14506:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_180_fu_7485_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14506 | assign zext_ln90_180_fu_7491_p1 = r_180_fu_7485_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14508:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_181_fu_7501_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14508 | assign zext_ln90_181_fu_7507_p1 = r_181_fu_7501_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14510:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_182_fu_7517_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14510 | assign zext_ln90_182_fu_7523_p1 = r_182_fu_7517_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14512:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_183_fu_7533_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14512 | assign zext_ln90_183_fu_7539_p1 = r_183_fu_7533_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14514:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_184_fu_7549_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14514 | assign zext_ln90_184_fu_7555_p1 = r_184_fu_7549_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14516:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_185_fu_7565_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14516 | assign zext_ln90_185_fu_7571_p1 = r_185_fu_7565_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14518:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_186_fu_7581_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14518 | assign zext_ln90_186_fu_7587_p1 = r_186_fu_7581_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14520:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_187_fu_7597_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14520 | assign zext_ln90_187_fu_7603_p1 = r_187_fu_7597_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_188_fu_7613_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14522 | assign zext_ln90_188_fu_7619_p1 = r_188_fu_7613_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14524:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_189_fu_7629_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14524 | assign zext_ln90_189_fu_7635_p1 = r_189_fu_7629_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14526:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_2919_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14526 | assign zext_ln90_18_fu_2925_p1 = r_18_fu_2919_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14528:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_190_fu_7645_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14528 | assign zext_ln90_190_fu_7651_p1 = r_190_fu_7645_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14530:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_191_fu_7661_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14530 | assign zext_ln90_191_fu_7667_p1 = r_191_fu_7661_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14532:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_192_fu_7677_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14532 | assign zext_ln90_192_fu_7683_p1 = r_192_fu_7677_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14534:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_193_fu_7693_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14534 | assign zext_ln90_193_fu_7699_p1 = r_193_fu_7693_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14536:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_194_fu_7709_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14536 | assign zext_ln90_194_fu_7715_p1 = r_194_fu_7709_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14538:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_195_fu_7725_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14538 | assign zext_ln90_195_fu_7731_p1 = r_195_fu_7725_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14540:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_196_fu_8319_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14540 | assign zext_ln90_196_fu_8325_p1 = r_196_fu_8319_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14542:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_197_fu_8335_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14542 | assign zext_ln90_197_fu_8341_p1 = r_197_fu_8335_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14544:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_198_fu_8351_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14544 | assign zext_ln90_198_fu_8357_p1 = r_198_fu_8351_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14546:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_199_fu_8367_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14546 | assign zext_ln90_199_fu_8373_p1 = r_199_fu_8367_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14548:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_2943_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14548 | assign zext_ln90_19_fu_2949_p1 = r_19_fu_2943_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14550:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_2511_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14550 | assign zext_ln90_1_fu_2517_p1 = r_1_fu_2511_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14552:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_200_fu_8383_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14552 | assign zext_ln90_200_fu_8389_p1 = r_200_fu_8383_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14554:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_201_fu_8399_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14554 | assign zext_ln90_201_fu_8405_p1 = r_201_fu_8399_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14556:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_202_fu_8415_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14556 | assign zext_ln90_202_fu_8421_p1 = r_202_fu_8415_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14558:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_203_fu_8431_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14558 | assign zext_ln90_203_fu_8437_p1 = r_203_fu_8431_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14560:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_204_fu_8447_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14560 | assign zext_ln90_204_fu_8453_p1 = r_204_fu_8447_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14562:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_205_fu_8463_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14562 | assign zext_ln90_205_fu_8469_p1 = r_205_fu_8463_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14564:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_206_fu_8479_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14564 | assign zext_ln90_206_fu_8485_p1 = r_206_fu_8479_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14566:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_207_fu_8495_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14566 | assign zext_ln90_207_fu_8501_p1 = r_207_fu_8495_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14568:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_208_fu_8511_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14568 | assign zext_ln90_208_fu_8517_p1 = r_208_fu_8511_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14570:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_209_fu_8527_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14570 | assign zext_ln90_209_fu_8533_p1 = r_209_fu_8527_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14572:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_2967_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14572 | assign zext_ln90_20_fu_2973_p1 = r_20_fu_2967_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14574:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_210_fu_8543_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14574 | assign zext_ln90_210_fu_8549_p1 = r_210_fu_8543_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14576:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_211_fu_8559_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14576 | assign zext_ln90_211_fu_8565_p1 = r_211_fu_8559_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14578:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_212_fu_8575_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14578 | assign zext_ln90_212_fu_8581_p1 = r_212_fu_8575_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14580:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_213_fu_8591_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14580 | assign zext_ln90_213_fu_8597_p1 = r_213_fu_8591_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14582:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_214_fu_8607_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14582 | assign zext_ln90_214_fu_8613_p1 = r_214_fu_8607_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14584:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_215_fu_8623_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14584 | assign zext_ln90_215_fu_8629_p1 = r_215_fu_8623_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14586:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_216_fu_8639_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14586 | assign zext_ln90_216_fu_8645_p1 = r_216_fu_8639_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14588:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_217_fu_8655_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14588 | assign zext_ln90_217_fu_8661_p1 = r_217_fu_8655_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14590:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_218_fu_8671_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14590 | assign zext_ln90_218_fu_8677_p1 = r_218_fu_8671_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14592:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_219_fu_8687_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14592 | assign zext_ln90_219_fu_8693_p1 = r_219_fu_8687_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14594:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_2991_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14594 | assign zext_ln90_21_fu_2997_p1 = r_21_fu_2991_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14596:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_220_fu_8703_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14596 | assign zext_ln90_220_fu_8709_p1 = r_220_fu_8703_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14598:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_221_fu_8719_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14598 | assign zext_ln90_221_fu_8725_p1 = r_221_fu_8719_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14600:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_222_fu_8735_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14600 | assign zext_ln90_222_fu_8741_p1 = r_222_fu_8735_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14602:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_223_fu_8751_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14602 | assign zext_ln90_223_fu_8757_p1 = r_223_fu_8751_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14604:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_224_fu_8767_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14604 | assign zext_ln90_224_fu_8773_p1 = r_224_fu_8767_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14606:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_225_fu_8783_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14606 | assign zext_ln90_225_fu_8789_p1 = r_225_fu_8783_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14608:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_226_fu_8799_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14608 | assign zext_ln90_226_fu_8805_p1 = r_226_fu_8799_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14610:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_227_fu_8815_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14610 | assign zext_ln90_227_fu_8821_p1 = r_227_fu_8815_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14612:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_228_fu_8831_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14612 | assign zext_ln90_228_fu_8837_p1 = r_228_fu_8831_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14614:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_229_fu_8847_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14614 | assign zext_ln90_229_fu_8853_p1 = r_229_fu_8847_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14616:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_3015_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14616 | assign zext_ln90_22_fu_3021_p1 = r_22_fu_3015_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14618:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_230_fu_8863_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14618 | assign zext_ln90_230_fu_8869_p1 = r_230_fu_8863_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14620:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_231_fu_8879_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14620 | assign zext_ln90_231_fu_8885_p1 = r_231_fu_8879_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14622:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_232_fu_8895_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14622 | assign zext_ln90_232_fu_8901_p1 = r_232_fu_8895_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14624:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_233_fu_8911_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14624 | assign zext_ln90_233_fu_8917_p1 = r_233_fu_8911_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14626:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_234_fu_8927_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14626 | assign zext_ln90_234_fu_8933_p1 = r_234_fu_8927_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14628:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_235_fu_8943_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14628 | assign zext_ln90_235_fu_8949_p1 = r_235_fu_8943_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14630:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_236_fu_8959_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14630 | assign zext_ln90_236_fu_8965_p1 = r_236_fu_8959_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14632:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_237_fu_8975_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14632 | assign zext_ln90_237_fu_8981_p1 = r_237_fu_8975_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14634:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_238_fu_8991_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14634 | assign zext_ln90_238_fu_8997_p1 = r_238_fu_8991_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14636:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_239_fu_9007_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14636 | assign zext_ln90_239_fu_9013_p1 = r_239_fu_9007_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14638:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_3039_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14638 | assign zext_ln90_23_fu_3045_p1 = r_23_fu_3039_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14640:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_240_fu_9023_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14640 | assign zext_ln90_240_fu_9029_p1 = r_240_fu_9023_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14642:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_241_fu_9039_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14642 | assign zext_ln90_241_fu_9045_p1 = r_241_fu_9039_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14644:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_242_fu_9055_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14644 | assign zext_ln90_242_fu_9061_p1 = r_242_fu_9055_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14646:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_243_fu_9071_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14646 | assign zext_ln90_243_fu_9077_p1 = r_243_fu_9071_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14648:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_244_fu_9087_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14648 | assign zext_ln90_244_fu_9093_p1 = r_244_fu_9087_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14650:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_245_fu_9681_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14650 | assign zext_ln90_245_fu_9687_p1 = r_245_fu_9681_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14652:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_246_fu_9697_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14652 | assign zext_ln90_246_fu_9703_p1 = r_246_fu_9697_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14654:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_247_fu_9713_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14654 | assign zext_ln90_247_fu_9719_p1 = r_247_fu_9713_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14656:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_248_fu_9729_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14656 | assign zext_ln90_248_fu_9735_p1 = r_248_fu_9729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14658:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_249_fu_9745_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14658 | assign zext_ln90_249_fu_9751_p1 = r_249_fu_9745_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14660:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_3063_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14660 | assign zext_ln90_24_fu_3069_p1 = r_24_fu_3063_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14662:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_250_fu_9761_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14662 | assign zext_ln90_250_fu_9767_p1 = r_250_fu_9761_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14664:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_251_fu_9777_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14664 | assign zext_ln90_251_fu_9783_p1 = r_251_fu_9777_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14666:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_252_fu_9793_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14666 | assign zext_ln90_252_fu_9799_p1 = r_252_fu_9793_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14668:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_253_fu_9809_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14668 | assign zext_ln90_253_fu_9815_p1 = r_253_fu_9809_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14670:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_254_fu_9825_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14670 | assign zext_ln90_254_fu_9831_p1 = r_254_fu_9825_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14672:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_255_fu_9841_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14672 | assign zext_ln90_255_fu_9847_p1 = r_255_fu_9841_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14674:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_256_fu_9857_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14674 | assign zext_ln90_256_fu_9863_p1 = r_256_fu_9857_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14676:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_257_fu_9873_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14676 | assign zext_ln90_257_fu_9879_p1 = r_257_fu_9873_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14678:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_258_fu_9889_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14678 | assign zext_ln90_258_fu_9895_p1 = r_258_fu_9889_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14680:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_259_fu_9905_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14680 | assign zext_ln90_259_fu_9911_p1 = r_259_fu_9905_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_3087_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14682 | assign zext_ln90_25_fu_3093_p1 = r_25_fu_3087_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14684:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_260_fu_9921_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14684 | assign zext_ln90_260_fu_9927_p1 = r_260_fu_9921_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14686:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_261_fu_9937_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14686 | assign zext_ln90_261_fu_9943_p1 = r_261_fu_9937_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14688:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_262_fu_9953_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14688 | assign zext_ln90_262_fu_9959_p1 = r_262_fu_9953_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14690:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_263_fu_9969_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14690 | assign zext_ln90_263_fu_9975_p1 = r_263_fu_9969_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14692:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_264_fu_9985_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14692 | assign zext_ln90_264_fu_9991_p1 = r_264_fu_9985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14694:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_265_fu_10001_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14694 | assign zext_ln90_265_fu_10007_p1 = r_265_fu_10001_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_266_fu_10017_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14696 | assign zext_ln90_266_fu_10023_p1 = r_266_fu_10017_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14698:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_267_fu_10033_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14698 | assign zext_ln90_267_fu_10039_p1 = r_267_fu_10033_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14700:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_268_fu_10049_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14700 | assign zext_ln90_268_fu_10055_p1 = r_268_fu_10049_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14702:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_269_fu_10065_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14702 | assign zext_ln90_269_fu_10071_p1 = r_269_fu_10065_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_3111_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14704 | assign zext_ln90_26_fu_3117_p1 = r_26_fu_3111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14706:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_270_fu_10081_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14706 | assign zext_ln90_270_fu_10087_p1 = r_270_fu_10081_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14708:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_271_fu_10097_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14708 | assign zext_ln90_271_fu_10103_p1 = r_271_fu_10097_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14710:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_272_fu_10113_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14710 | assign zext_ln90_272_fu_10119_p1 = r_272_fu_10113_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14712:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_273_fu_10129_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14712 | assign zext_ln90_273_fu_10135_p1 = r_273_fu_10129_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_274_fu_10145_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14714 | assign zext_ln90_274_fu_10151_p1 = r_274_fu_10145_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14716:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_275_fu_10161_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14716 | assign zext_ln90_275_fu_10167_p1 = r_275_fu_10161_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_276_fu_10177_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14718 | assign zext_ln90_276_fu_10183_p1 = r_276_fu_10177_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14720:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_277_fu_10193_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14720 | assign zext_ln90_277_fu_10199_p1 = r_277_fu_10193_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14722:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_278_fu_10209_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14722 | assign zext_ln90_278_fu_10215_p1 = r_278_fu_10209_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14724:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_279_fu_10225_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14724 | assign zext_ln90_279_fu_10231_p1 = r_279_fu_10225_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_3135_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14726 | assign zext_ln90_27_fu_3141_p1 = r_27_fu_3135_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14728:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_280_fu_10241_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14728 | assign zext_ln90_280_fu_10247_p1 = r_280_fu_10241_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14730:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_281_fu_10257_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14730 | assign zext_ln90_281_fu_10263_p1 = r_281_fu_10257_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14732:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_282_fu_10273_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14732 | assign zext_ln90_282_fu_10279_p1 = r_282_fu_10273_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14734:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_283_fu_10289_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14734 | assign zext_ln90_283_fu_10295_p1 = r_283_fu_10289_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_284_fu_10305_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14736 | assign zext_ln90_284_fu_10311_p1 = r_284_fu_10305_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14738:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_285_fu_10321_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14738 | assign zext_ln90_285_fu_10327_p1 = r_285_fu_10321_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_286_fu_10337_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14740 | assign zext_ln90_286_fu_10343_p1 = r_286_fu_10337_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_287_fu_10353_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14742 | assign zext_ln90_287_fu_10359_p1 = r_287_fu_10353_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_288_fu_10369_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14744 | assign zext_ln90_288_fu_10375_p1 = r_288_fu_10369_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_289_fu_10385_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14746 | assign zext_ln90_289_fu_10391_p1 = r_289_fu_10385_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14748:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_3159_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14748 | assign zext_ln90_28_fu_3165_p1 = r_28_fu_3159_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14750:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_290_fu_10401_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14750 | assign zext_ln90_290_fu_10407_p1 = r_290_fu_10401_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_291_fu_10417_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14752 | assign zext_ln90_291_fu_10423_p1 = r_291_fu_10417_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_292_fu_10433_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14754 | assign zext_ln90_292_fu_10439_p1 = r_292_fu_10433_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_293_fu_10449_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14756 | assign zext_ln90_293_fu_10455_p1 = r_293_fu_10449_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_294_fu_11043_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14758 | assign zext_ln90_294_fu_11049_p1 = r_294_fu_11043_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_295_fu_11059_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14760 | assign zext_ln90_295_fu_11065_p1 = r_295_fu_11059_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_296_fu_11075_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14762 | assign zext_ln90_296_fu_11081_p1 = r_296_fu_11075_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_297_fu_11091_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14764 | assign zext_ln90_297_fu_11097_p1 = r_297_fu_11091_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_298_fu_11107_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14766 | assign zext_ln90_298_fu_11113_p1 = r_298_fu_11107_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_299_fu_11123_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14768 | assign zext_ln90_299_fu_11129_p1 = r_299_fu_11123_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14770:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_3183_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14770 | assign zext_ln90_29_fu_3189_p1 = r_29_fu_3183_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14772:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_2535_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14772 | assign zext_ln90_2_fu_2541_p1 = r_2_fu_2535_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_300_fu_11139_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14774 | assign zext_ln90_300_fu_11145_p1 = r_300_fu_11139_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_301_fu_11155_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14776 | assign zext_ln90_301_fu_11161_p1 = r_301_fu_11155_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_302_fu_11171_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14778 | assign zext_ln90_302_fu_11177_p1 = r_302_fu_11171_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_303_fu_11187_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14780 | assign zext_ln90_303_fu_11193_p1 = r_303_fu_11187_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_304_fu_11203_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14782 | assign zext_ln90_304_fu_11209_p1 = r_304_fu_11203_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_305_fu_11219_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14784 | assign zext_ln90_305_fu_11225_p1 = r_305_fu_11219_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_306_fu_11235_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14786 | assign zext_ln90_306_fu_11241_p1 = r_306_fu_11235_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_307_fu_11251_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14788 | assign zext_ln90_307_fu_11257_p1 = r_307_fu_11251_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_308_fu_11267_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14790 | assign zext_ln90_308_fu_11273_p1 = r_308_fu_11267_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14792:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_309_fu_11283_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14792 | assign zext_ln90_309_fu_11289_p1 = r_309_fu_11283_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14794:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_3207_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14794 | assign zext_ln90_30_fu_3213_p1 = r_30_fu_3207_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_310_fu_11299_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14796 | assign zext_ln90_310_fu_11305_p1 = r_310_fu_11299_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_311_fu_11315_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14798 | assign zext_ln90_311_fu_11321_p1 = r_311_fu_11315_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_312_fu_11331_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14800 | assign zext_ln90_312_fu_11337_p1 = r_312_fu_11331_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_313_fu_11347_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14802 | assign zext_ln90_313_fu_11353_p1 = r_313_fu_11347_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_314_fu_11363_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14804 | assign zext_ln90_314_fu_11369_p1 = r_314_fu_11363_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_315_fu_11379_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14806 | assign zext_ln90_315_fu_11385_p1 = r_315_fu_11379_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_316_fu_11395_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14808 | assign zext_ln90_316_fu_11401_p1 = r_316_fu_11395_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_317_fu_11411_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14810 | assign zext_ln90_317_fu_11417_p1 = r_317_fu_11411_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_318_fu_11427_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14812 | assign zext_ln90_318_fu_11433_p1 = r_318_fu_11427_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14814:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_319_fu_11443_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14814 | assign zext_ln90_319_fu_11449_p1 = r_319_fu_11443_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14816:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_3231_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14816 | assign zext_ln90_31_fu_3237_p1 = r_31_fu_3231_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_320_fu_11459_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14818 | assign zext_ln90_320_fu_11465_p1 = r_320_fu_11459_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_321_fu_11475_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14820 | assign zext_ln90_321_fu_11481_p1 = r_321_fu_11475_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_322_fu_11491_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14822 | assign zext_ln90_322_fu_11497_p1 = r_322_fu_11491_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_323_fu_11507_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14824 | assign zext_ln90_323_fu_11513_p1 = r_323_fu_11507_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_324_fu_11523_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14826 | assign zext_ln90_324_fu_11529_p1 = r_324_fu_11523_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_325_fu_11539_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14828 | assign zext_ln90_325_fu_11545_p1 = r_325_fu_11539_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_326_fu_11555_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14830 | assign zext_ln90_326_fu_11561_p1 = r_326_fu_11555_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_327_fu_11571_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14832 | assign zext_ln90_327_fu_11577_p1 = r_327_fu_11571_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_328_fu_11587_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14834 | assign zext_ln90_328_fu_11593_p1 = r_328_fu_11587_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14836:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_329_fu_11603_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14836 | assign zext_ln90_329_fu_11609_p1 = r_329_fu_11603_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14838:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_3255_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14838 | assign zext_ln90_32_fu_3261_p1 = r_32_fu_3255_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14840:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_330_fu_11619_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14840 | assign zext_ln90_330_fu_11625_p1 = r_330_fu_11619_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_331_fu_11635_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14842 | assign zext_ln90_331_fu_11641_p1 = r_331_fu_11635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_332_fu_11651_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14844 | assign zext_ln90_332_fu_11657_p1 = r_332_fu_11651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14846:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_333_fu_11667_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14846 | assign zext_ln90_333_fu_11673_p1 = r_333_fu_11667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_334_fu_11683_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14848 | assign zext_ln90_334_fu_11689_p1 = r_334_fu_11683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14850:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_335_fu_11699_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14850 | assign zext_ln90_335_fu_11705_p1 = r_335_fu_11699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14852:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_336_fu_11715_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14852 | assign zext_ln90_336_fu_11721_p1 = r_336_fu_11715_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14854:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_337_fu_11731_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14854 | assign zext_ln90_337_fu_11737_p1 = r_337_fu_11731_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14856:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_338_fu_11747_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14856 | assign zext_ln90_338_fu_11753_p1 = r_338_fu_11747_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14858:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_339_fu_11763_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14858 | assign zext_ln90_339_fu_11769_p1 = r_339_fu_11763_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14860:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_3279_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14860 | assign zext_ln90_33_fu_3285_p1 = r_33_fu_3279_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14862:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_340_fu_11779_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14862 | assign zext_ln90_340_fu_11785_p1 = r_340_fu_11779_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14864:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_341_fu_11795_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14864 | assign zext_ln90_341_fu_11801_p1 = r_341_fu_11795_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14866:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_342_fu_11811_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14866 | assign zext_ln90_342_fu_11817_p1 = r_342_fu_11811_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14868:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_343_fu_12405_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14868 | assign zext_ln90_343_fu_12411_p1 = r_343_fu_12405_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_344_fu_12421_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14870 | assign zext_ln90_344_fu_12427_p1 = r_344_fu_12421_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14872:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_345_fu_12437_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14872 | assign zext_ln90_345_fu_12443_p1 = r_345_fu_12437_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14874:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_346_fu_12453_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14874 | assign zext_ln90_346_fu_12459_p1 = r_346_fu_12453_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14876:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_347_fu_12469_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14876 | assign zext_ln90_347_fu_12475_p1 = r_347_fu_12469_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14878:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_348_fu_12485_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14878 | assign zext_ln90_348_fu_12491_p1 = r_348_fu_12485_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14880:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_349_fu_12501_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14880 | assign zext_ln90_349_fu_12507_p1 = r_349_fu_12501_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14882:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_3303_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14882 | assign zext_ln90_34_fu_3309_p1 = r_34_fu_3303_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14884:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_350_fu_12517_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14884 | assign zext_ln90_350_fu_12523_p1 = r_350_fu_12517_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14886:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_351_fu_12533_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14886 | assign zext_ln90_351_fu_12539_p1 = r_351_fu_12533_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14888:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_352_fu_12549_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14888 | assign zext_ln90_352_fu_12555_p1 = r_352_fu_12549_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14890:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_353_fu_12565_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14890 | assign zext_ln90_353_fu_12571_p1 = r_353_fu_12565_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14892:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_354_fu_12581_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14892 | assign zext_ln90_354_fu_12587_p1 = r_354_fu_12581_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14894:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_355_fu_12597_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14894 | assign zext_ln90_355_fu_12603_p1 = r_355_fu_12597_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14896:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_356_fu_12613_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14896 | assign zext_ln90_356_fu_12619_p1 = r_356_fu_12613_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14898:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_357_fu_12629_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14898 | assign zext_ln90_357_fu_12635_p1 = r_357_fu_12629_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14900:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_358_fu_12645_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14900 | assign zext_ln90_358_fu_12651_p1 = r_358_fu_12645_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14902:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_359_fu_12661_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14902 | assign zext_ln90_359_fu_12667_p1 = r_359_fu_12661_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14904:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_3327_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14904 | assign zext_ln90_35_fu_3333_p1 = r_35_fu_3327_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14906:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_360_fu_12677_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14906 | assign zext_ln90_360_fu_12683_p1 = r_360_fu_12677_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14908:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_361_fu_12693_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14908 | assign zext_ln90_361_fu_12699_p1 = r_361_fu_12693_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14910:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_362_fu_12709_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14910 | assign zext_ln90_362_fu_12715_p1 = r_362_fu_12709_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14912:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_363_fu_12725_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14912 | assign zext_ln90_363_fu_12731_p1 = r_363_fu_12725_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14914:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_364_fu_12741_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14914 | assign zext_ln90_364_fu_12747_p1 = r_364_fu_12741_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14916:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_365_fu_12757_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14916 | assign zext_ln90_365_fu_12763_p1 = r_365_fu_12757_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14918:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_366_fu_12773_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14918 | assign zext_ln90_366_fu_12779_p1 = r_366_fu_12773_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14920:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_367_fu_12789_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14920 | assign zext_ln90_367_fu_12795_p1 = r_367_fu_12789_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14922:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_368_fu_12805_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14922 | assign zext_ln90_368_fu_12811_p1 = r_368_fu_12805_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14924:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_369_fu_12821_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14924 | assign zext_ln90_369_fu_12827_p1 = r_369_fu_12821_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14926:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_3351_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14926 | assign zext_ln90_36_fu_3357_p1 = r_36_fu_3351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14928:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_370_fu_12837_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14928 | assign zext_ln90_370_fu_12843_p1 = r_370_fu_12837_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14930:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_371_fu_12853_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14930 | assign zext_ln90_371_fu_12859_p1 = r_371_fu_12853_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14932:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_372_fu_12869_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14932 | assign zext_ln90_372_fu_12875_p1 = r_372_fu_12869_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14934:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_373_fu_12885_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14934 | assign zext_ln90_373_fu_12891_p1 = r_373_fu_12885_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_374_fu_12901_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14936 | assign zext_ln90_374_fu_12907_p1 = r_374_fu_12901_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_375_fu_12917_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14938 | assign zext_ln90_375_fu_12923_p1 = r_375_fu_12917_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14940:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_376_fu_12933_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14940 | assign zext_ln90_376_fu_12939_p1 = r_376_fu_12933_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14942:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_377_fu_12949_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14942 | assign zext_ln90_377_fu_12955_p1 = r_377_fu_12949_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14944:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_378_fu_12965_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14944 | assign zext_ln90_378_fu_12971_p1 = r_378_fu_12965_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14946:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_379_fu_12981_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14946 | assign zext_ln90_379_fu_12987_p1 = r_379_fu_12981_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14948:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_3375_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14948 | assign zext_ln90_37_fu_3381_p1 = r_37_fu_3375_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14950:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_380_fu_12997_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14950 | assign zext_ln90_380_fu_13003_p1 = r_380_fu_12997_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14952:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_381_fu_13013_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14952 | assign zext_ln90_381_fu_13019_p1 = r_381_fu_13013_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14954:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_382_fu_13029_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14954 | assign zext_ln90_382_fu_13035_p1 = r_382_fu_13029_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14956:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_383_fu_13045_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14956 | assign zext_ln90_383_fu_13051_p1 = r_383_fu_13045_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_384_fu_13061_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14958 | assign zext_ln90_384_fu_13067_p1 = r_384_fu_13061_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_385_fu_13077_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14960 | assign zext_ln90_385_fu_13083_p1 = r_385_fu_13077_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14962:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_386_fu_13093_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14962 | assign zext_ln90_386_fu_13099_p1 = r_386_fu_13093_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14964:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_387_fu_13109_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14964 | assign zext_ln90_387_fu_13115_p1 = r_387_fu_13109_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14966:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_388_fu_13125_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14966 | assign zext_ln90_388_fu_13131_p1 = r_388_fu_13125_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14968:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_389_fu_13141_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14968 | assign zext_ln90_389_fu_13147_p1 = r_389_fu_13141_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14970:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_3399_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14970 | assign zext_ln90_38_fu_3405_p1 = r_38_fu_3399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14972:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_390_fu_13157_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14972 | assign zext_ln90_390_fu_13163_p1 = r_390_fu_13157_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14974:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_391_fu_13173_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14974 | assign zext_ln90_391_fu_13179_p1 = r_391_fu_13173_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14976:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_392_fu_13767_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14976 | assign zext_ln90_392_fu_13773_p1 = r_392_fu_13767_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14978:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_393_fu_13783_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14978 | assign zext_ln90_393_fu_13789_p1 = r_393_fu_13783_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_394_fu_13799_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14980 | assign zext_ln90_394_fu_13805_p1 = r_394_fu_13799_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_395_fu_13815_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14982 | assign zext_ln90_395_fu_13821_p1 = r_395_fu_13815_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14984:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_396_fu_13831_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14984 | assign zext_ln90_396_fu_13837_p1 = r_396_fu_13831_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14986:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_397_fu_13847_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14986 | assign zext_ln90_397_fu_13853_p1 = r_397_fu_13847_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14988:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_398_fu_13863_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14988 | assign zext_ln90_398_fu_13869_p1 = r_398_fu_13863_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14990:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_399_fu_13879_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14990 | assign zext_ln90_399_fu_13885_p1 = r_399_fu_13879_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14992:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_3423_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14992 | assign zext_ln90_39_fu_3429_p1 = r_39_fu_3423_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14994:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_2559_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14994 | assign zext_ln90_3_fu_2565_p1 = r_3_fu_2559_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14996:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_400_fu_13895_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14996 | assign zext_ln90_400_fu_13901_p1 = r_400_fu_13895_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:14998:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_401_fu_13911_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14998 | assign zext_ln90_401_fu_13917_p1 = r_401_fu_13911_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15000:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_402_fu_13927_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15000 | assign zext_ln90_402_fu_13933_p1 = r_402_fu_13927_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_403_fu_13943_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15002 | assign zext_ln90_403_fu_13949_p1 = r_403_fu_13943_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_404_fu_13959_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15004 | assign zext_ln90_404_fu_13965_p1 = r_404_fu_13959_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_405_fu_13975_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15006 | assign zext_ln90_405_fu_13981_p1 = r_405_fu_13975_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15008:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_406_fu_13991_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15008 | assign zext_ln90_406_fu_13997_p1 = r_406_fu_13991_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15010:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_407_fu_14007_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15010 | assign zext_ln90_407_fu_14013_p1 = r_407_fu_14007_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15012:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_408_fu_14023_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15012 | assign zext_ln90_408_fu_14029_p1 = r_408_fu_14023_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15014:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_409_fu_14039_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15014 | assign zext_ln90_409_fu_14045_p1 = r_409_fu_14039_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15016:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_3447_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15016 | assign zext_ln90_40_fu_3453_p1 = r_40_fu_3447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15018:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_410_fu_14055_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15018 | assign zext_ln90_410_fu_14061_p1 = r_410_fu_14055_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15020:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_411_fu_14071_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15020 | assign zext_ln90_411_fu_14077_p1 = r_411_fu_14071_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15022:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_412_fu_14087_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15022 | assign zext_ln90_412_fu_14093_p1 = r_412_fu_14087_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15024:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_413_fu_14103_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15024 | assign zext_ln90_413_fu_14109_p1 = r_413_fu_14103_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_414_fu_14119_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15026 | assign zext_ln90_414_fu_14125_p1 = r_414_fu_14119_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_415_fu_14135_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15028 | assign zext_ln90_415_fu_14141_p1 = r_415_fu_14135_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_416_fu_14151_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15030 | assign zext_ln90_416_fu_14157_p1 = r_416_fu_14151_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_417_fu_14167_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15032 | assign zext_ln90_417_fu_14173_p1 = r_417_fu_14167_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15034:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_418_fu_14183_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15034 | assign zext_ln90_418_fu_14189_p1 = r_418_fu_14183_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_419_fu_14199_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15036 | assign zext_ln90_419_fu_14205_p1 = r_419_fu_14199_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15038:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_3471_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15038 | assign zext_ln90_41_fu_3477_p1 = r_41_fu_3471_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_420_fu_14215_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15040 | assign zext_ln90_420_fu_14221_p1 = r_420_fu_14215_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_421_fu_14231_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15042 | assign zext_ln90_421_fu_14237_p1 = r_421_fu_14231_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15044:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_422_fu_14247_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15044 | assign zext_ln90_422_fu_14253_p1 = r_422_fu_14247_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_423_fu_14263_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15046 | assign zext_ln90_423_fu_14269_p1 = r_423_fu_14263_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_424_fu_14279_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15048 | assign zext_ln90_424_fu_14285_p1 = r_424_fu_14279_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_425_fu_14295_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15050 | assign zext_ln90_425_fu_14301_p1 = r_425_fu_14295_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_426_fu_14311_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15052 | assign zext_ln90_426_fu_14317_p1 = r_426_fu_14311_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_427_fu_14327_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15054 | assign zext_ln90_427_fu_14333_p1 = r_427_fu_14327_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_428_fu_14343_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15056 | assign zext_ln90_428_fu_14349_p1 = r_428_fu_14343_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15058:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_429_fu_14359_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15058 | assign zext_ln90_429_fu_14365_p1 = r_429_fu_14359_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15060:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_3495_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15060 | assign zext_ln90_42_fu_3501_p1 = r_42_fu_3495_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15062:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_430_fu_14375_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15062 | assign zext_ln90_430_fu_14381_p1 = r_430_fu_14375_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_431_fu_14391_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15064 | assign zext_ln90_431_fu_14397_p1 = r_431_fu_14391_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15066:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_432_fu_14407_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15066 | assign zext_ln90_432_fu_14413_p1 = r_432_fu_14407_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_433_fu_14423_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15068 | assign zext_ln90_433_fu_14429_p1 = r_433_fu_14423_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_434_fu_14439_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15070 | assign zext_ln90_434_fu_14445_p1 = r_434_fu_14439_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_435_fu_14455_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15072 | assign zext_ln90_435_fu_14461_p1 = r_435_fu_14455_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_436_fu_14471_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15074 | assign zext_ln90_436_fu_14477_p1 = r_436_fu_14471_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_437_fu_14487_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15076 | assign zext_ln90_437_fu_14493_p1 = r_437_fu_14487_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_438_fu_14503_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15078 | assign zext_ln90_438_fu_14509_p1 = r_438_fu_14503_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_439_fu_14519_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15080 | assign zext_ln90_439_fu_14525_p1 = r_439_fu_14519_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15082:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_3519_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15082 | assign zext_ln90_43_fu_3525_p1 = r_43_fu_3519_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_440_fu_14535_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15084 | assign zext_ln90_440_fu_14541_p1 = r_440_fu_14535_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_441_fu_15129_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15086 | assign zext_ln90_441_fu_15135_p1 = r_441_fu_15129_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15088:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_442_fu_15145_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15088 | assign zext_ln90_442_fu_15151_p1 = r_442_fu_15145_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_443_fu_15161_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15090 | assign zext_ln90_443_fu_15167_p1 = r_443_fu_15161_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_444_fu_15177_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15092 | assign zext_ln90_444_fu_15183_p1 = r_444_fu_15177_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_445_fu_15193_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15094 | assign zext_ln90_445_fu_15199_p1 = r_445_fu_15193_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_446_fu_15209_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15096 | assign zext_ln90_446_fu_15215_p1 = r_446_fu_15209_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_447_fu_15225_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15098 | assign zext_ln90_447_fu_15231_p1 = r_447_fu_15225_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_448_fu_15241_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15100 | assign zext_ln90_448_fu_15247_p1 = r_448_fu_15241_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_449_fu_15257_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15102 | assign zext_ln90_449_fu_15263_p1 = r_449_fu_15257_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15104:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_3543_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15104 | assign zext_ln90_44_fu_3549_p1 = r_44_fu_3543_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15106:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_450_fu_15273_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15106 | assign zext_ln90_450_fu_15279_p1 = r_450_fu_15273_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_451_fu_15289_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15108 | assign zext_ln90_451_fu_15295_p1 = r_451_fu_15289_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15110:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_452_fu_15305_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15110 | assign zext_ln90_452_fu_15311_p1 = r_452_fu_15305_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_453_fu_15321_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15112 | assign zext_ln90_453_fu_15327_p1 = r_453_fu_15321_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_454_fu_15337_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15114 | assign zext_ln90_454_fu_15343_p1 = r_454_fu_15337_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_455_fu_15353_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15116 | assign zext_ln90_455_fu_15359_p1 = r_455_fu_15353_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15118:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_456_fu_15369_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15118 | assign zext_ln90_456_fu_15375_p1 = r_456_fu_15369_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_457_fu_15385_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15120 | assign zext_ln90_457_fu_15391_p1 = r_457_fu_15385_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_458_fu_15401_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15122 | assign zext_ln90_458_fu_15407_p1 = r_458_fu_15401_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_459_fu_15417_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15124 | assign zext_ln90_459_fu_15423_p1 = r_459_fu_15417_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15126:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_3567_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15126 | assign zext_ln90_45_fu_3573_p1 = r_45_fu_3567_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15128:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_460_fu_15433_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15128 | assign zext_ln90_460_fu_15439_p1 = r_460_fu_15433_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_461_fu_15449_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15130 | assign zext_ln90_461_fu_15455_p1 = r_461_fu_15449_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_462_fu_15465_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15132 | assign zext_ln90_462_fu_15471_p1 = r_462_fu_15465_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_463_fu_15481_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15134 | assign zext_ln90_463_fu_15487_p1 = r_463_fu_15481_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_464_fu_15497_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15136 | assign zext_ln90_464_fu_15503_p1 = r_464_fu_15497_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_465_fu_15513_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15138 | assign zext_ln90_465_fu_15519_p1 = r_465_fu_15513_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15140:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_466_fu_15529_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15140 | assign zext_ln90_466_fu_15535_p1 = r_466_fu_15529_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_467_fu_15545_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15142 | assign zext_ln90_467_fu_15551_p1 = r_467_fu_15545_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_468_fu_15561_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15144 | assign zext_ln90_468_fu_15567_p1 = r_468_fu_15561_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_469_fu_15577_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15146 | assign zext_ln90_469_fu_15583_p1 = r_469_fu_15577_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15148:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_3591_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15148 | assign zext_ln90_46_fu_3597_p1 = r_46_fu_3591_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15150:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_470_fu_15593_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15150 | assign zext_ln90_470_fu_15599_p1 = r_470_fu_15593_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_471_fu_15609_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15152 | assign zext_ln90_471_fu_15615_p1 = r_471_fu_15609_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_472_fu_15625_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15154 | assign zext_ln90_472_fu_15631_p1 = r_472_fu_15625_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_473_fu_15641_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15156 | assign zext_ln90_473_fu_15647_p1 = r_473_fu_15641_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_474_fu_15657_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15158 | assign zext_ln90_474_fu_15663_p1 = r_474_fu_15657_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_475_fu_15673_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15160 | assign zext_ln90_475_fu_15679_p1 = r_475_fu_15673_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15162:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_476_fu_15689_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15162 | assign zext_ln90_476_fu_15695_p1 = r_476_fu_15689_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_477_fu_15705_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15164 | assign zext_ln90_477_fu_15711_p1 = r_477_fu_15705_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_478_fu_15721_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15166 | assign zext_ln90_478_fu_15727_p1 = r_478_fu_15721_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_479_fu_15737_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15168 | assign zext_ln90_479_fu_15743_p1 = r_479_fu_15737_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15170:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_3615_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15170 | assign zext_ln90_47_fu_3621_p1 = r_47_fu_3615_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15172:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_480_fu_15753_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15172 | assign zext_ln90_480_fu_15759_p1 = r_480_fu_15753_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_481_fu_15769_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15174 | assign zext_ln90_481_fu_15775_p1 = r_481_fu_15769_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_482_fu_15785_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15176 | assign zext_ln90_482_fu_15791_p1 = r_482_fu_15785_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_483_fu_15801_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15178 | assign zext_ln90_483_fu_15807_p1 = r_483_fu_15801_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_484_fu_15817_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15180 | assign zext_ln90_484_fu_15823_p1 = r_484_fu_15817_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_485_fu_15833_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15182 | assign zext_ln90_485_fu_15839_p1 = r_485_fu_15833_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_486_fu_15849_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15184 | assign zext_ln90_486_fu_15855_p1 = r_486_fu_15849_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_487_fu_15865_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15186 | assign zext_ln90_487_fu_15871_p1 = r_487_fu_15865_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_488_fu_15881_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15188 | assign zext_ln90_488_fu_15887_p1 = r_488_fu_15881_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_489_fu_15897_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15190 | assign zext_ln90_489_fu_15903_p1 = r_489_fu_15897_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15192:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_3639_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15192 | assign zext_ln90_48_fu_3645_p1 = r_48_fu_3639_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15194:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_490_fu_16491_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15194 | assign zext_ln90_490_fu_16497_p1 = r_490_fu_16491_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_491_fu_16507_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15196 | assign zext_ln90_491_fu_16513_p1 = r_491_fu_16507_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_492_fu_16523_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15198 | assign zext_ln90_492_fu_16529_p1 = r_492_fu_16523_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_493_fu_16539_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15200 | assign zext_ln90_493_fu_16545_p1 = r_493_fu_16539_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_494_fu_16555_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15202 | assign zext_ln90_494_fu_16561_p1 = r_494_fu_16555_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_495_fu_16571_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15204 | assign zext_ln90_495_fu_16577_p1 = r_495_fu_16571_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15206:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_496_fu_16587_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15206 | assign zext_ln90_496_fu_16593_p1 = r_496_fu_16587_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15208:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_497_fu_16603_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15208 | assign zext_ln90_497_fu_16609_p1 = r_497_fu_16603_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_498_fu_16619_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15210 | assign zext_ln90_498_fu_16625_p1 = r_498_fu_16619_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15212:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_499_fu_16635_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15212 | assign zext_ln90_499_fu_16641_p1 = r_499_fu_16635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15214:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_4233_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15214 | assign zext_ln90_49_fu_4239_p1 = r_49_fu_4233_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15216:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_2583_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15216 | assign zext_ln90_4_fu_2589_p1 = r_4_fu_2583_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_500_fu_16651_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15218 | assign zext_ln90_500_fu_16657_p1 = r_500_fu_16651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_501_fu_16667_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15220 | assign zext_ln90_501_fu_16673_p1 = r_501_fu_16667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_502_fu_16683_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15222 | assign zext_ln90_502_fu_16689_p1 = r_502_fu_16683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_503_fu_16699_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15224 | assign zext_ln90_503_fu_16705_p1 = r_503_fu_16699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_504_fu_16715_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15226 | assign zext_ln90_504_fu_16721_p1 = r_504_fu_16715_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15228:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_505_fu_16731_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15228 | assign zext_ln90_505_fu_16737_p1 = r_505_fu_16731_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15230:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_506_fu_16747_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15230 | assign zext_ln90_506_fu_16753_p1 = r_506_fu_16747_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15232:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_507_fu_16763_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15232 | assign zext_ln90_507_fu_16769_p1 = r_507_fu_16763_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15234:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_508_fu_16779_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15234 | assign zext_ln90_508_fu_16785_p1 = r_508_fu_16779_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15236:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_509_fu_16795_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15236 | assign zext_ln90_509_fu_16801_p1 = r_509_fu_16795_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15238:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_4249_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15238 | assign zext_ln90_50_fu_4255_p1 = r_50_fu_4249_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15240:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_510_fu_16811_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15240 | assign zext_ln90_510_fu_16817_p1 = r_510_fu_16811_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15242:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_511_fu_16827_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15242 | assign zext_ln90_511_fu_16833_p1 = r_511_fu_16827_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15244:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_512_fu_16843_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15244 | assign zext_ln90_512_fu_16849_p1 = r_512_fu_16843_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15246:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_513_fu_16859_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15246 | assign zext_ln90_513_fu_16865_p1 = r_513_fu_16859_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_514_fu_16875_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15248 | assign zext_ln90_514_fu_16881_p1 = r_514_fu_16875_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15250:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_515_fu_16891_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15250 | assign zext_ln90_515_fu_16897_p1 = r_515_fu_16891_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15252:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_516_fu_16907_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15252 | assign zext_ln90_516_fu_16913_p1 = r_516_fu_16907_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15254:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_517_fu_16923_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15254 | assign zext_ln90_517_fu_16929_p1 = r_517_fu_16923_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15256:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_518_fu_16939_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15256 | assign zext_ln90_518_fu_16945_p1 = r_518_fu_16939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15258:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_519_fu_16955_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15258 | assign zext_ln90_519_fu_16961_p1 = r_519_fu_16955_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15260:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_4265_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15260 | assign zext_ln90_51_fu_4271_p1 = r_51_fu_4265_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15262:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_520_fu_16971_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15262 | assign zext_ln90_520_fu_16977_p1 = r_520_fu_16971_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15264:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_521_fu_16987_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15264 | assign zext_ln90_521_fu_16993_p1 = r_521_fu_16987_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15266:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_522_fu_17003_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15266 | assign zext_ln90_522_fu_17009_p1 = r_522_fu_17003_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15268:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_523_fu_17019_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15268 | assign zext_ln90_523_fu_17025_p1 = r_523_fu_17019_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_524_fu_17035_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15270 | assign zext_ln90_524_fu_17041_p1 = r_524_fu_17035_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15272:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_525_fu_17051_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15272 | assign zext_ln90_525_fu_17057_p1 = r_525_fu_17051_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15274:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_526_fu_17067_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15274 | assign zext_ln90_526_fu_17073_p1 = r_526_fu_17067_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15276:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_527_fu_17083_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15276 | assign zext_ln90_527_fu_17089_p1 = r_527_fu_17083_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15278:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_528_fu_17099_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15278 | assign zext_ln90_528_fu_17105_p1 = r_528_fu_17099_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15280:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_529_fu_17115_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15280 | assign zext_ln90_529_fu_17121_p1 = r_529_fu_17115_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15282:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_4281_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15282 | assign zext_ln90_52_fu_4287_p1 = r_52_fu_4281_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15284:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_530_fu_17131_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15284 | assign zext_ln90_530_fu_17137_p1 = r_530_fu_17131_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15286:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_531_fu_17147_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15286 | assign zext_ln90_531_fu_17153_p1 = r_531_fu_17147_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15288:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_532_fu_17163_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15288 | assign zext_ln90_532_fu_17169_p1 = r_532_fu_17163_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15290:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_533_fu_17179_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15290 | assign zext_ln90_533_fu_17185_p1 = r_533_fu_17179_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_534_fu_17195_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15292 | assign zext_ln90_534_fu_17201_p1 = r_534_fu_17195_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15294:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_535_fu_17211_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15294 | assign zext_ln90_535_fu_17217_p1 = r_535_fu_17211_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15296:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_536_fu_17227_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15296 | assign zext_ln90_536_fu_17233_p1 = r_536_fu_17227_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15298:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_537_fu_17243_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15298 | assign zext_ln90_537_fu_17249_p1 = r_537_fu_17243_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15300:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_538_fu_17259_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15300 | assign zext_ln90_538_fu_17265_p1 = r_538_fu_17259_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15302:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_539_fu_17853_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15302 | assign zext_ln90_539_fu_17859_p1 = r_539_fu_17853_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15304:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_4297_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15304 | assign zext_ln90_53_fu_4303_p1 = r_53_fu_4297_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15306:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_540_fu_17869_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15306 | assign zext_ln90_540_fu_17875_p1 = r_540_fu_17869_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15308:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_541_fu_17885_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15308 | assign zext_ln90_541_fu_17891_p1 = r_541_fu_17885_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15310:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_542_fu_17901_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15310 | assign zext_ln90_542_fu_17907_p1 = r_542_fu_17901_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15312:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_543_fu_17917_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15312 | assign zext_ln90_543_fu_17923_p1 = r_543_fu_17917_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_544_fu_17933_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15314 | assign zext_ln90_544_fu_17939_p1 = r_544_fu_17933_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15316:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_545_fu_17949_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15316 | assign zext_ln90_545_fu_17955_p1 = r_545_fu_17949_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15318:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_546_fu_17965_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15318 | assign zext_ln90_546_fu_17971_p1 = r_546_fu_17965_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15320:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_547_fu_17981_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15320 | assign zext_ln90_547_fu_17987_p1 = r_547_fu_17981_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15322:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_548_fu_17997_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15322 | assign zext_ln90_548_fu_18003_p1 = r_548_fu_17997_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15324:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_549_fu_18013_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15324 | assign zext_ln90_549_fu_18019_p1 = r_549_fu_18013_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15326:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_4313_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15326 | assign zext_ln90_54_fu_4319_p1 = r_54_fu_4313_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15328:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_550_fu_18029_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15328 | assign zext_ln90_550_fu_18035_p1 = r_550_fu_18029_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15330:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_551_fu_18045_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15330 | assign zext_ln90_551_fu_18051_p1 = r_551_fu_18045_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15332:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_552_fu_18061_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15332 | assign zext_ln90_552_fu_18067_p1 = r_552_fu_18061_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15334:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_553_fu_18077_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15334 | assign zext_ln90_553_fu_18083_p1 = r_553_fu_18077_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_554_fu_18093_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15336 | assign zext_ln90_554_fu_18099_p1 = r_554_fu_18093_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15338:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_555_fu_18109_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15338 | assign zext_ln90_555_fu_18115_p1 = r_555_fu_18109_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15340:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_556_fu_18125_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15340 | assign zext_ln90_556_fu_18131_p1 = r_556_fu_18125_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15342:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_557_fu_18141_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15342 | assign zext_ln90_557_fu_18147_p1 = r_557_fu_18141_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15344:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_558_fu_18157_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15344 | assign zext_ln90_558_fu_18163_p1 = r_558_fu_18157_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15346:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_559_fu_18173_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15346 | assign zext_ln90_559_fu_18179_p1 = r_559_fu_18173_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15348:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_4329_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15348 | assign zext_ln90_55_fu_4335_p1 = r_55_fu_4329_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15350:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_560_fu_18189_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15350 | assign zext_ln90_560_fu_18195_p1 = r_560_fu_18189_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15352:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_561_fu_18205_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15352 | assign zext_ln90_561_fu_18211_p1 = r_561_fu_18205_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15354:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_562_fu_18221_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15354 | assign zext_ln90_562_fu_18227_p1 = r_562_fu_18221_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15356:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_563_fu_18237_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15356 | assign zext_ln90_563_fu_18243_p1 = r_563_fu_18237_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15358:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_564_fu_18253_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15358 | assign zext_ln90_564_fu_18259_p1 = r_564_fu_18253_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15360:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_565_fu_18269_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15360 | assign zext_ln90_565_fu_18275_p1 = r_565_fu_18269_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15362:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_566_fu_18285_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15362 | assign zext_ln90_566_fu_18291_p1 = r_566_fu_18285_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15364:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_567_fu_18301_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15364 | assign zext_ln90_567_fu_18307_p1 = r_567_fu_18301_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15366:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_568_fu_18317_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15366 | assign zext_ln90_568_fu_18323_p1 = r_568_fu_18317_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15368:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_569_fu_18333_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15368 | assign zext_ln90_569_fu_18339_p1 = r_569_fu_18333_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15370:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_4345_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15370 | assign zext_ln90_56_fu_4351_p1 = r_56_fu_4345_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15372:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_570_fu_18349_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15372 | assign zext_ln90_570_fu_18355_p1 = r_570_fu_18349_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15374:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_571_fu_18365_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15374 | assign zext_ln90_571_fu_18371_p1 = r_571_fu_18365_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15376:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_572_fu_18381_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15376 | assign zext_ln90_572_fu_18387_p1 = r_572_fu_18381_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15378:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_573_fu_18397_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15378 | assign zext_ln90_573_fu_18403_p1 = r_573_fu_18397_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15380:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_574_fu_18413_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15380 | assign zext_ln90_574_fu_18419_p1 = r_574_fu_18413_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_575_fu_18429_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15382 | assign zext_ln90_575_fu_18435_p1 = r_575_fu_18429_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15384:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_576_fu_18445_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15384 | assign zext_ln90_576_fu_18451_p1 = r_576_fu_18445_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15386:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_577_fu_18461_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15386 | assign zext_ln90_577_fu_18467_p1 = r_577_fu_18461_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15388:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_578_fu_18477_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15388 | assign zext_ln90_578_fu_18483_p1 = r_578_fu_18477_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15390:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_579_fu_18493_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15390 | assign zext_ln90_579_fu_18499_p1 = r_579_fu_18493_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15392:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_4361_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15392 | assign zext_ln90_57_fu_4367_p1 = r_57_fu_4361_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15394:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_580_fu_18509_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15394 | assign zext_ln90_580_fu_18515_p1 = r_580_fu_18509_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15396:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_581_fu_18525_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15396 | assign zext_ln90_581_fu_18531_p1 = r_581_fu_18525_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15398:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_582_fu_18541_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15398 | assign zext_ln90_582_fu_18547_p1 = r_582_fu_18541_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15400:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_583_fu_18557_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15400 | assign zext_ln90_583_fu_18563_p1 = r_583_fu_18557_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15402:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_584_fu_18573_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15402 | assign zext_ln90_584_fu_18579_p1 = r_584_fu_18573_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_585_fu_18589_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15404 | assign zext_ln90_585_fu_18595_p1 = r_585_fu_18589_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15406:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_586_fu_18605_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15406 | assign zext_ln90_586_fu_18611_p1 = r_586_fu_18605_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15408:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_587_fu_18621_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15408 | assign zext_ln90_587_fu_18627_p1 = r_587_fu_18621_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15410:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_588_fu_19215_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15410 | assign zext_ln90_588_fu_19221_p1 = r_588_fu_19215_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15412:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_589_fu_19231_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15412 | assign zext_ln90_589_fu_19237_p1 = r_589_fu_19231_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15414:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_4377_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15414 | assign zext_ln90_58_fu_4383_p1 = r_58_fu_4377_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15416:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_590_fu_19247_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15416 | assign zext_ln90_590_fu_19253_p1 = r_590_fu_19247_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15418:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_591_fu_19263_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15418 | assign zext_ln90_591_fu_19269_p1 = r_591_fu_19263_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15420:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_592_fu_19279_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15420 | assign zext_ln90_592_fu_19285_p1 = r_592_fu_19279_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15422:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_593_fu_19295_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15422 | assign zext_ln90_593_fu_19301_p1 = r_593_fu_19295_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15424:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_594_fu_19311_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15424 | assign zext_ln90_594_fu_19317_p1 = r_594_fu_19311_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15426:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_595_fu_19327_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15426 | assign zext_ln90_595_fu_19333_p1 = r_595_fu_19327_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15428:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_596_fu_19343_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15428 | assign zext_ln90_596_fu_19349_p1 = r_596_fu_19343_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15430:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_597_fu_19359_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15430 | assign zext_ln90_597_fu_19365_p1 = r_597_fu_19359_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15432:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_598_fu_19375_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15432 | assign zext_ln90_598_fu_19381_p1 = r_598_fu_19375_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15434:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_599_fu_19391_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15434 | assign zext_ln90_599_fu_19397_p1 = r_599_fu_19391_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15436:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_4393_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15436 | assign zext_ln90_59_fu_4399_p1 = r_59_fu_4393_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15438:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_2607_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15438 | assign zext_ln90_5_fu_2613_p1 = r_5_fu_2607_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15440:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_600_fu_19407_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15440 | assign zext_ln90_600_fu_19413_p1 = r_600_fu_19407_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15442:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_601_fu_19423_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15442 | assign zext_ln90_601_fu_19429_p1 = r_601_fu_19423_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15444:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_602_fu_19439_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15444 | assign zext_ln90_602_fu_19445_p1 = r_602_fu_19439_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15446:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_603_fu_19455_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15446 | assign zext_ln90_603_fu_19461_p1 = r_603_fu_19455_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15448:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_604_fu_19471_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15448 | assign zext_ln90_604_fu_19477_p1 = r_604_fu_19471_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15450:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_605_fu_19487_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15450 | assign zext_ln90_605_fu_19493_p1 = r_605_fu_19487_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15452:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_606_fu_19503_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15452 | assign zext_ln90_606_fu_19509_p1 = r_606_fu_19503_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15454:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_607_fu_19519_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15454 | assign zext_ln90_607_fu_19525_p1 = r_607_fu_19519_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15456:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_608_fu_19535_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15456 | assign zext_ln90_608_fu_19541_p1 = r_608_fu_19535_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15458:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_609_fu_19551_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15458 | assign zext_ln90_609_fu_19557_p1 = r_609_fu_19551_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15460:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_4409_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15460 | assign zext_ln90_60_fu_4415_p1 = r_60_fu_4409_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15462:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_610_fu_19567_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15462 | assign zext_ln90_610_fu_19573_p1 = r_610_fu_19567_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15464:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_611_fu_19583_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15464 | assign zext_ln90_611_fu_19589_p1 = r_611_fu_19583_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15466:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_612_fu_19599_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15466 | assign zext_ln90_612_fu_19605_p1 = r_612_fu_19599_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15468:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_613_fu_19615_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15468 | assign zext_ln90_613_fu_19621_p1 = r_613_fu_19615_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15470:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_614_fu_19631_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15470 | assign zext_ln90_614_fu_19637_p1 = r_614_fu_19631_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15472:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_615_fu_19647_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15472 | assign zext_ln90_615_fu_19653_p1 = r_615_fu_19647_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15474:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_616_fu_19663_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15474 | assign zext_ln90_616_fu_19669_p1 = r_616_fu_19663_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15476:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_617_fu_19679_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15476 | assign zext_ln90_617_fu_19685_p1 = r_617_fu_19679_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15478:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_618_fu_19695_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15478 | assign zext_ln90_618_fu_19701_p1 = r_618_fu_19695_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15480:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_619_fu_19711_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15480 | assign zext_ln90_619_fu_19717_p1 = r_619_fu_19711_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15482:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_4425_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15482 | assign zext_ln90_61_fu_4431_p1 = r_61_fu_4425_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15484:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_620_fu_19727_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15484 | assign zext_ln90_620_fu_19733_p1 = r_620_fu_19727_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15486:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_621_fu_19743_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15486 | assign zext_ln90_621_fu_19749_p1 = r_621_fu_19743_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15488:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_622_fu_19759_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15488 | assign zext_ln90_622_fu_19765_p1 = r_622_fu_19759_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15490:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_623_fu_19775_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15490 | assign zext_ln90_623_fu_19781_p1 = r_623_fu_19775_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15492:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_624_fu_19791_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15492 | assign zext_ln90_624_fu_19797_p1 = r_624_fu_19791_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15494:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_625_fu_19807_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15494 | assign zext_ln90_625_fu_19813_p1 = r_625_fu_19807_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15496:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_626_fu_19823_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15496 | assign zext_ln90_626_fu_19829_p1 = r_626_fu_19823_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15498:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_627_fu_19839_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15498 | assign zext_ln90_627_fu_19845_p1 = r_627_fu_19839_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15500:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_628_fu_19855_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15500 | assign zext_ln90_628_fu_19861_p1 = r_628_fu_19855_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15502:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_629_fu_19871_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15502 | assign zext_ln90_629_fu_19877_p1 = r_629_fu_19871_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15504:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_4441_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15504 | assign zext_ln90_62_fu_4447_p1 = r_62_fu_4441_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15506:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_630_fu_19887_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15506 | assign zext_ln90_630_fu_19893_p1 = r_630_fu_19887_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15508:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_631_fu_19903_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15508 | assign zext_ln90_631_fu_19909_p1 = r_631_fu_19903_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15510:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_632_fu_19919_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15510 | assign zext_ln90_632_fu_19925_p1 = r_632_fu_19919_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15512:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_633_fu_19935_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15512 | assign zext_ln90_633_fu_19941_p1 = r_633_fu_19935_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15514:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_634_fu_19951_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15514 | assign zext_ln90_634_fu_19957_p1 = r_634_fu_19951_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15516:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_635_fu_19967_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15516 | assign zext_ln90_635_fu_19973_p1 = r_635_fu_19967_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15518:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_636_fu_19983_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15518 | assign zext_ln90_636_fu_19989_p1 = r_636_fu_19983_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15520:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_637_fu_20577_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15520 | assign zext_ln90_637_fu_20583_p1 = r_637_fu_20577_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15522:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_638_fu_20593_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15522 | assign zext_ln90_638_fu_20599_p1 = r_638_fu_20593_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15524:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_639_fu_20609_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15524 | assign zext_ln90_639_fu_20615_p1 = r_639_fu_20609_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15526:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_4457_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15526 | assign zext_ln90_63_fu_4463_p1 = r_63_fu_4457_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15528:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_640_fu_20625_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15528 | assign zext_ln90_640_fu_20631_p1 = r_640_fu_20625_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_641_fu_20641_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15530 | assign zext_ln90_641_fu_20647_p1 = r_641_fu_20641_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_642_fu_20657_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15532 | assign zext_ln90_642_fu_20663_p1 = r_642_fu_20657_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_643_fu_20673_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15534 | assign zext_ln90_643_fu_20679_p1 = r_643_fu_20673_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_644_fu_20689_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15536 | assign zext_ln90_644_fu_20695_p1 = r_644_fu_20689_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15538:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_645_fu_20705_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15538 | assign zext_ln90_645_fu_20711_p1 = r_645_fu_20705_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_646_fu_20721_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15540 | assign zext_ln90_646_fu_20727_p1 = r_646_fu_20721_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15542:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_647_fu_20737_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15542 | assign zext_ln90_647_fu_20743_p1 = r_647_fu_20737_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15544:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_648_fu_20753_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15544 | assign zext_ln90_648_fu_20759_p1 = r_648_fu_20753_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15546:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_649_fu_20769_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15546 | assign zext_ln90_649_fu_20775_p1 = r_649_fu_20769_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15548:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_64_fu_4473_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15548 | assign zext_ln90_64_fu_4479_p1 = r_64_fu_4473_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15550:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_650_fu_20785_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15550 | assign zext_ln90_650_fu_20791_p1 = r_650_fu_20785_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_651_fu_20801_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15552 | assign zext_ln90_651_fu_20807_p1 = r_651_fu_20801_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_652_fu_20817_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15554 | assign zext_ln90_652_fu_20823_p1 = r_652_fu_20817_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_653_fu_20833_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15556 | assign zext_ln90_653_fu_20839_p1 = r_653_fu_20833_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_654_fu_20849_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15558 | assign zext_ln90_654_fu_20855_p1 = r_654_fu_20849_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_655_fu_20865_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15560 | assign zext_ln90_655_fu_20871_p1 = r_655_fu_20865_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_656_fu_20881_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15562 | assign zext_ln90_656_fu_20887_p1 = r_656_fu_20881_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15564:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_657_fu_20897_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15564 | assign zext_ln90_657_fu_20903_p1 = r_657_fu_20897_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_658_fu_20913_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15566 | assign zext_ln90_658_fu_20919_p1 = r_658_fu_20913_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15568:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_659_fu_20929_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15568 | assign zext_ln90_659_fu_20935_p1 = r_659_fu_20929_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15570:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_65_fu_4489_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15570 | assign zext_ln90_65_fu_4495_p1 = r_65_fu_4489_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15572:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_660_fu_20945_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15572 | assign zext_ln90_660_fu_20951_p1 = r_660_fu_20945_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_661_fu_20961_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15574 | assign zext_ln90_661_fu_20967_p1 = r_661_fu_20961_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_662_fu_20977_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15576 | assign zext_ln90_662_fu_20983_p1 = r_662_fu_20977_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_663_fu_20993_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15578 | assign zext_ln90_663_fu_20999_p1 = r_663_fu_20993_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_664_fu_21009_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15580 | assign zext_ln90_664_fu_21015_p1 = r_664_fu_21009_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_665_fu_21025_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15582 | assign zext_ln90_665_fu_21031_p1 = r_665_fu_21025_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_666_fu_21041_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15584 | assign zext_ln90_666_fu_21047_p1 = r_666_fu_21041_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15586:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_667_fu_21057_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15586 | assign zext_ln90_667_fu_21063_p1 = r_667_fu_21057_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15588:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_668_fu_21073_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15588 | assign zext_ln90_668_fu_21079_p1 = r_668_fu_21073_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15590:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_669_fu_21089_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15590 | assign zext_ln90_669_fu_21095_p1 = r_669_fu_21089_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15592:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_66_fu_4505_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15592 | assign zext_ln90_66_fu_4511_p1 = r_66_fu_4505_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15594:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_670_fu_21105_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15594 | assign zext_ln90_670_fu_21111_p1 = r_670_fu_21105_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_671_fu_21121_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15596 | assign zext_ln90_671_fu_21127_p1 = r_671_fu_21121_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_672_fu_21137_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15598 | assign zext_ln90_672_fu_21143_p1 = r_672_fu_21137_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_673_fu_21153_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15600 | assign zext_ln90_673_fu_21159_p1 = r_673_fu_21153_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_674_fu_21169_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15602 | assign zext_ln90_674_fu_21175_p1 = r_674_fu_21169_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15604:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_675_fu_21185_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15604 | assign zext_ln90_675_fu_21191_p1 = r_675_fu_21185_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15606:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_676_fu_21201_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15606 | assign zext_ln90_676_fu_21207_p1 = r_676_fu_21201_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15608:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_677_fu_21217_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15608 | assign zext_ln90_677_fu_21223_p1 = r_677_fu_21217_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15610:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_678_fu_21233_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15610 | assign zext_ln90_678_fu_21239_p1 = r_678_fu_21233_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15612:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_679_fu_21249_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15612 | assign zext_ln90_679_fu_21255_p1 = r_679_fu_21249_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15614:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_67_fu_4521_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15614 | assign zext_ln90_67_fu_4527_p1 = r_67_fu_4521_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15616:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_680_fu_21265_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15616 | assign zext_ln90_680_fu_21271_p1 = r_680_fu_21265_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15618:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_681_fu_21281_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15618 | assign zext_ln90_681_fu_21287_p1 = r_681_fu_21281_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15620:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_682_fu_21297_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15620 | assign zext_ln90_682_fu_21303_p1 = r_682_fu_21297_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15622:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_683_fu_21313_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15622 | assign zext_ln90_683_fu_21319_p1 = r_683_fu_21313_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15624:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_684_fu_21329_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15624 | assign zext_ln90_684_fu_21335_p1 = r_684_fu_21329_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15626:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_685_fu_21345_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15626 | assign zext_ln90_685_fu_21351_p1 = r_685_fu_21345_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15628:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_686_fu_21939_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15628 | assign zext_ln90_686_fu_21945_p1 = r_686_fu_21939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15630:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_687_fu_21955_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15630 | assign zext_ln90_687_fu_21961_p1 = r_687_fu_21955_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15632:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_688_fu_21971_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15632 | assign zext_ln90_688_fu_21977_p1 = r_688_fu_21971_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15634:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_689_fu_21987_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15634 | assign zext_ln90_689_fu_21993_p1 = r_689_fu_21987_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15636:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_68_fu_4537_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15636 | assign zext_ln90_68_fu_4543_p1 = r_68_fu_4537_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15638:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_690_fu_22003_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15638 | assign zext_ln90_690_fu_22009_p1 = r_690_fu_22003_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15640:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_691_fu_22019_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15640 | assign zext_ln90_691_fu_22025_p1 = r_691_fu_22019_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15642:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_692_fu_22035_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15642 | assign zext_ln90_692_fu_22041_p1 = r_692_fu_22035_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15644:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_693_fu_22051_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15644 | assign zext_ln90_693_fu_22057_p1 = r_693_fu_22051_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15646:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_694_fu_22067_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15646 | assign zext_ln90_694_fu_22073_p1 = r_694_fu_22067_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15648:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_695_fu_22083_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15648 | assign zext_ln90_695_fu_22089_p1 = r_695_fu_22083_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15650:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_696_fu_22099_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15650 | assign zext_ln90_696_fu_22105_p1 = r_696_fu_22099_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15652:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_697_fu_22115_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15652 | assign zext_ln90_697_fu_22121_p1 = r_697_fu_22115_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15654:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_698_fu_22131_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15654 | assign zext_ln90_698_fu_22137_p1 = r_698_fu_22131_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15656:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_699_fu_22147_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15656 | assign zext_ln90_699_fu_22153_p1 = r_699_fu_22147_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15658:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_69_fu_4553_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15658 | assign zext_ln90_69_fu_4559_p1 = r_69_fu_4553_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15660:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_2631_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15660 | assign zext_ln90_6_fu_2637_p1 = r_6_fu_2631_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15662:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_700_fu_22163_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15662 | assign zext_ln90_700_fu_22169_p1 = r_700_fu_22163_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15664:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_701_fu_22179_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15664 | assign zext_ln90_701_fu_22185_p1 = r_701_fu_22179_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15666:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_702_fu_22195_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15666 | assign zext_ln90_702_fu_22201_p1 = r_702_fu_22195_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15668:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_703_fu_22211_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15668 | assign zext_ln90_703_fu_22217_p1 = r_703_fu_22211_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15670:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_704_fu_22227_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15670 | assign zext_ln90_704_fu_22233_p1 = r_704_fu_22227_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15672:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_705_fu_22243_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15672 | assign zext_ln90_705_fu_22249_p1 = r_705_fu_22243_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15674:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_706_fu_22259_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15674 | assign zext_ln90_706_fu_22265_p1 = r_706_fu_22259_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15676:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_707_fu_22275_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15676 | assign zext_ln90_707_fu_22281_p1 = r_707_fu_22275_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15678:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_708_fu_22291_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15678 | assign zext_ln90_708_fu_22297_p1 = r_708_fu_22291_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15680:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_709_fu_22307_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15680 | assign zext_ln90_709_fu_22313_p1 = r_709_fu_22307_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_70_fu_4569_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15682 | assign zext_ln90_70_fu_4575_p1 = r_70_fu_4569_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15684:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_710_fu_22323_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15684 | assign zext_ln90_710_fu_22329_p1 = r_710_fu_22323_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15686:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_711_fu_22339_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15686 | assign zext_ln90_711_fu_22345_p1 = r_711_fu_22339_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15688:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_712_fu_22355_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15688 | assign zext_ln90_712_fu_22361_p1 = r_712_fu_22355_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15690:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_713_fu_22371_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15690 | assign zext_ln90_713_fu_22377_p1 = r_713_fu_22371_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15692:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_714_fu_22387_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15692 | assign zext_ln90_714_fu_22393_p1 = r_714_fu_22387_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15694:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_715_fu_22403_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15694 | assign zext_ln90_715_fu_22409_p1 = r_715_fu_22403_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_716_fu_22419_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15696 | assign zext_ln90_716_fu_22425_p1 = r_716_fu_22419_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15698:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_717_fu_22435_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15698 | assign zext_ln90_717_fu_22441_p1 = r_717_fu_22435_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15700:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_718_fu_22451_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15700 | assign zext_ln90_718_fu_22457_p1 = r_718_fu_22451_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15702:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_719_fu_22467_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15702 | assign zext_ln90_719_fu_22473_p1 = r_719_fu_22467_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_71_fu_4585_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15704 | assign zext_ln90_71_fu_4591_p1 = r_71_fu_4585_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15706:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_720_fu_22483_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15706 | assign zext_ln90_720_fu_22489_p1 = r_720_fu_22483_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15708:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_721_fu_22499_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15708 | assign zext_ln90_721_fu_22505_p1 = r_721_fu_22499_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15710:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_722_fu_22515_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15710 | assign zext_ln90_722_fu_22521_p1 = r_722_fu_22515_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15712:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_723_fu_22531_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15712 | assign zext_ln90_723_fu_22537_p1 = r_723_fu_22531_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_724_fu_22547_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15714 | assign zext_ln90_724_fu_22553_p1 = r_724_fu_22547_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15716:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_725_fu_22563_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15716 | assign zext_ln90_725_fu_22569_p1 = r_725_fu_22563_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_726_fu_22579_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15718 | assign zext_ln90_726_fu_22585_p1 = r_726_fu_22579_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15720:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_727_fu_22595_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15720 | assign zext_ln90_727_fu_22601_p1 = r_727_fu_22595_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15722:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_728_fu_22611_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15722 | assign zext_ln90_728_fu_22617_p1 = r_728_fu_22611_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15724:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_729_fu_22627_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15724 | assign zext_ln90_729_fu_22633_p1 = r_729_fu_22627_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_72_fu_4601_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15726 | assign zext_ln90_72_fu_4607_p1 = r_72_fu_4601_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15728:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_730_fu_22643_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15728 | assign zext_ln90_730_fu_22649_p1 = r_730_fu_22643_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15730:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_731_fu_22659_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15730 | assign zext_ln90_731_fu_22665_p1 = r_731_fu_22659_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15732:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_732_fu_22675_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15732 | assign zext_ln90_732_fu_22681_p1 = r_732_fu_22675_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15734:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_733_fu_22691_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15734 | assign zext_ln90_733_fu_22697_p1 = r_733_fu_22691_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_734_fu_22707_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15736 | assign zext_ln90_734_fu_22713_p1 = r_734_fu_22707_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15738:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_735_fu_23301_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15738 | assign zext_ln90_735_fu_23307_p1 = r_735_fu_23301_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_736_fu_23317_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15740 | assign zext_ln90_736_fu_23323_p1 = r_736_fu_23317_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_737_fu_23333_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15742 | assign zext_ln90_737_fu_23339_p1 = r_737_fu_23333_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_738_fu_23349_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15744 | assign zext_ln90_738_fu_23355_p1 = r_738_fu_23349_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_739_fu_23365_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15746 | assign zext_ln90_739_fu_23371_p1 = r_739_fu_23365_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15748:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_73_fu_4617_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15748 | assign zext_ln90_73_fu_4623_p1 = r_73_fu_4617_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15750:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_740_fu_23381_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15750 | assign zext_ln90_740_fu_23387_p1 = r_740_fu_23381_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_741_fu_23397_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15752 | assign zext_ln90_741_fu_23403_p1 = r_741_fu_23397_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_742_fu_23413_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15754 | assign zext_ln90_742_fu_23419_p1 = r_742_fu_23413_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_743_fu_23429_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15756 | assign zext_ln90_743_fu_23435_p1 = r_743_fu_23429_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_744_fu_23445_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15758 | assign zext_ln90_744_fu_23451_p1 = r_744_fu_23445_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_745_fu_23461_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15760 | assign zext_ln90_745_fu_23467_p1 = r_745_fu_23461_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_746_fu_23477_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15762 | assign zext_ln90_746_fu_23483_p1 = r_746_fu_23477_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_747_fu_23493_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15764 | assign zext_ln90_747_fu_23499_p1 = r_747_fu_23493_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_748_fu_23509_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15766 | assign zext_ln90_748_fu_23515_p1 = r_748_fu_23509_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_749_fu_23525_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15768 | assign zext_ln90_749_fu_23531_p1 = r_749_fu_23525_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15770:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_74_fu_4633_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15770 | assign zext_ln90_74_fu_4639_p1 = r_74_fu_4633_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15772:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_750_fu_23541_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15772 | assign zext_ln90_750_fu_23547_p1 = r_750_fu_23541_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_751_fu_23557_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15774 | assign zext_ln90_751_fu_23563_p1 = r_751_fu_23557_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_752_fu_23573_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15776 | assign zext_ln90_752_fu_23579_p1 = r_752_fu_23573_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_753_fu_23589_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15778 | assign zext_ln90_753_fu_23595_p1 = r_753_fu_23589_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_754_fu_23605_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15780 | assign zext_ln90_754_fu_23611_p1 = r_754_fu_23605_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_755_fu_23621_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15782 | assign zext_ln90_755_fu_23627_p1 = r_755_fu_23621_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_756_fu_23637_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15784 | assign zext_ln90_756_fu_23643_p1 = r_756_fu_23637_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_757_fu_23653_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15786 | assign zext_ln90_757_fu_23659_p1 = r_757_fu_23653_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_758_fu_23669_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15788 | assign zext_ln90_758_fu_23675_p1 = r_758_fu_23669_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_759_fu_23685_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15790 | assign zext_ln90_759_fu_23691_p1 = r_759_fu_23685_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15792:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_75_fu_4649_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15792 | assign zext_ln90_75_fu_4655_p1 = r_75_fu_4649_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15794:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_760_fu_23701_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15794 | assign zext_ln90_760_fu_23707_p1 = r_760_fu_23701_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_761_fu_23717_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15796 | assign zext_ln90_761_fu_23723_p1 = r_761_fu_23717_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_762_fu_23733_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15798 | assign zext_ln90_762_fu_23739_p1 = r_762_fu_23733_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_763_fu_23749_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15800 | assign zext_ln90_763_fu_23755_p1 = r_763_fu_23749_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_764_fu_23765_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15802 | assign zext_ln90_764_fu_23771_p1 = r_764_fu_23765_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_765_fu_23781_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15804 | assign zext_ln90_765_fu_23787_p1 = r_765_fu_23781_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_766_fu_23797_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15806 | assign zext_ln90_766_fu_23803_p1 = r_766_fu_23797_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_767_fu_23813_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15808 | assign zext_ln90_767_fu_23819_p1 = r_767_fu_23813_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_768_fu_23829_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15810 | assign zext_ln90_768_fu_23835_p1 = r_768_fu_23829_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_769_fu_23845_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15812 | assign zext_ln90_769_fu_23851_p1 = r_769_fu_23845_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15814:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_76_fu_4665_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15814 | assign zext_ln90_76_fu_4671_p1 = r_76_fu_4665_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15816:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_770_fu_23861_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15816 | assign zext_ln90_770_fu_23867_p1 = r_770_fu_23861_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_771_fu_23877_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15818 | assign zext_ln90_771_fu_23883_p1 = r_771_fu_23877_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_772_fu_23893_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15820 | assign zext_ln90_772_fu_23899_p1 = r_772_fu_23893_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_773_fu_23909_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15822 | assign zext_ln90_773_fu_23915_p1 = r_773_fu_23909_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_774_fu_23925_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15824 | assign zext_ln90_774_fu_23931_p1 = r_774_fu_23925_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_775_fu_23941_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15826 | assign zext_ln90_775_fu_23947_p1 = r_775_fu_23941_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_776_fu_23957_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15828 | assign zext_ln90_776_fu_23963_p1 = r_776_fu_23957_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_777_fu_23973_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15830 | assign zext_ln90_777_fu_23979_p1 = r_777_fu_23973_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_778_fu_23989_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15832 | assign zext_ln90_778_fu_23995_p1 = r_778_fu_23989_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_779_fu_24005_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15834 | assign zext_ln90_779_fu_24011_p1 = r_779_fu_24005_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15836:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_77_fu_4681_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15836 | assign zext_ln90_77_fu_4687_p1 = r_77_fu_4681_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15838:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_780_fu_24021_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15838 | assign zext_ln90_780_fu_24027_p1 = r_780_fu_24021_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15840:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_781_fu_24037_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15840 | assign zext_ln90_781_fu_24043_p1 = r_781_fu_24037_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_782_fu_24053_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15842 | assign zext_ln90_782_fu_24059_p1 = r_782_fu_24053_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_783_fu_24069_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15844 | assign zext_ln90_783_fu_24075_p1 = r_783_fu_24069_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15846:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_78_fu_4697_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15846 | assign zext_ln90_78_fu_4703_p1 = r_78_fu_4697_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15848:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_79_fu_4713_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15848 | assign zext_ln90_79_fu_4719_p1 = r_79_fu_4713_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15850:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_2655_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15850 | assign zext_ln90_7_fu_2661_p1 = r_7_fu_2655_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15852:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_80_fu_4729_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15852 | assign zext_ln90_80_fu_4735_p1 = r_80_fu_4729_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15854:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_81_fu_4745_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15854 | assign zext_ln90_81_fu_4751_p1 = r_81_fu_4745_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15856:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_82_fu_4761_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15856 | assign zext_ln90_82_fu_4767_p1 = r_82_fu_4761_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15858:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_83_fu_4777_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15858 | assign zext_ln90_83_fu_4783_p1 = r_83_fu_4777_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15860:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_84_fu_4793_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15860 | assign zext_ln90_84_fu_4799_p1 = r_84_fu_4793_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15862:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_85_fu_4809_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15862 | assign zext_ln90_85_fu_4815_p1 = r_85_fu_4809_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15864:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_86_fu_4825_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15864 | assign zext_ln90_86_fu_4831_p1 = r_86_fu_4825_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15866:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_87_fu_4841_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15866 | assign zext_ln90_87_fu_4847_p1 = r_87_fu_4841_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15868:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_88_fu_4857_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15868 | assign zext_ln90_88_fu_4863_p1 = r_88_fu_4857_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15870:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_89_fu_4873_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15870 | assign zext_ln90_89_fu_4879_p1 = r_89_fu_4873_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15872:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_2679_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15872 | assign zext_ln90_8_fu_2685_p1 = r_8_fu_2679_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15874:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_90_fu_4889_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15874 | assign zext_ln90_90_fu_4895_p1 = r_90_fu_4889_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15876:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_91_fu_4905_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15876 | assign zext_ln90_91_fu_4911_p1 = r_91_fu_4905_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15878:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_92_fu_4921_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15878 | assign zext_ln90_92_fu_4927_p1 = r_92_fu_4921_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15880:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_93_fu_4937_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15880 | assign zext_ln90_93_fu_4943_p1 = r_93_fu_4937_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15882:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_94_fu_4953_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15882 | assign zext_ln90_94_fu_4959_p1 = r_94_fu_4953_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15884:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_95_fu_4969_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15884 | assign zext_ln90_95_fu_4975_p1 = r_95_fu_4969_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15886:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_96_fu_4985_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15886 | assign zext_ln90_96_fu_4991_p1 = r_96_fu_4985_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15888:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_97_fu_5001_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15888 | assign zext_ln90_97_fu_5007_p1 = r_97_fu_5001_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15890:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_98_fu_5595_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15890 | assign zext_ln90_98_fu_5601_p1 = r_98_fu_5595_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15892:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_99_fu_5611_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15892 | assign zext_ln90_99_fu_5617_p1 = r_99_fu_5611_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15894:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_2703_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15894 | assign zext_ln90_9_fu_2709_p1 = r_9_fu_2703_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:15896:29: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_2487_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15896 | assign zext_ln90_fu_2493_p1 = r_fu_2487_p2;\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:345:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_0\n",
      "  345 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:346:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_0\n",
      "  346 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_8n_h2h0_/MVAU_hls_0.v:488:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                   : ... In instance MVAU_hls_0\n",
      "  488 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_2_3hjlwq_g'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_MVAU_hls_2_3hjlwq_g/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_2.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0.cpp VMVAU_hls_2__Trace__0.cpp VMVAU_hls_2__ConstPool_0.cpp VMVAU_hls_2___024root__Slow.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0__Slow.cpp VMVAU_hls_2__Syms.cpp VMVAU_hls_2__Trace__0__Slow.cpp > VMVAU_hls_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_2__ALL.o VMVAU_hls_2__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_2__ALL.a VMVAU_hls_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_2__ALL.a      -o VMVAU_hls_2\n",
      "rm VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_2_3hjlwq_g'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_Thresholding_hls_0_vekk_5kc'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_Thresholding_hls_0_vekk_5kc/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_hls_0.cpp VThresholding_hls_0___024root__DepSet_hc3365717__0.cpp VThresholding_hls_0__Trace__0.cpp VThresholding_hls_0__ConstPool_0.cpp VThresholding_hls_0___024root__Slow.cpp VThresholding_hls_0___024root__DepSet_hc3365717__0__Slow.cpp VThresholding_hls_0__Syms.cpp VThresholding_hls_0__Trace__0__Slow.cpp > VThresholding_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VThresholding_hls_0__ALL.o VThresholding_hls_0__ALL.cpp\n",
      "echo \"\" > VThresholding_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VThresholding_hls_0__ALL.a VThresholding_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_hls_0__ALL.a      -o VThresholding_hls_0\n",
      "rm VThresholding_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_Thresholding_hls_0_vekk_5kc'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_0_sytja8b4'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_MVAU_hls_0_sytja8b4/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_0.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0.cpp VMVAU_hls_0__Trace__0.cpp VMVAU_hls_0__ConstPool_0.cpp VMVAU_hls_0___024root__Slow.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0__Slow.cpp VMVAU_hls_0__Syms.cpp VMVAU_hls_0__Trace__0__Slow.cpp > VMVAU_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_0__ALL.o VMVAU_hls_0__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_0__ALL.a VMVAU_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_0__ALL.a      -o VMVAU_hls_0\n",
      "rm VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_0_sytja8b4'\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "\n",
    "test_fpga_part = \"xc7z020clg400-1\"\n",
    "target_clk_ns = 10\n",
    "\n",
    "child_model = ModelWrapper(build_dir + \"/tfc_w1_a1_set_folding_factors.onnx\")\n",
    "child_model = child_model.transform(GiveUniqueNodeNames())\n",
    "child_model = child_model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(HLSSynthIP())\n",
    "child_model = child_model.transform(SetExecMode(\"rtlsim\"))\n",
    "child_model = child_model.transform(PrepareRTLSim())\n",
    "child_model.save(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The next step is to load the parent model and set the node attribute `model` in the StreamingDataflowPartition node (`sdp_node`). Afterwards the `exec_mode` is set in the parent model in each node and the model can be executed."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parent model\n",
    "model_for_rtlsim = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "# reference child model\n",
    "sdp_node = getCustomOp(model_for_rtlsim.graph.node[1])\n",
    "sdp_node.set_nodeattr(\"model\", build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")\n",
    "\n",
    "model_for_rtlsim = model_for_rtlsim.transform(SetExecMode(\"rtlsim\"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Results are the same!\n"
     ]
    }
   ],
   "source": [
    "output_dict = oxe.execute_onnx(model_for_rtlsim, input_dict)\n",
    "output_rtlsim = output_dict[list(output_dict.keys())[0]]\n",
    "\n",
    "try:\n",
    "    assert np.isclose(output_rtlsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Emulation of stitched IP\n",
    "\n",
    "Here we use the same procedure. First the child model is loaded, but in contrast to the layer-by-layer emulation, the metadata property `exec_mode` is set to \"rtlsim\" for the whole child model. When the model is integrated and executed in the last step, the verilog files of the stitched IP of the child model are used."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_hls_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_hls_0\n",
      "  warnings.warn(\"Using pre-existing code for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for LabelSelect_hls_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "/home/pamela/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for Thresholding_hls_0\n",
      "  warnings.warn(\"Using pre-existing IP for %s\" % node.name)\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_m2dif08t/dwc.sv:106:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                           : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  106 |    if(IBITS % OBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_m2dif08t/dwc.sv:135:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                            : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  135 |      acnt = ivld? -K+1 : 1;\n",
      "      |           ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_m2dif08t/dwc.sv:141:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.\n",
      "                                                                                                            : ... In instance StreamingDataWidthConverter_rtl_1.impl.core\n",
      "  141 |     ACnt <= acnt + ainc;\n",
      "      |                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:122:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:179:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:190:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:299:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_7.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_7_6hnzclyw/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:122:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:179:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:190:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:299:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_8.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_8_xace88d1/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:854:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "  854 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:855:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U\n",
      "  855 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:606:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  606 | #0 ap_CS_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:607:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  607 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:769:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                 : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  769 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:790:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.\n",
      "                                                                                                 : ... In instance LabelSelect_hls_0.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45\n",
      "  790 | assign conv2_i_i_i_cast_fu_109_p1 = ap_sig_allocacmp_block_1;\n",
      "      |                                   ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:355:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0\n",
      "  355 | #0 ap_CS_fsm = 5'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:356:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                  : ... In instance LabelSelect_hls_0\n",
      "  356 | #0 grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_LabelSelect_hls_0_hezrfrdt/LabelSelect_hls_0.v:503:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                 : ... In instance LabelSelect_hls_0\n",
      "  503 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_LabelSelect_hls_0_8uc9mnz8'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_LabelSelect_hls_0_8uc9mnz8/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VLabelSelect_hls_0.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0.cpp VLabelSelect_hls_0__Trace__0.cpp VLabelSelect_hls_0__ConstPool_0.cpp VLabelSelect_hls_0___024root__Slow.cpp VLabelSelect_hls_0___024root__DepSet_h8f81549a__0__Slow.cpp VLabelSelect_hls_0__Syms.cpp VLabelSelect_hls_0__Trace__0__Slow.cpp > VLabelSelect_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VLabelSelect_hls_0__ALL.o VLabelSelect_hls_0__ALL.cpp\n",
      "echo \"\" > VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VLabelSelect_hls_0__ALL.a VLabelSelect_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VLabelSelect_hls_0__ALL.a      -o VLabelSelect_hls_0\n",
      "rm VLabelSelect_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_LabelSelect_hls_0_8uc9mnz8'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:187:25: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:190:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:203:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:213:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:227:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:234:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:247:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:265:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:279:19: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:296:20: Unsized constant being X/Z extended to 320 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:299:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_6.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_6_8tmuts69/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_8_rxfjqx8k'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_8_rxfjqx8k/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_8.cpp VStreamingFIFO_rtl_8___024root__DepSet_h26d0dfeb__0.cpp VStreamingFIFO_rtl_8__Trace__0.cpp VStreamingFIFO_rtl_8___024root__Slow.cpp VStreamingFIFO_rtl_8___024root__DepSet_h26d0dfeb__0__Slow.cpp VStreamingFIFO_rtl_8__Syms.cpp VStreamingFIFO_rtl_8__Trace__0__Slow.cpp > VStreamingFIFO_rtl_8__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_8__ALL.o VStreamingFIFO_rtl_8__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_8__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_8__ALL.a VStreamingFIFO_rtl_8__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_8__ALL.a      -o VStreamingFIFO_rtl_8\n",
      "rm VStreamingFIFO_rtl_8__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_8_rxfjqx8k'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingDataWidthConverter_rtl_1_b7hod2vk'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingDataWidthConverter_rtl_1_b7hod2vk/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_1.cpp VStreamingDataWidthConverter_rtl_1___024root__DepSet_h80d1b868__0.cpp VStreamingDataWidthConverter_rtl_1__Trace__0.cpp VStreamingDataWidthConverter_rtl_1___024root__Slow.cpp VStreamingDataWidthConverter_rtl_1___024root__DepSet_h80d1b868__0__Slow.cpp VStreamingDataWidthConverter_rtl_1__Syms.cpp VStreamingDataWidthConverter_rtl_1__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_1__ALL.o VStreamingDataWidthConverter_rtl_1__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_1__ALL.a VStreamingDataWidthConverter_rtl_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_1__ALL.a      -o VStreamingDataWidthConverter_rtl_1\n",
      "rm VStreamingDataWidthConverter_rtl_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingDataWidthConverter_rtl_1_b7hod2vk'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:355:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  355 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:356:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  356 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:1036:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1036 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:1037:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1037 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:1038:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1038 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:1280:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1280 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:1304:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 1304 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2027:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_753_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2027 | assign zext_ln68_1_fu_759_p1 = r_13_fu_753_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2029:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_993_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2029 | assign zext_ln68_2_fu_999_p1 = r_21_fu_993_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2031:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_1233_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2031 | assign zext_ln68_3_fu_1239_p1 = r_29_fu_1233_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2033:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_1473_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2033 | assign zext_ln68_4_fu_1479_p1 = r_37_fu_1473_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2035:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_1713_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2035 | assign zext_ln68_5_fu_1719_p1 = r_45_fu_1713_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2037:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_1953_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2037 | assign zext_ln68_6_fu_1959_p1 = r_53_fu_1953_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2039:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2193_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2039 | assign zext_ln68_7_fu_2199_p1 = r_61_fu_2193_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2041:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_69_fu_2433_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2041 | assign zext_ln68_8_fu_2439_p1 = r_69_fu_2433_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2043:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_77_fu_2673_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2043 | assign zext_ln68_9_fu_2679_p1 = r_77_fu_2673_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2045:28: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_497_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2045 | assign zext_ln68_fu_503_p1 = r_5_fu_497_p2;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2047:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1067_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2047 | assign zext_ln840_10_fu_1073_p1 = add_ln840_21_fu_1067_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2049:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_reg_3223' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2049 | assign zext_ln840_11_fu_2923_p1 = add_ln840_22_reg_3223;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2051:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_fu_1275_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2051 | assign zext_ln840_12_fu_1281_p1 = add_ln840_25_fu_1275_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2053:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_fu_1291_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2053 | assign zext_ln840_13_fu_1297_p1 = add_ln840_27_fu_1291_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2055:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_fu_1307_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2055 | assign zext_ln840_14_fu_1313_p1 = add_ln840_29_fu_1307_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2057:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_reg_3233' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2057 | assign zext_ln840_15_fu_2937_p1 = add_ln840_30_reg_3233;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2059:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_1515_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2059 | assign zext_ln840_16_fu_1521_p1 = add_ln840_33_fu_1515_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2061:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_fu_1531_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2061 | assign zext_ln840_17_fu_1537_p1 = add_ln840_35_fu_1531_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2063:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_fu_1547_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2063 | assign zext_ln840_18_fu_1553_p1 = add_ln840_37_fu_1547_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2065:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_reg_3243' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2065 | assign zext_ln840_19_fu_2951_p1 = add_ln840_38_reg_3243;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2067:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_fu_571_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2067 | assign zext_ln840_1_fu_577_p1 = add_ln840_3_fu_571_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2069:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_fu_1755_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2069 | assign zext_ln840_20_fu_1761_p1 = add_ln840_41_fu_1755_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2071:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_fu_1771_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2071 | assign zext_ln840_21_fu_1777_p1 = add_ln840_43_fu_1771_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2073:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_1787_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2073 | assign zext_ln840_22_fu_1793_p1 = add_ln840_45_fu_1787_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2075:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_reg_3253' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2075 | assign zext_ln840_23_fu_2965_p1 = add_ln840_46_reg_3253;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2077:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_fu_1995_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2077 | assign zext_ln840_24_fu_2001_p1 = add_ln840_49_fu_1995_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2079:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_fu_2011_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2079 | assign zext_ln840_25_fu_2017_p1 = add_ln840_51_fu_2011_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2081:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_2027_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2081 | assign zext_ln840_26_fu_2033_p1 = add_ln840_53_fu_2027_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2083:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_reg_3263' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2083 | assign zext_ln840_27_fu_2979_p1 = add_ln840_54_reg_3263;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2085:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_2235_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2085 | assign zext_ln840_28_fu_2241_p1 = add_ln840_57_fu_2235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2087:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_2251_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2087 | assign zext_ln840_29_fu_2257_p1 = add_ln840_59_fu_2251_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2089:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_5_fu_587_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2089 | assign zext_ln840_2_fu_593_p1 = add_ln840_5_fu_587_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2091:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_2267_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2091 | assign zext_ln840_30_fu_2273_p1 = add_ln840_61_fu_2267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2093:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_reg_3273' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2093 | assign zext_ln840_31_fu_2993_p1 = add_ln840_62_reg_3273;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2095:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_65_fu_2475_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2095 | assign zext_ln840_32_fu_2481_p1 = add_ln840_65_fu_2475_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2097:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_fu_2491_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2097 | assign zext_ln840_33_fu_2497_p1 = add_ln840_67_fu_2491_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2099:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_69_fu_2507_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2099 | assign zext_ln840_34_fu_2513_p1 = add_ln840_69_fu_2507_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2101:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_reg_3283' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2101 | assign zext_ln840_35_fu_3007_p1 = add_ln840_70_reg_3283;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2103:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_73_fu_2715_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2103 | assign zext_ln840_36_fu_2721_p1 = add_ln840_73_fu_2715_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2105:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_75_fu_2731_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2105 | assign zext_ln840_37_fu_2737_p1 = add_ln840_75_fu_2731_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2107:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_2747_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2107 | assign zext_ln840_38_fu_2753_p1 = add_ln840_77_fu_2747_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2109:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_78_reg_3293' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2109 | assign zext_ln840_39_fu_3021_p1 = add_ln840_78_reg_3293;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2111:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_reg_3203' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2111 | assign zext_ln840_3_fu_2895_p1 = add_ln840_6_reg_3203;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2113:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_795_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2113 | assign zext_ln840_4_fu_801_p1 = add_ln840_9_fu_795_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2115:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_fu_811_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2115 | assign zext_ln840_5_fu_817_p1 = add_ln840_11_fu_811_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2117:31: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_fu_827_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2117 | assign zext_ln840_6_fu_833_p1 = add_ln840_13_fu_827_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2119:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_reg_3213' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2119 | assign zext_ln840_7_fu_2909_p1 = add_ln840_14_reg_3213;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2121:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1035_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2121 | assign zext_ln840_8_fu_1041_p1 = add_ln840_17_fu_1035_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2123:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1051_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2123 | assign zext_ln840_9_fu_1057_p1 = add_ln840_19_fu_1051_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2125:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1_fu_555_p2' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2125 | assign zext_ln840_fu_561_p1 = add_ln840_1_fu_555_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2127:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_721_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2127 | assign zext_ln90_10_fu_727_p1 = r_11_fu_721_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2129:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_737_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2129 | assign zext_ln90_11_fu_743_p1 = r_12_fu_737_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2131:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_769_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2131 | assign zext_ln90_12_fu_775_p1 = r_14_fu_769_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2133:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_785_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2133 | assign zext_ln90_13_fu_791_p1 = r_15_fu_785_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2135:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_913_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2135 | assign zext_ln90_14_fu_919_p1 = r_16_fu_913_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2137:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_929_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2137 | assign zext_ln90_15_fu_935_p1 = r_17_fu_929_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2139:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_945_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2139 | assign zext_ln90_16_fu_951_p1 = r_18_fu_945_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2141:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_961_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2141 | assign zext_ln90_17_fu_967_p1 = r_19_fu_961_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2143:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_977_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2143 | assign zext_ln90_18_fu_983_p1 = r_20_fu_977_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2145:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1009_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2145 | assign zext_ln90_19_fu_1015_p1 = r_22_fu_1009_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2147:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_401_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2147 | assign zext_ln90_1_fu_407_p1 = r_1_fu_401_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2149:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1025_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2149 | assign zext_ln90_20_fu_1031_p1 = r_23_fu_1025_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2151:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1153_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2151 | assign zext_ln90_21_fu_1159_p1 = r_24_fu_1153_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2153:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1169_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2153 | assign zext_ln90_22_fu_1175_p1 = r_25_fu_1169_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2155:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1185_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2155 | assign zext_ln90_23_fu_1191_p1 = r_26_fu_1185_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2157:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1201_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2157 | assign zext_ln90_24_fu_1207_p1 = r_27_fu_1201_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2159:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1217_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2159 | assign zext_ln90_25_fu_1223_p1 = r_28_fu_1217_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2161:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1249_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2161 | assign zext_ln90_26_fu_1255_p1 = r_30_fu_1249_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2163:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1265_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2163 | assign zext_ln90_27_fu_1271_p1 = r_31_fu_1265_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2165:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1393_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2165 | assign zext_ln90_28_fu_1399_p1 = r_32_fu_1393_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2167:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1409_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2167 | assign zext_ln90_29_fu_1415_p1 = r_33_fu_1409_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2169:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_425_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2169 | assign zext_ln90_2_fu_431_p1 = r_2_fu_425_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2171:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1425_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2171 | assign zext_ln90_30_fu_1431_p1 = r_34_fu_1425_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2173:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1441_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2173 | assign zext_ln90_31_fu_1447_p1 = r_35_fu_1441_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2175:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1457_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2175 | assign zext_ln90_32_fu_1463_p1 = r_36_fu_1457_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2177:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1489_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2177 | assign zext_ln90_33_fu_1495_p1 = r_38_fu_1489_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2179:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1505_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2179 | assign zext_ln90_34_fu_1511_p1 = r_39_fu_1505_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2181:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_1633_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2181 | assign zext_ln90_35_fu_1639_p1 = r_40_fu_1633_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2183:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_1649_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2183 | assign zext_ln90_36_fu_1655_p1 = r_41_fu_1649_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2185:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_1665_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2185 | assign zext_ln90_37_fu_1671_p1 = r_42_fu_1665_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2187:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_1681_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2187 | assign zext_ln90_38_fu_1687_p1 = r_43_fu_1681_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2189:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_1697_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2189 | assign zext_ln90_39_fu_1703_p1 = r_44_fu_1697_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2191:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_449_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2191 | assign zext_ln90_3_fu_455_p1 = r_3_fu_449_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2193:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_1729_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2193 | assign zext_ln90_40_fu_1735_p1 = r_46_fu_1729_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2195:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_1745_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2195 | assign zext_ln90_41_fu_1751_p1 = r_47_fu_1745_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2197:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_1873_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2197 | assign zext_ln90_42_fu_1879_p1 = r_48_fu_1873_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2199:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_1889_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2199 | assign zext_ln90_43_fu_1895_p1 = r_49_fu_1889_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2201:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_1905_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2201 | assign zext_ln90_44_fu_1911_p1 = r_50_fu_1905_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2203:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_1921_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2203 | assign zext_ln90_45_fu_1927_p1 = r_51_fu_1921_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2205:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_1937_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2205 | assign zext_ln90_46_fu_1943_p1 = r_52_fu_1937_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2207:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_1969_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2207 | assign zext_ln90_47_fu_1975_p1 = r_54_fu_1969_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2209:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_1985_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2209 | assign zext_ln90_48_fu_1991_p1 = r_55_fu_1985_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2211:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2113_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2211 | assign zext_ln90_49_fu_2119_p1 = r_56_fu_2113_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2213:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_473_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2213 | assign zext_ln90_4_fu_479_p1 = r_4_fu_473_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2215:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2129_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2215 | assign zext_ln90_50_fu_2135_p1 = r_57_fu_2129_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2217:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2145_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2217 | assign zext_ln90_51_fu_2151_p1 = r_58_fu_2145_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2219:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2161_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2219 | assign zext_ln90_52_fu_2167_p1 = r_59_fu_2161_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2221:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2177_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2221 | assign zext_ln90_53_fu_2183_p1 = r_60_fu_2177_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2223:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2209_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2223 | assign zext_ln90_54_fu_2215_p1 = r_62_fu_2209_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2225:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2225_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2225 | assign zext_ln90_55_fu_2231_p1 = r_63_fu_2225_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2227:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_64_fu_2353_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2227 | assign zext_ln90_56_fu_2359_p1 = r_64_fu_2353_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2229:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_65_fu_2369_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2229 | assign zext_ln90_57_fu_2375_p1 = r_65_fu_2369_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2231:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_66_fu_2385_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2231 | assign zext_ln90_58_fu_2391_p1 = r_66_fu_2385_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2233:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_67_fu_2401_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2233 | assign zext_ln90_59_fu_2407_p1 = r_67_fu_2401_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2235:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_521_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2235 | assign zext_ln90_5_fu_527_p1 = r_6_fu_521_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2237:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_68_fu_2417_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2237 | assign zext_ln90_60_fu_2423_p1 = r_68_fu_2417_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2239:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_70_fu_2449_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2239 | assign zext_ln90_61_fu_2455_p1 = r_70_fu_2449_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2241:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_71_fu_2465_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2241 | assign zext_ln90_62_fu_2471_p1 = r_71_fu_2465_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2243:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_72_fu_2593_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2243 | assign zext_ln90_63_fu_2599_p1 = r_72_fu_2593_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2245:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_73_fu_2609_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2245 | assign zext_ln90_64_fu_2615_p1 = r_73_fu_2609_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2247:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_74_fu_2625_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2247 | assign zext_ln90_65_fu_2631_p1 = r_74_fu_2625_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2249:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_75_fu_2641_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2249 | assign zext_ln90_66_fu_2647_p1 = r_75_fu_2641_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2251:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_76_fu_2657_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2251 | assign zext_ln90_67_fu_2663_p1 = r_76_fu_2657_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2253:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_78_fu_2689_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2253 | assign zext_ln90_68_fu_2695_p1 = r_78_fu_2689_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2255:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_79_fu_2705_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2255 | assign zext_ln90_69_fu_2711_p1 = r_79_fu_2705_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2257:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_545_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2257 | assign zext_ln90_6_fu_551_p1 = r_7_fu_545_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2259:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_673_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2259 | assign zext_ln90_7_fu_679_p1 = r_8_fu_673_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2261:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_689_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2261 | assign zext_ln90_8_fu_695_p1 = r_9_fu_689_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2263:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_705_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2263 | assign zext_ln90_9_fu_711_p1 = r_10_fu_705_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:2265:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_377_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_3.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 2265 | assign zext_ln90_fu_383_p1 = r_fu_377_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:83:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                   : ... In instance MVAU_hls_3\n",
      "   83 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:84:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                   : ... In instance MVAU_hls_3\n",
      "   84 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_3_o4xcajio/MVAU_hls_3.v:226:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                   : ... In instance MVAU_hls_3\n",
      "  226 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:122:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:179:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:190:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:299:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_5.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_5_4v5tl0vh/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_7_69v5kleq'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_7_69v5kleq/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_7.cpp VStreamingFIFO_rtl_7___024root__DepSet_h29e84a52__0.cpp VStreamingFIFO_rtl_7__Trace__0.cpp VStreamingFIFO_rtl_7___024root__Slow.cpp VStreamingFIFO_rtl_7___024root__DepSet_h29e84a52__0__Slow.cpp VStreamingFIFO_rtl_7__Syms.cpp VStreamingFIFO_rtl_7__Trace__0__Slow.cpp > VStreamingFIFO_rtl_7__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_7__ALL.o VStreamingFIFO_rtl_7__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_7__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_7__ALL.a VStreamingFIFO_rtl_7__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_7__ALL.a      -o VStreamingFIFO_rtl_7\n",
      "rm VStreamingFIFO_rtl_7__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_7_69v5kleq'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2325:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      " 2325 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2326:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      " 2326 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:769:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  769 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:770:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  770 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:771:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  771 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:772:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      "  772 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1307:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1307 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1331:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1331 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1355:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1355 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1518:46: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1518 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_407 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1558:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3087' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1558 | assign idxprom2_i_fu_2777_p1 = nf_2_reg_3087;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1708:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1708 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1710:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1710 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1712:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1712 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1714:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1714 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1716:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1716 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1718:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1718 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1720:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1720 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:1722:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1722 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2018:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2018 | assign zext_ln1039_1_fu_2843_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2020:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2020 | assign zext_ln1039_2_fu_2858_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2022:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2022 | assign zext_ln1039_3_fu_2873_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2024:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2024 | assign zext_ln1039_4_fu_2888_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2026:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2026 | assign zext_ln1039_5_fu_2903_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2028:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2028 | assign zext_ln1039_6_fu_2918_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2030:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2030 | assign zext_ln1039_7_fu_2933_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2032:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2032 | assign zext_ln1039_fu_2828_p1 = p_ZL7threshs_0_q0;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2034:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_2376_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2034 | assign zext_ln68_1_fu_2382_p1 = r_13_fu_2376_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2036:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_2435_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2036 | assign zext_ln68_2_fu_2441_p1 = r_21_fu_2435_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2038:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_2494_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2038 | assign zext_ln68_3_fu_2500_p1 = r_29_fu_2494_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2040:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_2553_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2040 | assign zext_ln68_4_fu_2559_p1 = r_37_fu_2553_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2042:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_2612_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2042 | assign zext_ln68_5_fu_2618_p1 = r_45_fu_2612_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2044:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2671_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2044 | assign zext_ln68_6_fu_2677_p1 = r_53_fu_2671_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2046:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2730_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2046 | assign zext_ln68_7_fu_2736_p1 = r_61_fu_2730_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2048:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_2317_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2048 | assign zext_ln68_fu_2323_p1 = r_5_fu_2317_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2050:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_reg_3180' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2050 | assign zext_ln840_10_fu_2463_p1 = add_ln840_21_reg_3180;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2052:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_2466_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2052 | assign zext_ln840_11_fu_2472_p1 = add_ln840_22_fu_2466_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2054:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_3185' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2054 | assign zext_ln840_12_fu_2510_p1 = add_ln840_25_reg_3185;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2056:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_reg_3190' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2056 | assign zext_ln840_13_fu_2519_p1 = add_ln840_27_reg_3190;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2058:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_reg_3195' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2058 | assign zext_ln840_14_fu_2522_p1 = add_ln840_29_reg_3195;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2060:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_2525_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2060 | assign zext_ln840_15_fu_2531_p1 = add_ln840_30_fu_2525_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2062:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_reg_3200' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2062 | assign zext_ln840_16_fu_2569_p1 = add_ln840_33_reg_3200;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2064:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_reg_3205' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2064 | assign zext_ln840_17_fu_2578_p1 = add_ln840_35_reg_3205;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2066:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_reg_3210' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2066 | assign zext_ln840_18_fu_2581_p1 = add_ln840_37_reg_3210;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2068:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_2584_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2068 | assign zext_ln840_19_fu_2590_p1 = add_ln840_38_fu_2584_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2070:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_3145' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2070 | assign zext_ln840_1_fu_2342_p1 = add_ln840_3_reg_3145;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2072:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_reg_3215' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2072 | assign zext_ln840_20_fu_2628_p1 = add_ln840_41_reg_3215;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2074:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_reg_3220' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2074 | assign zext_ln840_21_fu_2637_p1 = add_ln840_43_reg_3220;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2076:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_reg_3225' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2076 | assign zext_ln840_22_fu_2640_p1 = add_ln840_45_reg_3225;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2078:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_2643_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2078 | assign zext_ln840_23_fu_2649_p1 = add_ln840_46_fu_2643_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2080:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_reg_3230' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2080 | assign zext_ln840_24_fu_2687_p1 = add_ln840_49_reg_3230;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2082:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_reg_3235' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2082 | assign zext_ln840_25_fu_2696_p1 = add_ln840_51_reg_3235;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2084:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_reg_3240' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2084 | assign zext_ln840_26_fu_2699_p1 = add_ln840_53_reg_3240;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2086:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_2702_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2086 | assign zext_ln840_27_fu_2708_p1 = add_ln840_54_fu_2702_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2088:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_3245' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2088 | assign zext_ln840_28_fu_2746_p1 = add_ln840_57_reg_3245;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2090:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_reg_3250' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2090 | assign zext_ln840_29_fu_2755_p1 = add_ln840_59_reg_3250;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2092:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_5_reg_3150' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2092 | assign zext_ln840_2_fu_2345_p1 = add_ln840_5_reg_3150;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2094:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_reg_3255' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2094 | assign zext_ln840_30_fu_2758_p1 = add_ln840_61_reg_3255;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2096:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_2761_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2096 | assign zext_ln840_31_fu_2767_p1 = add_ln840_62_fu_2761_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2098:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_2348_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2098 | assign zext_ln840_3_fu_2354_p1 = add_ln840_6_fu_2348_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2100:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_reg_3155' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2100 | assign zext_ln840_4_fu_2392_p1 = add_ln840_9_reg_3155;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2102:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_reg_3160' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2102 | assign zext_ln840_5_fu_2401_p1 = add_ln840_11_reg_3160;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2104:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_reg_3165' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2104 | assign zext_ln840_6_fu_2404_p1 = add_ln840_13_reg_3165;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2106:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_2407_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2106 | assign zext_ln840_7_fu_2413_p1 = add_ln840_14_fu_2407_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2108:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_reg_3170' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2108 | assign zext_ln840_8_fu_2451_p1 = add_ln840_17_reg_3170;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2110:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_reg_3175' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2110 | assign zext_ln840_9_fu_2460_p1 = add_ln840_19_reg_3175;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2112:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1_reg_3140' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2112 | assign zext_ln840_fu_2333_p1 = add_ln840_1_reg_3140;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2114:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_939_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2114 | assign zext_ln90_10_fu_945_p1 = r_11_fu_939_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2116:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_955_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2116 | assign zext_ln90_11_fu_961_p1 = r_12_fu_955_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2118:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_971_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2118 | assign zext_ln90_12_fu_977_p1 = r_14_fu_971_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2120:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_987_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2120 | assign zext_ln90_13_fu_993_p1 = r_15_fu_987_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2122:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1083_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2122 | assign zext_ln90_14_fu_1089_p1 = r_16_fu_1083_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2124:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1099_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2124 | assign zext_ln90_15_fu_1105_p1 = r_17_fu_1099_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2126:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1115_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2126 | assign zext_ln90_16_fu_1121_p1 = r_18_fu_1115_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2128:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1131_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2128 | assign zext_ln90_17_fu_1137_p1 = r_19_fu_1131_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2130:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1147_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2130 | assign zext_ln90_18_fu_1153_p1 = r_20_fu_1147_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2132:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1163_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2132 | assign zext_ln90_19_fu_1169_p1 = r_22_fu_1163_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2134:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_667_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2134 | assign zext_ln90_1_fu_673_p1 = r_1_fu_667_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2136:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1179_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2136 | assign zext_ln90_20_fu_1185_p1 = r_23_fu_1179_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2138:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1275_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2138 | assign zext_ln90_21_fu_1281_p1 = r_24_fu_1275_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2140:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1291_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2140 | assign zext_ln90_22_fu_1297_p1 = r_25_fu_1291_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2142:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1307_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2142 | assign zext_ln90_23_fu_1313_p1 = r_26_fu_1307_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2144:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1323_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2144 | assign zext_ln90_24_fu_1329_p1 = r_27_fu_1323_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2146:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1339_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2146 | assign zext_ln90_25_fu_1345_p1 = r_28_fu_1339_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2148:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1355_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2148 | assign zext_ln90_26_fu_1361_p1 = r_30_fu_1355_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2150:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1371_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2150 | assign zext_ln90_27_fu_1377_p1 = r_31_fu_1371_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2152:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1467_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2152 | assign zext_ln90_28_fu_1473_p1 = r_32_fu_1467_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2154:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1483_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2154 | assign zext_ln90_29_fu_1489_p1 = r_33_fu_1483_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2156:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_691_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2156 | assign zext_ln90_2_fu_697_p1 = r_2_fu_691_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2158:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1499_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2158 | assign zext_ln90_30_fu_1505_p1 = r_34_fu_1499_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2160:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1515_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2160 | assign zext_ln90_31_fu_1521_p1 = r_35_fu_1515_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2162:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1531_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2162 | assign zext_ln90_32_fu_1537_p1 = r_36_fu_1531_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2164:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1547_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2164 | assign zext_ln90_33_fu_1553_p1 = r_38_fu_1547_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2166:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1563_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2166 | assign zext_ln90_34_fu_1569_p1 = r_39_fu_1563_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2168:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_1659_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2168 | assign zext_ln90_35_fu_1665_p1 = r_40_fu_1659_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2170:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_1675_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2170 | assign zext_ln90_36_fu_1681_p1 = r_41_fu_1675_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2172:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_1691_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2172 | assign zext_ln90_37_fu_1697_p1 = r_42_fu_1691_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2174:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_1707_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2174 | assign zext_ln90_38_fu_1713_p1 = r_43_fu_1707_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2176:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_1723_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2176 | assign zext_ln90_39_fu_1729_p1 = r_44_fu_1723_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2178:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_715_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2178 | assign zext_ln90_3_fu_721_p1 = r_3_fu_715_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2180:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_1739_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2180 | assign zext_ln90_40_fu_1745_p1 = r_46_fu_1739_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2182:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_1755_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2182 | assign zext_ln90_41_fu_1761_p1 = r_47_fu_1755_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2184:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_1851_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2184 | assign zext_ln90_42_fu_1857_p1 = r_48_fu_1851_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2186:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_1867_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2186 | assign zext_ln90_43_fu_1873_p1 = r_49_fu_1867_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2188:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_1883_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2188 | assign zext_ln90_44_fu_1889_p1 = r_50_fu_1883_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2190:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_1899_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2190 | assign zext_ln90_45_fu_1905_p1 = r_51_fu_1899_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2192:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_1915_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2192 | assign zext_ln90_46_fu_1921_p1 = r_52_fu_1915_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2194:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_1931_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2194 | assign zext_ln90_47_fu_1937_p1 = r_54_fu_1931_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2196:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_1947_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2196 | assign zext_ln90_48_fu_1953_p1 = r_55_fu_1947_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2198:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2043_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2198 | assign zext_ln90_49_fu_2049_p1 = r_56_fu_2043_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2200:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_739_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2200 | assign zext_ln90_4_fu_745_p1 = r_4_fu_739_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2202:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2059_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2202 | assign zext_ln90_50_fu_2065_p1 = r_57_fu_2059_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2204:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2075_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2204 | assign zext_ln90_51_fu_2081_p1 = r_58_fu_2075_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2206:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2091_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2206 | assign zext_ln90_52_fu_2097_p1 = r_59_fu_2091_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2208:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2107_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2208 | assign zext_ln90_53_fu_2113_p1 = r_60_fu_2107_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2210:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2123_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2210 | assign zext_ln90_54_fu_2129_p1 = r_62_fu_2123_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2212:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2139_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2212 | assign zext_ln90_55_fu_2145_p1 = r_63_fu_2139_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2214:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_771_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2214 | assign zext_ln90_5_fu_777_p1 = r_6_fu_771_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2216:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_795_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2216 | assign zext_ln90_6_fu_801_p1 = r_7_fu_795_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2218:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_891_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2218 | assign zext_ln90_7_fu_897_p1 = r_8_fu_891_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2220:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_907_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2220 | assign zext_ln90_8_fu_913_p1 = r_9_fu_907_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2222:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_923_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2222 | assign zext_ln90_9_fu_929_p1 = r_10_fu_923_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2224:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_643_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2224 | assign zext_ln90_fu_649_p1 = r_fu_643_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2711:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_2\n",
      " 2711 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2712:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_2\n",
      " 2712 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_2_syn1v5c7/MVAU_hls_2.v:2854:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_2\n",
      " 2854 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_3_62zqymng'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_MVAU_hls_3_62zqymng/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_3.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0.cpp VMVAU_hls_3__Trace__0.cpp VMVAU_hls_3__ConstPool_0.cpp VMVAU_hls_3___024root__Slow.cpp VMVAU_hls_3___024root__DepSet_hb64abe17__0__Slow.cpp VMVAU_hls_3__Syms.cpp VMVAU_hls_3__Trace__0__Slow.cpp > VMVAU_hls_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_3__ALL.o VMVAU_hls_3__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_3__ALL.a VMVAU_hls_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_3__ALL.a      -o VMVAU_hls_3\n",
      "rm VMVAU_hls_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_3_62zqymng'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:122:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:179:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:190:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:299:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_4.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_4_1p4j4sbv/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_6_ggu_lrwy'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_6_ggu_lrwy/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_6.cpp VStreamingFIFO_rtl_6___024root__DepSet_h6cf9c5fa__0.cpp VStreamingFIFO_rtl_6__Trace__0.cpp VStreamingFIFO_rtl_6__ConstPool_0.cpp VStreamingFIFO_rtl_6___024root__Slow.cpp VStreamingFIFO_rtl_6___024root__DepSet_h6cf9c5fa__0__Slow.cpp VStreamingFIFO_rtl_6__Syms.cpp VStreamingFIFO_rtl_6__Trace__0__Slow.cpp > VStreamingFIFO_rtl_6__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_6__ALL.o VStreamingFIFO_rtl_6__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_6__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_6__ALL.a VStreamingFIFO_rtl_6__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_6__ALL.a      -o VStreamingFIFO_rtl_6\n",
      "rm VStreamingFIFO_rtl_6__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_6_ggu_lrwy'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_2_4_zjtl26'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_MVAU_hls_2_4_zjtl26/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_2.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0.cpp VMVAU_hls_2__Trace__0.cpp VMVAU_hls_2__ConstPool_0.cpp VMVAU_hls_2___024root__Slow.cpp VMVAU_hls_2___024root__DepSet_h4cde490c__0__Slow.cpp VMVAU_hls_2__Syms.cpp VMVAU_hls_2__Trace__0__Slow.cpp > VMVAU_hls_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_2__ALL.o VMVAU_hls_2__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_2__ALL.a VMVAU_hls_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_2__ALL.a      -o VMVAU_hls_2\n",
      "rm VMVAU_hls_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_2_4_zjtl26'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:122:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:179:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:187:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:190:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:203:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:213:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:227:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:234:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:247:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:265:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:296:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:299:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_3.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_3_md4p_fq3/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:490:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  490 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:491:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46.flow_control_loop_pipe_sequential_init_U\n",
      "  491 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:1308:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1308 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:1309:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1309 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:1310:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1310 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:1311:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1311 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:1846:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1846 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:1870:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1870 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:1894:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 1894 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2057:46: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2057 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_407 = 'bx;\n",
      "      |                                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2097:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3087' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2097 | assign idxprom2_i_fu_2777_p1 = nf_2_reg_3087;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2247:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2247 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2249:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2249 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2251:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2251 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2253:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2253 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2255:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2255 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2257:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2257 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2259:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2259 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2261:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2777_p1' generates 64 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2261 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2777_p1;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2557:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2557 | assign zext_ln1039_1_fu_2843_p1 = p_ZL7threshs_1_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2559:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2559 | assign zext_ln1039_2_fu_2858_p1 = p_ZL7threshs_2_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2561:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_3_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2561 | assign zext_ln1039_3_fu_2873_p1 = p_ZL7threshs_3_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2563:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_4_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2563 | assign zext_ln1039_4_fu_2888_p1 = p_ZL7threshs_4_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2565:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_5_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2565 | assign zext_ln1039_5_fu_2903_p1 = p_ZL7threshs_5_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2567:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_6_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2567 | assign zext_ln1039_6_fu_2918_p1 = p_ZL7threshs_6_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2569:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_7_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2569 | assign zext_ln1039_7_fu_2933_p1 = p_ZL7threshs_7_q0;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2571:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_q0' generates 6 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2571 | assign zext_ln1039_fu_2828_p1 = p_ZL7threshs_0_q0;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2573:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_2376_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2573 | assign zext_ln68_1_fu_2382_p1 = r_13_fu_2376_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2575:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_2435_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2575 | assign zext_ln68_2_fu_2441_p1 = r_21_fu_2435_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2577:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_2494_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2577 | assign zext_ln68_3_fu_2500_p1 = r_29_fu_2494_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2579:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_2553_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2579 | assign zext_ln68_4_fu_2559_p1 = r_37_fu_2553_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2581:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_2612_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2581 | assign zext_ln68_5_fu_2618_p1 = r_45_fu_2612_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2583:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_2671_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2583 | assign zext_ln68_6_fu_2677_p1 = r_53_fu_2671_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2585:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_2730_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2585 | assign zext_ln68_7_fu_2736_p1 = r_61_fu_2730_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2587:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_2317_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2587 | assign zext_ln68_fu_2323_p1 = r_5_fu_2317_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2589:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_reg_3180' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2589 | assign zext_ln840_10_fu_2463_p1 = add_ln840_21_reg_3180;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2591:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_2466_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2591 | assign zext_ln840_11_fu_2472_p1 = add_ln840_22_fu_2466_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2593:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_3185' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2593 | assign zext_ln840_12_fu_2510_p1 = add_ln840_25_reg_3185;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2595:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_reg_3190' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2595 | assign zext_ln840_13_fu_2519_p1 = add_ln840_27_reg_3190;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2597:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_reg_3195' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2597 | assign zext_ln840_14_fu_2522_p1 = add_ln840_29_reg_3195;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2599:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_fu_2525_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2599 | assign zext_ln840_15_fu_2531_p1 = add_ln840_30_fu_2525_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2601:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_reg_3200' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2601 | assign zext_ln840_16_fu_2569_p1 = add_ln840_33_reg_3200;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2603:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_35_reg_3205' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2603 | assign zext_ln840_17_fu_2578_p1 = add_ln840_35_reg_3205;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2605:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_37_reg_3210' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2605 | assign zext_ln840_18_fu_2581_p1 = add_ln840_37_reg_3210;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2607:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_fu_2584_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2607 | assign zext_ln840_19_fu_2590_p1 = add_ln840_38_fu_2584_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2609:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_3145' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2609 | assign zext_ln840_1_fu_2342_p1 = add_ln840_3_reg_3145;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2611:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_reg_3215' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2611 | assign zext_ln840_20_fu_2628_p1 = add_ln840_41_reg_3215;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2613:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_reg_3220' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2613 | assign zext_ln840_21_fu_2637_p1 = add_ln840_43_reg_3220;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2615:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_reg_3225' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2615 | assign zext_ln840_22_fu_2640_p1 = add_ln840_45_reg_3225;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2617:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_2643_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2617 | assign zext_ln840_23_fu_2649_p1 = add_ln840_46_fu_2643_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2619:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_reg_3230' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2619 | assign zext_ln840_24_fu_2687_p1 = add_ln840_49_reg_3230;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2621:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_51_reg_3235' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2621 | assign zext_ln840_25_fu_2696_p1 = add_ln840_51_reg_3235;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2623:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_reg_3240' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2623 | assign zext_ln840_26_fu_2699_p1 = add_ln840_53_reg_3240;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2625:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_2702_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2625 | assign zext_ln840_27_fu_2708_p1 = add_ln840_54_fu_2702_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2627:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_3245' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2627 | assign zext_ln840_28_fu_2746_p1 = add_ln840_57_reg_3245;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2629:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_reg_3250' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2629 | assign zext_ln840_29_fu_2755_p1 = add_ln840_59_reg_3250;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2631:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_5_reg_3150' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2631 | assign zext_ln840_2_fu_2345_p1 = add_ln840_5_reg_3150;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2633:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_reg_3255' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2633 | assign zext_ln840_30_fu_2758_p1 = add_ln840_61_reg_3255;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2635:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_fu_2761_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2635 | assign zext_ln840_31_fu_2767_p1 = add_ln840_62_fu_2761_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2637:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_fu_2348_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2637 | assign zext_ln840_3_fu_2354_p1 = add_ln840_6_fu_2348_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2639:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_reg_3155' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2639 | assign zext_ln840_4_fu_2392_p1 = add_ln840_9_reg_3155;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2641:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_reg_3160' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2641 | assign zext_ln840_5_fu_2401_p1 = add_ln840_11_reg_3160;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2643:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_reg_3165' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2643 | assign zext_ln840_6_fu_2404_p1 = add_ln840_13_reg_3165;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2645:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_2407_p2' generates 3 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2645 | assign zext_ln840_7_fu_2413_p1 = add_ln840_14_fu_2407_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2647:32: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_reg_3170' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2647 | assign zext_ln840_8_fu_2451_p1 = add_ln840_17_reg_3170;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2649:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_reg_3175' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2649 | assign zext_ln840_9_fu_2460_p1 = add_ln840_19_reg_3175;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2651:30: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_1_reg_3140' generates 2 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2651 | assign zext_ln840_fu_2333_p1 = add_ln840_1_reg_3140;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2653:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_939_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2653 | assign zext_ln90_10_fu_945_p1 = r_11_fu_939_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2655:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_955_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2655 | assign zext_ln90_11_fu_961_p1 = r_12_fu_955_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2657:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_971_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2657 | assign zext_ln90_12_fu_977_p1 = r_14_fu_971_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2659:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_987_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2659 | assign zext_ln90_13_fu_993_p1 = r_15_fu_987_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2661:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_1083_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2661 | assign zext_ln90_14_fu_1089_p1 = r_16_fu_1083_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2663:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_1099_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2663 | assign zext_ln90_15_fu_1105_p1 = r_17_fu_1099_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2665:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_1115_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2665 | assign zext_ln90_16_fu_1121_p1 = r_18_fu_1115_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2667:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_1131_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2667 | assign zext_ln90_17_fu_1137_p1 = r_19_fu_1131_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2669:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_1147_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2669 | assign zext_ln90_18_fu_1153_p1 = r_20_fu_1147_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2671:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_1163_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2671 | assign zext_ln90_19_fu_1169_p1 = r_22_fu_1163_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2673:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_667_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2673 | assign zext_ln90_1_fu_673_p1 = r_1_fu_667_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2675:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_1179_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2675 | assign zext_ln90_20_fu_1185_p1 = r_23_fu_1179_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2677:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_1275_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2677 | assign zext_ln90_21_fu_1281_p1 = r_24_fu_1275_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2679:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_1291_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2679 | assign zext_ln90_22_fu_1297_p1 = r_25_fu_1291_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2681:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_1307_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2681 | assign zext_ln90_23_fu_1313_p1 = r_26_fu_1307_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2683:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_1323_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2683 | assign zext_ln90_24_fu_1329_p1 = r_27_fu_1323_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2685:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_1339_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2685 | assign zext_ln90_25_fu_1345_p1 = r_28_fu_1339_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2687:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_1355_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2687 | assign zext_ln90_26_fu_1361_p1 = r_30_fu_1355_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2689:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_1371_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2689 | assign zext_ln90_27_fu_1377_p1 = r_31_fu_1371_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2691:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_1467_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2691 | assign zext_ln90_28_fu_1473_p1 = r_32_fu_1467_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2693:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_1483_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2693 | assign zext_ln90_29_fu_1489_p1 = r_33_fu_1483_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2695:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_691_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2695 | assign zext_ln90_2_fu_697_p1 = r_2_fu_691_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2697:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_1499_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2697 | assign zext_ln90_30_fu_1505_p1 = r_34_fu_1499_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2699:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_1515_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2699 | assign zext_ln90_31_fu_1521_p1 = r_35_fu_1515_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2701:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_1531_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2701 | assign zext_ln90_32_fu_1537_p1 = r_36_fu_1531_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2703:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_1547_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2703 | assign zext_ln90_33_fu_1553_p1 = r_38_fu_1547_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2705:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_1563_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2705 | assign zext_ln90_34_fu_1569_p1 = r_39_fu_1563_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2707:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_1659_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2707 | assign zext_ln90_35_fu_1665_p1 = r_40_fu_1659_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2709:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_1675_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2709 | assign zext_ln90_36_fu_1681_p1 = r_41_fu_1675_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2711:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_1691_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2711 | assign zext_ln90_37_fu_1697_p1 = r_42_fu_1691_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2713:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_1707_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2713 | assign zext_ln90_38_fu_1713_p1 = r_43_fu_1707_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2715:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_1723_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2715 | assign zext_ln90_39_fu_1729_p1 = r_44_fu_1723_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2717:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_715_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2717 | assign zext_ln90_3_fu_721_p1 = r_3_fu_715_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2719:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_1739_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2719 | assign zext_ln90_40_fu_1745_p1 = r_46_fu_1739_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2721:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_1755_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2721 | assign zext_ln90_41_fu_1761_p1 = r_47_fu_1755_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2723:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_1851_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2723 | assign zext_ln90_42_fu_1857_p1 = r_48_fu_1851_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2725:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_1867_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2725 | assign zext_ln90_43_fu_1873_p1 = r_49_fu_1867_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2727:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_1883_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2727 | assign zext_ln90_44_fu_1889_p1 = r_50_fu_1883_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2729:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_1899_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2729 | assign zext_ln90_45_fu_1905_p1 = r_51_fu_1899_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2731:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_1915_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2731 | assign zext_ln90_46_fu_1921_p1 = r_52_fu_1915_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2733:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_1931_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2733 | assign zext_ln90_47_fu_1937_p1 = r_54_fu_1931_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2735:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_1947_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2735 | assign zext_ln90_48_fu_1953_p1 = r_55_fu_1947_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2737:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_2043_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2737 | assign zext_ln90_49_fu_2049_p1 = r_56_fu_2043_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2739:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_739_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2739 | assign zext_ln90_4_fu_745_p1 = r_4_fu_739_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2741:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_2059_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2741 | assign zext_ln90_50_fu_2065_p1 = r_57_fu_2059_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2743:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_2075_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2743 | assign zext_ln90_51_fu_2081_p1 = r_58_fu_2075_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2745:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_2091_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2745 | assign zext_ln90_52_fu_2097_p1 = r_59_fu_2091_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2747:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_2107_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2747 | assign zext_ln90_53_fu_2113_p1 = r_60_fu_2107_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2749:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_2123_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2749 | assign zext_ln90_54_fu_2129_p1 = r_62_fu_2123_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2751:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_2139_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2751 | assign zext_ln90_55_fu_2145_p1 = r_63_fu_2139_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2753:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_771_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2753 | assign zext_ln90_5_fu_777_p1 = r_6_fu_771_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2755:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_795_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2755 | assign zext_ln90_6_fu_801_p1 = r_7_fu_795_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2757:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_891_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2757 | assign zext_ln90_7_fu_897_p1 = r_8_fu_891_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2759:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_907_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2759 | assign zext_ln90_8_fu_913_p1 = r_9_fu_907_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2761:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_923_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2761 | assign zext_ln90_9_fu_929_p1 = r_10_fu_923_p2;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:2763:28: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_643_p2' generates 1 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_1.grp_Matrix_Vector_Activate_Stream_Batch_fu_46\n",
      " 2763 | assign zext_ln90_fu_649_p1 = r_fu_643_p2;\n",
      "      |                            ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:128:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_1\n",
      "  128 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_46_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:129:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_1\n",
      "  129 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_1_n84m7a6_/MVAU_hls_1.v:271:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                   : ... In instance MVAU_hls_1\n",
      "  271 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_5_lk9xs1li'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_5_lk9xs1li/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_5.cpp VStreamingFIFO_rtl_5___024root__DepSet_h64b83fcc__0.cpp VStreamingFIFO_rtl_5__Trace__0.cpp VStreamingFIFO_rtl_5___024root__Slow.cpp VStreamingFIFO_rtl_5___024root__DepSet_h64b83fcc__0__Slow.cpp VStreamingFIFO_rtl_5__Syms.cpp VStreamingFIFO_rtl_5__Trace__0__Slow.cpp > VStreamingFIFO_rtl_5__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_5__ALL.o VStreamingFIFO_rtl_5__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_5__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_5__ALL.a VStreamingFIFO_rtl_5__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_5__ALL.a      -o VStreamingFIFO_rtl_5\n",
      "rm VStreamingFIFO_rtl_5__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_5_lk9xs1li'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_nk0czwo6/dwc.sv:106:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.\n",
      "                                                                                                           : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "  106 |    if(IBITS % OBITS) begin\n",
      "      |    ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_nk0czwo6/dwc.sv:135:11: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.\n",
      "                                                                                                            : ... In instance StreamingDataWidthConverter_rtl_0.impl.core\n",
      "  135 |      acnt = ivld? -K+1 : 1;\n",
      "      |           ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_1_5b29gp1x'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_MVAU_hls_1_5b29gp1x/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_1.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0.cpp VMVAU_hls_1__Trace__0.cpp VMVAU_hls_1__ConstPool_0.cpp VMVAU_hls_1___024root__Slow.cpp VMVAU_hls_1___024root__DepSet_hb3db35e5__0__Slow.cpp VMVAU_hls_1__Syms.cpp VMVAU_hls_1__Trace__0__Slow.cpp > VMVAU_hls_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_1__ALL.o VMVAU_hls_1__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_1__ALL.a VMVAU_hls_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_1__ALL.a      -o VMVAU_hls_1\n",
      "rm VMVAU_hls_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_1_5b29gp1x'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:122:54: Operator EQ expects 32 or 7 bits on the LHS, but LHS's VARREF 'addr_' generates 6 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:179:10: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 7 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:187:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:190:21: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:203:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:213:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:227:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:234:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:247:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:265:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:279:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:296:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:299:16: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_2.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_2_0vrt063f/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_4_pc4yg_fi'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_4_pc4yg_fi/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_4.cpp VStreamingFIFO_rtl_4___024root__DepSet_h3d1f2143__0.cpp VStreamingFIFO_rtl_4__Trace__0.cpp VStreamingFIFO_rtl_4___024root__Slow.cpp VStreamingFIFO_rtl_4___024root__DepSet_h3d1f2143__0__Slow.cpp VStreamingFIFO_rtl_4__Syms.cpp VStreamingFIFO_rtl_4__Trace__0__Slow.cpp > VStreamingFIFO_rtl_4__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_4__ALL.o VStreamingFIFO_rtl_4__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_4__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_4__ALL.a VStreamingFIFO_rtl_4__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_4__ALL.a      -o VStreamingFIFO_rtl_4\n",
      "rm VStreamingFIFO_rtl_4__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_4_pc4yg_fi'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_3_30g4ddvr'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_3_30g4ddvr/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_3.cpp VStreamingFIFO_rtl_3___024root__DepSet_he5dbfdb5__0.cpp VStreamingFIFO_rtl_3__Trace__0.cpp VStreamingFIFO_rtl_3___024root__Slow.cpp VStreamingFIFO_rtl_3___024root__DepSet_he5dbfdb5__0__Slow.cpp VStreamingFIFO_rtl_3__Syms.cpp VStreamingFIFO_rtl_3__Trace__0__Slow.cpp > VStreamingFIFO_rtl_3__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_3__ALL.o VStreamingFIFO_rtl_3__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_3__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_3__ALL.a VStreamingFIFO_rtl_3__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_3__ALL.a      -o VStreamingFIFO_rtl_3\n",
      "rm VStreamingFIFO_rtl_3__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_3_30g4ddvr'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:122:54: Operator EQ expects 32 or 5 bits on the LHS, but LHS's VARREF 'addr_' generates 4 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:179:10: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 5 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:187:25: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:190:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:203:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:213:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:227:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:234:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:247:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:265:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:279:19: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:296:20: Unsized constant being X/Z extended to 56 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:299:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_1.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:265:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:266:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  266 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:267:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  267 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:268:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  268 |    addr_       <= addr+1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:269:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  269 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:272:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  272 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:273:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  273 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:274:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  274 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:275:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  275 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:276:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  276 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:279:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:280:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  280 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:281:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  281 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:282:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  282 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:283:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  283 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:286:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  286 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:287:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  287 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:288:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  288 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:289:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  289 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:290:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  290 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_1_y6p9ygdn/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:208:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  208 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:209:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      "  209 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:5799:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5799 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:5800:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5800 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:5801:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5801 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:5802:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 5802 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:6813:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6813 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:6837:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6837 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:6861:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 6861 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:8464:49: Unsized constant being X/Z extended to 49 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                    : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      " 8464 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_1807 = 'bx;\n",
      "      |                                                 ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13402:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_reg_28839' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13402 | assign zext_ln840_100_fu_25196_p1 = add_ln840_172_reg_28839;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13404:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_reg_28844' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13404 | assign zext_ln840_101_fu_25199_p1 = add_ln840_174_reg_28844;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13406:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_175_fu_25202_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13406 | assign zext_ln840_102_fu_25208_p1 = add_ln840_175_fu_25202_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13408:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_reg_28849' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13408 | assign zext_ln840_103_fu_25212_p1 = add_ln840_177_reg_28849;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13410:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_reg_28854' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13410 | assign zext_ln840_104_fu_25215_p1 = add_ln840_179_reg_28854;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13412:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_180_fu_25218_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13412 | assign zext_ln840_105_fu_25224_p1 = add_ln840_180_fu_25218_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13414:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_25228_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13414 | assign zext_ln840_106_fu_25234_p1 = add_ln840_181_fu_25228_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13416:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_reg_28859' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13416 | assign zext_ln840_107_fu_25238_p1 = add_ln840_183_reg_28859;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13418:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_reg_28864' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13418 | assign zext_ln840_108_fu_25241_p1 = add_ln840_185_reg_28864;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13420:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_25244_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13420 | assign zext_ln840_109_fu_25250_p1 = add_ln840_186_fu_25244_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13422:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_reg_28564' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13422 | assign zext_ln840_10_fu_24543_p1 = add_ln840_19_reg_28564;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13424:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_28869' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13424 | assign zext_ln840_110_fu_25254_p1 = add_ln840_188_reg_28869;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13426:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_189_reg_28874' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13426 | assign zext_ln840_111_fu_25257_p1 = add_ln840_189_reg_28874;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13428:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_reg_28879' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13428 | assign zext_ln840_112_fu_25260_p1 = add_ln840_190_reg_28879;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13430:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_25269_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13430 | assign zext_ln840_113_fu_25275_p1 = add_ln840_192_fu_25269_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13432:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_fu_25279_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13432 | assign zext_ln840_114_fu_25285_p1 = add_ln840_193_fu_25279_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13434:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_25289_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13434 | assign zext_ln840_115_fu_25295_p1 = add_ln840_194_fu_25289_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13436:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_reg_28884' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13436 | assign zext_ln840_116_fu_25305_p1 = add_ln840_196_reg_28884;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13438:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_reg_28889' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13438 | assign zext_ln840_117_fu_25314_p1 = add_ln840_199_reg_28889;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13440:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_202_reg_28894' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13440 | assign zext_ln840_118_fu_25323_p1 = add_ln840_202_reg_28894;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13442:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_reg_28899' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13442 | assign zext_ln840_119_fu_25326_p1 = add_ln840_204_reg_28899;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13444:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_24552_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13444 | assign zext_ln840_11_fu_24558_p1 = add_ln840_21_fu_24552_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13446:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_25329_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13446 | assign zext_ln840_120_fu_25335_p1 = add_ln840_205_fu_25329_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13448:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_208_reg_28904' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13448 | assign zext_ln840_121_fu_25345_p1 = add_ln840_208_reg_28904;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13450:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_210_reg_28909' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13450 | assign zext_ln840_122_fu_25348_p1 = add_ln840_210_reg_28909;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13452:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_25351_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13452 | assign zext_ln840_123_fu_25357_p1 = add_ln840_211_fu_25351_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13454:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_reg_28914' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13454 | assign zext_ln840_124_fu_25361_p1 = add_ln840_213_reg_28914;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13456:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_214_reg_28919' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13456 | assign zext_ln840_125_fu_25364_p1 = add_ln840_214_reg_28919;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13458:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_reg_28924' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13458 | assign zext_ln840_126_fu_25367_p1 = add_ln840_215_reg_28924;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13460:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_25376_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13460 | assign zext_ln840_127_fu_25382_p1 = add_ln840_217_fu_25376_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13462:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_25386_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13462 | assign zext_ln840_128_fu_25392_p1 = add_ln840_218_fu_25386_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13464:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_221_reg_28929' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13464 | assign zext_ln840_129_fu_25402_p1 = add_ln840_221_reg_28929;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13466:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_22_fu_24562_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13466 | assign zext_ln840_12_fu_24568_p1 = add_ln840_22_fu_24562_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13468:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_223_reg_28934' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13468 | assign zext_ln840_130_fu_25405_p1 = add_ln840_223_reg_28934;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13470:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_224_fu_25408_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13470 | assign zext_ln840_131_fu_25414_p1 = add_ln840_224_fu_25408_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13472:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_reg_28939' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13472 | assign zext_ln840_132_fu_25418_p1 = add_ln840_226_reg_28939;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13474:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_228_reg_28944' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13474 | assign zext_ln840_133_fu_25421_p1 = add_ln840_228_reg_28944;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13476:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_229_fu_25424_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13476 | assign zext_ln840_134_fu_25430_p1 = add_ln840_229_fu_25424_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13478:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_230_fu_25434_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13478 | assign zext_ln840_135_fu_25440_p1 = add_ln840_230_fu_25434_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13480:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_232_reg_28949' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13480 | assign zext_ln840_136_fu_25444_p1 = add_ln840_232_reg_28949;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13482:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_reg_28954' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13482 | assign zext_ln840_137_fu_25447_p1 = add_ln840_234_reg_28954;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13484:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_235_fu_25450_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13484 | assign zext_ln840_138_fu_25456_p1 = add_ln840_235_fu_25450_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13486:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_237_reg_28959' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13486 | assign zext_ln840_139_fu_25460_p1 = add_ln840_237_reg_28959;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13488:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_28569' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13488 | assign zext_ln840_13_fu_24578_p1 = add_ln840_25_reg_28569;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13490:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_238_reg_28964' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13490 | assign zext_ln840_140_fu_25463_p1 = add_ln840_238_reg_28964;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13492:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_239_reg_28969' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13492 | assign zext_ln840_141_fu_25466_p1 = add_ln840_239_reg_28969;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13494:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_241_fu_25475_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13494 | assign zext_ln840_142_fu_25481_p1 = add_ln840_241_fu_25475_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13496:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_242_fu_25485_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13496 | assign zext_ln840_143_fu_25491_p1 = add_ln840_242_fu_25485_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13498:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_fu_25495_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13498 | assign zext_ln840_144_fu_25501_p1 = add_ln840_243_fu_25495_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13500:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_245_reg_28974' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13500 | assign zext_ln840_145_fu_25511_p1 = add_ln840_245_reg_28974;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13502:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_reg_28979' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13502 | assign zext_ln840_146_fu_25520_p1 = add_ln840_248_reg_28979;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13504:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_251_reg_28984' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13504 | assign zext_ln840_147_fu_25529_p1 = add_ln840_251_reg_28984;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13506:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_253_reg_28989' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13506 | assign zext_ln840_148_fu_25532_p1 = add_ln840_253_reg_28989;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13508:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_254_fu_25535_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13508 | assign zext_ln840_149_fu_25541_p1 = add_ln840_254_fu_25535_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13510:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_27_reg_28574' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13510 | assign zext_ln840_14_fu_24581_p1 = add_ln840_27_reg_28574;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13512:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_257_reg_28994' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13512 | assign zext_ln840_150_fu_25551_p1 = add_ln840_257_reg_28994;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13514:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_259_reg_28999' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13514 | assign zext_ln840_151_fu_25554_p1 = add_ln840_259_reg_28999;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13516:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_260_fu_25557_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13516 | assign zext_ln840_152_fu_25563_p1 = add_ln840_260_fu_25557_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13518:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_262_reg_29004' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13518 | assign zext_ln840_153_fu_25567_p1 = add_ln840_262_reg_29004;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13520:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_263_reg_29009' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13520 | assign zext_ln840_154_fu_25570_p1 = add_ln840_263_reg_29009;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13522:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_264_reg_29014' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13522 | assign zext_ln840_155_fu_25573_p1 = add_ln840_264_reg_29014;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13524:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_266_fu_25582_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13524 | assign zext_ln840_156_fu_25588_p1 = add_ln840_266_fu_25582_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13526:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_267_fu_25592_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13526 | assign zext_ln840_157_fu_25598_p1 = add_ln840_267_fu_25592_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13528:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_270_reg_29019' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13528 | assign zext_ln840_158_fu_25608_p1 = add_ln840_270_reg_29019;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13530:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_272_reg_29024' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13530 | assign zext_ln840_159_fu_25611_p1 = add_ln840_272_reg_29024;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13532:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_28_fu_24584_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13532 | assign zext_ln840_15_fu_24590_p1 = add_ln840_28_fu_24584_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13534:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_273_fu_25614_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13534 | assign zext_ln840_160_fu_25620_p1 = add_ln840_273_fu_25614_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13536:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_275_reg_29029' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13536 | assign zext_ln840_161_fu_25624_p1 = add_ln840_275_reg_29029;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13538:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_277_reg_29034' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13538 | assign zext_ln840_162_fu_25627_p1 = add_ln840_277_reg_29034;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13540:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_278_fu_25630_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13540 | assign zext_ln840_163_fu_25636_p1 = add_ln840_278_fu_25630_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13542:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_279_fu_25640_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13542 | assign zext_ln840_164_fu_25646_p1 = add_ln840_279_fu_25640_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13544:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_281_reg_29039' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13544 | assign zext_ln840_165_fu_25650_p1 = add_ln840_281_reg_29039;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13546:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_283_reg_29044' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13546 | assign zext_ln840_166_fu_25653_p1 = add_ln840_283_reg_29044;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13548:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_284_fu_25656_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13548 | assign zext_ln840_167_fu_25662_p1 = add_ln840_284_fu_25656_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13550:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_286_reg_29049' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13550 | assign zext_ln840_168_fu_25666_p1 = add_ln840_286_reg_29049;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13552:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_287_reg_29054' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13552 | assign zext_ln840_169_fu_25669_p1 = add_ln840_287_reg_29054;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13554:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_30_reg_28579' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13554 | assign zext_ln840_16_fu_24594_p1 = add_ln840_30_reg_28579;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13556:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_288_reg_29059' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13556 | assign zext_ln840_170_fu_25672_p1 = add_ln840_288_reg_29059;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13558:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_290_fu_25681_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13558 | assign zext_ln840_171_fu_25687_p1 = add_ln840_290_fu_25681_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13560:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_291_fu_25691_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13560 | assign zext_ln840_172_fu_25697_p1 = add_ln840_291_fu_25691_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13562:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_292_fu_25701_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13562 | assign zext_ln840_173_fu_25707_p1 = add_ln840_292_fu_25701_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13564:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_294_reg_29064' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13564 | assign zext_ln840_174_fu_25717_p1 = add_ln840_294_reg_29064;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13566:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_297_reg_29069' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13566 | assign zext_ln840_175_fu_25726_p1 = add_ln840_297_reg_29069;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13568:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_300_reg_29074' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13568 | assign zext_ln840_176_fu_25735_p1 = add_ln840_300_reg_29074;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13570:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_302_reg_29079' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13570 | assign zext_ln840_177_fu_25738_p1 = add_ln840_302_reg_29079;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13572:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_303_fu_25741_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13572 | assign zext_ln840_178_fu_25747_p1 = add_ln840_303_fu_25741_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_306_reg_29084' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13574 | assign zext_ln840_179_fu_25757_p1 = add_ln840_306_reg_29084;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13576:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_reg_28584' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13576 | assign zext_ln840_17_fu_24597_p1 = add_ln840_32_reg_28584;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13578:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_308_reg_29089' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13578 | assign zext_ln840_180_fu_25760_p1 = add_ln840_308_reg_29089;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13580:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_309_fu_25763_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13580 | assign zext_ln840_181_fu_25769_p1 = add_ln840_309_fu_25763_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13582:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_311_reg_29094' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13582 | assign zext_ln840_182_fu_25773_p1 = add_ln840_311_reg_29094;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13584:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_312_reg_29099' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13584 | assign zext_ln840_183_fu_25776_p1 = add_ln840_312_reg_29099;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13586:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_313_reg_29104' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13586 | assign zext_ln840_184_fu_25779_p1 = add_ln840_313_reg_29104;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13588:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_315_fu_25788_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13588 | assign zext_ln840_185_fu_25794_p1 = add_ln840_315_fu_25788_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13590:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_316_fu_25798_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13590 | assign zext_ln840_186_fu_25804_p1 = add_ln840_316_fu_25798_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13592:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_319_reg_29109' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13592 | assign zext_ln840_187_fu_25814_p1 = add_ln840_319_reg_29109;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13594:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_321_reg_29114' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13594 | assign zext_ln840_188_fu_25817_p1 = add_ln840_321_reg_29114;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13596:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_322_fu_25820_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13596 | assign zext_ln840_189_fu_25826_p1 = add_ln840_322_fu_25820_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13598:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_33_fu_24600_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13598 | assign zext_ln840_18_fu_24606_p1 = add_ln840_33_fu_24600_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13600:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_324_reg_29119' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13600 | assign zext_ln840_190_fu_25830_p1 = add_ln840_324_reg_29119;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13602:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_326_reg_29124' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13602 | assign zext_ln840_191_fu_25833_p1 = add_ln840_326_reg_29124;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13604:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_327_fu_25836_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13604 | assign zext_ln840_192_fu_25842_p1 = add_ln840_327_fu_25836_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13606:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_328_fu_25846_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13606 | assign zext_ln840_193_fu_25852_p1 = add_ln840_328_fu_25846_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13608:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_330_reg_29129' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13608 | assign zext_ln840_194_fu_25856_p1 = add_ln840_330_reg_29129;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13610:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_332_reg_29134' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13610 | assign zext_ln840_195_fu_25859_p1 = add_ln840_332_reg_29134;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13612:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_333_fu_25862_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13612 | assign zext_ln840_196_fu_25868_p1 = add_ln840_333_fu_25862_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_335_reg_29139' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13614 | assign zext_ln840_197_fu_25872_p1 = add_ln840_335_reg_29139;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13616:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_336_reg_29144' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13616 | assign zext_ln840_198_fu_25875_p1 = add_ln840_336_reg_29144;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13618:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_337_reg_29149' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13618 | assign zext_ln840_199_fu_25878_p1 = add_ln840_337_reg_29149;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13620:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_34_fu_24610_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13620 | assign zext_ln840_19_fu_24616_p1 = add_ln840_34_fu_24610_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13622:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_28529' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13622 | assign zext_ln840_1_fu_24490_p1 = add_ln840_3_reg_28529;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13624:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_339_fu_25887_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13624 | assign zext_ln840_200_fu_25893_p1 = add_ln840_339_fu_25887_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13626:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_340_fu_25897_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13626 | assign zext_ln840_201_fu_25903_p1 = add_ln840_340_fu_25897_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13628:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_341_fu_25907_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13628 | assign zext_ln840_202_fu_25913_p1 = add_ln840_341_fu_25907_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13630:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_343_reg_29154' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13630 | assign zext_ln840_203_fu_25923_p1 = add_ln840_343_reg_29154;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13632:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_346_reg_29159' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13632 | assign zext_ln840_204_fu_25932_p1 = add_ln840_346_reg_29159;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13634:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_349_reg_29164' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13634 | assign zext_ln840_205_fu_25941_p1 = add_ln840_349_reg_29164;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_351_reg_29169' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13636 | assign zext_ln840_206_fu_25944_p1 = add_ln840_351_reg_29169;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13638:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_352_fu_25947_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13638 | assign zext_ln840_207_fu_25953_p1 = add_ln840_352_fu_25947_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13640:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_355_reg_29174' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13640 | assign zext_ln840_208_fu_25963_p1 = add_ln840_355_reg_29174;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13642:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_357_reg_29179' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13642 | assign zext_ln840_209_fu_25966_p1 = add_ln840_357_reg_29179;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13644:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_36_reg_28589' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13644 | assign zext_ln840_20_fu_24620_p1 = add_ln840_36_reg_28589;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13646:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_358_fu_25969_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13646 | assign zext_ln840_210_fu_25975_p1 = add_ln840_358_fu_25969_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13648:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_360_reg_29184' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13648 | assign zext_ln840_211_fu_25979_p1 = add_ln840_360_reg_29184;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13650:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_361_reg_29189' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13650 | assign zext_ln840_212_fu_25982_p1 = add_ln840_361_reg_29189;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_362_reg_29194' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13652 | assign zext_ln840_213_fu_25985_p1 = add_ln840_362_reg_29194;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13654:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_364_fu_25994_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13654 | assign zext_ln840_214_fu_26000_p1 = add_ln840_364_fu_25994_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13656:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_365_fu_26004_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13656 | assign zext_ln840_215_fu_26010_p1 = add_ln840_365_fu_26004_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13658:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_368_reg_29199' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13658 | assign zext_ln840_216_fu_26020_p1 = add_ln840_368_reg_29199;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13660:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_370_reg_29204' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13660 | assign zext_ln840_217_fu_26023_p1 = add_ln840_370_reg_29204;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13662:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_371_fu_26026_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13662 | assign zext_ln840_218_fu_26032_p1 = add_ln840_371_fu_26026_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_373_reg_29209' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13664 | assign zext_ln840_219_fu_26036_p1 = add_ln840_373_reg_29209;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13666:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_38_reg_28594' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13666 | assign zext_ln840_21_fu_24623_p1 = add_ln840_38_reg_28594;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_375_reg_29214' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13668 | assign zext_ln840_220_fu_26039_p1 = add_ln840_375_reg_29214;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13670:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_376_fu_26042_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13670 | assign zext_ln840_221_fu_26048_p1 = add_ln840_376_fu_26042_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13672:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_377_fu_26052_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13672 | assign zext_ln840_222_fu_26058_p1 = add_ln840_377_fu_26052_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13674:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_379_reg_29219' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13674 | assign zext_ln840_223_fu_26062_p1 = add_ln840_379_reg_29219;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13676:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_381_reg_29224' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13676 | assign zext_ln840_224_fu_26065_p1 = add_ln840_381_reg_29224;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13678:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_382_fu_26068_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13678 | assign zext_ln840_225_fu_26074_p1 = add_ln840_382_fu_26068_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_384_reg_29229' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13680 | assign zext_ln840_226_fu_26078_p1 = add_ln840_384_reg_29229;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_385_reg_29234' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13682 | assign zext_ln840_227_fu_26081_p1 = add_ln840_385_reg_29234;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13684:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_386_reg_29239' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13684 | assign zext_ln840_228_fu_26084_p1 = add_ln840_386_reg_29239;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13686:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_388_fu_26093_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13686 | assign zext_ln840_229_fu_26099_p1 = add_ln840_388_fu_26093_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13688:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_fu_24626_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13688 | assign zext_ln840_22_fu_24632_p1 = add_ln840_39_fu_24626_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13690:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_389_fu_26103_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13690 | assign zext_ln840_230_fu_26109_p1 = add_ln840_389_fu_26103_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13692:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_390_fu_26113_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13692 | assign zext_ln840_231_fu_26119_p1 = add_ln840_390_fu_26113_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13694:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_392_reg_29244' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13694 | assign zext_ln840_232_fu_26129_p1 = add_ln840_392_reg_29244;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13696:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_395_reg_29249' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13696 | assign zext_ln840_233_fu_26138_p1 = add_ln840_395_reg_29249;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13698:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_398_reg_29254' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13698 | assign zext_ln840_234_fu_26147_p1 = add_ln840_398_reg_29254;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13700:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_400_reg_29259' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13700 | assign zext_ln840_235_fu_26150_p1 = add_ln840_400_reg_29259;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13702:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_401_fu_26153_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13702 | assign zext_ln840_236_fu_26159_p1 = add_ln840_401_fu_26153_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13704:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_404_reg_29264' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13704 | assign zext_ln840_237_fu_26169_p1 = add_ln840_404_reg_29264;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_406_reg_29269' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13706 | assign zext_ln840_238_fu_26172_p1 = add_ln840_406_reg_29269;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13708:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_407_fu_26175_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13708 | assign zext_ln840_239_fu_26181_p1 = add_ln840_407_fu_26175_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13710:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_41_reg_28599' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13710 | assign zext_ln840_23_fu_24636_p1 = add_ln840_41_reg_28599;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13712:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_409_reg_29274' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13712 | assign zext_ln840_240_fu_26185_p1 = add_ln840_409_reg_29274;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_410_reg_29279' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13714 | assign zext_ln840_241_fu_26188_p1 = add_ln840_410_reg_29279;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13716:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_411_reg_29284' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13716 | assign zext_ln840_242_fu_26191_p1 = add_ln840_411_reg_29284;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13718:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_413_fu_26200_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13718 | assign zext_ln840_243_fu_26206_p1 = add_ln840_413_fu_26200_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13720:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_414_fu_26210_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13720 | assign zext_ln840_244_fu_26216_p1 = add_ln840_414_fu_26210_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13722:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_417_reg_29289' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13722 | assign zext_ln840_245_fu_26226_p1 = add_ln840_417_reg_29289;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_419_reg_29294' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13724 | assign zext_ln840_246_fu_26229_p1 = add_ln840_419_reg_29294;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_420_fu_26232_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13726 | assign zext_ln840_247_fu_26238_p1 = add_ln840_420_fu_26232_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13728:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_422_reg_29299' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13728 | assign zext_ln840_248_fu_26242_p1 = add_ln840_422_reg_29299;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13730:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_424_reg_29304' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13730 | assign zext_ln840_249_fu_26245_p1 = add_ln840_424_reg_29304;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13732:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_42_reg_28604' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13732 | assign zext_ln840_24_fu_24639_p1 = add_ln840_42_reg_28604;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13734:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_425_fu_26248_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13734 | assign zext_ln840_250_fu_26254_p1 = add_ln840_425_fu_26248_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13736:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_426_fu_26258_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13736 | assign zext_ln840_251_fu_26264_p1 = add_ln840_426_fu_26258_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13738:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_428_reg_29309' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13738 | assign zext_ln840_252_fu_26268_p1 = add_ln840_428_reg_29309;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13740:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_430_reg_29314' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13740 | assign zext_ln840_253_fu_26271_p1 = add_ln840_430_reg_29314;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13742:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_431_fu_26274_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13742 | assign zext_ln840_254_fu_26280_p1 = add_ln840_431_fu_26274_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13744:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_433_reg_29319' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13744 | assign zext_ln840_255_fu_26284_p1 = add_ln840_433_reg_29319;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13746:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_434_reg_29324' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13746 | assign zext_ln840_256_fu_26287_p1 = add_ln840_434_reg_29324;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_435_reg_29329' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13748 | assign zext_ln840_257_fu_26290_p1 = add_ln840_435_reg_29329;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13750:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_437_fu_26299_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13750 | assign zext_ln840_258_fu_26305_p1 = add_ln840_437_fu_26299_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13752:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_438_fu_26309_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13752 | assign zext_ln840_259_fu_26315_p1 = add_ln840_438_fu_26309_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13754:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_reg_28609' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13754 | assign zext_ln840_25_fu_24642_p1 = add_ln840_43_reg_28609;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13756:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_439_fu_26319_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13756 | assign zext_ln840_260_fu_26325_p1 = add_ln840_439_fu_26319_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13758:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_441_reg_29334' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13758 | assign zext_ln840_261_fu_26335_p1 = add_ln840_441_reg_29334;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13760:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_444_reg_29339' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13760 | assign zext_ln840_262_fu_26344_p1 = add_ln840_444_reg_29339;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13762:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_447_reg_29344' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13762 | assign zext_ln840_263_fu_26353_p1 = add_ln840_447_reg_29344;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13764:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_449_reg_29349' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13764 | assign zext_ln840_264_fu_26356_p1 = add_ln840_449_reg_29349;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13766:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_450_fu_26359_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13766 | assign zext_ln840_265_fu_26365_p1 = add_ln840_450_fu_26359_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_453_reg_29354' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13768 | assign zext_ln840_266_fu_26375_p1 = add_ln840_453_reg_29354;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13770:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_455_reg_29359' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13770 | assign zext_ln840_267_fu_26378_p1 = add_ln840_455_reg_29359;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13772:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_456_fu_26381_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13772 | assign zext_ln840_268_fu_26387_p1 = add_ln840_456_fu_26381_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_458_reg_29364' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13774 | assign zext_ln840_269_fu_26391_p1 = add_ln840_458_reg_29364;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13776:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_45_fu_24651_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13776 | assign zext_ln840_26_fu_24657_p1 = add_ln840_45_fu_24651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13778:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_459_reg_29369' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13778 | assign zext_ln840_270_fu_26394_p1 = add_ln840_459_reg_29369;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13780:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_460_reg_29374' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13780 | assign zext_ln840_271_fu_26397_p1 = add_ln840_460_reg_29374;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13782:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_462_fu_26406_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13782 | assign zext_ln840_272_fu_26412_p1 = add_ln840_462_fu_26406_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13784:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_463_fu_26416_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13784 | assign zext_ln840_273_fu_26422_p1 = add_ln840_463_fu_26416_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13786:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_466_reg_29379' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13786 | assign zext_ln840_274_fu_26432_p1 = add_ln840_466_reg_29379;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13788:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_468_reg_29384' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13788 | assign zext_ln840_275_fu_26435_p1 = add_ln840_468_reg_29384;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13790:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_469_fu_26438_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13790 | assign zext_ln840_276_fu_26444_p1 = add_ln840_469_fu_26438_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13792:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_471_reg_29389' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13792 | assign zext_ln840_277_fu_26448_p1 = add_ln840_471_reg_29389;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13794:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_473_reg_29394' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13794 | assign zext_ln840_278_fu_26451_p1 = add_ln840_473_reg_29394;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13796:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_474_fu_26454_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13796 | assign zext_ln840_279_fu_26460_p1 = add_ln840_474_fu_26454_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13798:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_46_fu_24661_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13798 | assign zext_ln840_27_fu_24667_p1 = add_ln840_46_fu_24661_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13800:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_475_fu_26464_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13800 | assign zext_ln840_280_fu_26470_p1 = add_ln840_475_fu_26464_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13802:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_477_reg_29399' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13802 | assign zext_ln840_281_fu_26474_p1 = add_ln840_477_reg_29399;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13804:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_479_reg_29404' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13804 | assign zext_ln840_282_fu_26477_p1 = add_ln840_479_reg_29404;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13806:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_480_fu_26480_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13806 | assign zext_ln840_283_fu_26486_p1 = add_ln840_480_fu_26480_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_482_reg_29409' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13808 | assign zext_ln840_284_fu_26490_p1 = add_ln840_482_reg_29409;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13810:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_483_reg_29414' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13810 | assign zext_ln840_285_fu_26493_p1 = add_ln840_483_reg_29414;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13812:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_484_reg_29419' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13812 | assign zext_ln840_286_fu_26496_p1 = add_ln840_484_reg_29419;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13814:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_486_fu_26505_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13814 | assign zext_ln840_287_fu_26511_p1 = add_ln840_486_fu_26505_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13816:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_487_fu_26515_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13816 | assign zext_ln840_288_fu_26521_p1 = add_ln840_487_fu_26515_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13818:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_488_fu_26525_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13818 | assign zext_ln840_289_fu_26531_p1 = add_ln840_488_fu_26525_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13820:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_47_fu_24671_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13820 | assign zext_ln840_28_fu_24677_p1 = add_ln840_47_fu_24671_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13822:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_490_reg_29424' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13822 | assign zext_ln840_290_fu_26541_p1 = add_ln840_490_reg_29424;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13824:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_493_reg_29429' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13824 | assign zext_ln840_291_fu_26550_p1 = add_ln840_493_reg_29429;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13826:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_496_reg_29434' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13826 | assign zext_ln840_292_fu_26559_p1 = add_ln840_496_reg_29434;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13828:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_498_reg_29439' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13828 | assign zext_ln840_293_fu_26562_p1 = add_ln840_498_reg_29439;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13830:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_499_fu_26565_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13830 | assign zext_ln840_294_fu_26571_p1 = add_ln840_499_fu_26565_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13832:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_502_reg_29444' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13832 | assign zext_ln840_295_fu_26581_p1 = add_ln840_502_reg_29444;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13834:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_504_reg_29449' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13834 | assign zext_ln840_296_fu_26584_p1 = add_ln840_504_reg_29449;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13836:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_505_fu_26587_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13836 | assign zext_ln840_297_fu_26593_p1 = add_ln840_505_fu_26587_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_507_reg_29454' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13838 | assign zext_ln840_298_fu_26597_p1 = add_ln840_507_reg_29454;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13840:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_508_reg_29459' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13840 | assign zext_ln840_299_fu_26600_p1 = add_ln840_508_reg_29459;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13842:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_49_reg_28614' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13842 | assign zext_ln840_29_fu_24687_p1 = add_ln840_49_reg_28614;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13844:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_6_reg_28534' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13844 | assign zext_ln840_2_fu_24499_p1 = add_ln840_6_reg_28534;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_509_reg_29464' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13846 | assign zext_ln840_300_fu_26603_p1 = add_ln840_509_reg_29464;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13848:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_511_fu_26612_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13848 | assign zext_ln840_301_fu_26618_p1 = add_ln840_511_fu_26612_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13850:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_512_fu_26622_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13850 | assign zext_ln840_302_fu_26628_p1 = add_ln840_512_fu_26622_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13852:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_515_reg_29469' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13852 | assign zext_ln840_303_fu_26638_p1 = add_ln840_515_reg_29469;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_517_reg_29474' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13854 | assign zext_ln840_304_fu_26641_p1 = add_ln840_517_reg_29474;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13856:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_518_fu_26644_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13856 | assign zext_ln840_305_fu_26650_p1 = add_ln840_518_fu_26644_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13858:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_520_reg_29479' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13858 | assign zext_ln840_306_fu_26654_p1 = add_ln840_520_reg_29479;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_522_reg_29484' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13860 | assign zext_ln840_307_fu_26657_p1 = add_ln840_522_reg_29484;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13862:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_523_fu_26660_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13862 | assign zext_ln840_308_fu_26666_p1 = add_ln840_523_fu_26660_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13864:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_524_fu_26670_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13864 | assign zext_ln840_309_fu_26676_p1 = add_ln840_524_fu_26670_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13866:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_reg_28619' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13866 | assign zext_ln840_30_fu_24696_p1 = add_ln840_52_reg_28619;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13868:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_526_reg_29489' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13868 | assign zext_ln840_310_fu_26680_p1 = add_ln840_526_reg_29489;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13870:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_528_reg_29494' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13870 | assign zext_ln840_311_fu_26683_p1 = add_ln840_528_reg_29494;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13872:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_529_fu_26686_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13872 | assign zext_ln840_312_fu_26692_p1 = add_ln840_529_fu_26686_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13874:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_531_reg_29499' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13874 | assign zext_ln840_313_fu_26696_p1 = add_ln840_531_reg_29499;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13876:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_532_reg_29504' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13876 | assign zext_ln840_314_fu_26699_p1 = add_ln840_532_reg_29504;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_533_reg_29509' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13878 | assign zext_ln840_315_fu_26702_p1 = add_ln840_533_reg_29509;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13880:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_535_fu_26711_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13880 | assign zext_ln840_316_fu_26717_p1 = add_ln840_535_fu_26711_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13882:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_536_fu_26721_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13882 | assign zext_ln840_317_fu_26727_p1 = add_ln840_536_fu_26721_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13884:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_537_fu_26731_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13884 | assign zext_ln840_318_fu_26737_p1 = add_ln840_537_fu_26731_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13886:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_539_reg_29514' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13886 | assign zext_ln840_319_fu_26747_p1 = add_ln840_539_reg_29514;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13888:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_55_reg_28624' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13888 | assign zext_ln840_31_fu_24705_p1 = add_ln840_55_reg_28624;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13890:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_542_reg_29519' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13890 | assign zext_ln840_320_fu_26756_p1 = add_ln840_542_reg_29519;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13892:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_545_reg_29524' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13892 | assign zext_ln840_321_fu_26765_p1 = add_ln840_545_reg_29524;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13894:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_547_reg_29529' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13894 | assign zext_ln840_322_fu_26768_p1 = add_ln840_547_reg_29529;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13896:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_548_fu_26771_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13896 | assign zext_ln840_323_fu_26777_p1 = add_ln840_548_fu_26771_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13898:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_551_reg_29534' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13898 | assign zext_ln840_324_fu_26787_p1 = add_ln840_551_reg_29534;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13900:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_553_reg_29539' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13900 | assign zext_ln840_325_fu_26790_p1 = add_ln840_553_reg_29539;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13902:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_554_fu_26793_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13902 | assign zext_ln840_326_fu_26799_p1 = add_ln840_554_fu_26793_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13904:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_556_reg_29544' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13904 | assign zext_ln840_327_fu_26803_p1 = add_ln840_556_reg_29544;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13906:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_557_reg_29549' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13906 | assign zext_ln840_328_fu_26806_p1 = add_ln840_557_reg_29549;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_558_reg_29554' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13908 | assign zext_ln840_329_fu_26809_p1 = add_ln840_558_reg_29554;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13910:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_28629' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13910 | assign zext_ln840_32_fu_24708_p1 = add_ln840_57_reg_28629;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13912:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_560_fu_26818_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13912 | assign zext_ln840_330_fu_26824_p1 = add_ln840_560_fu_26818_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13914:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_561_fu_26828_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13914 | assign zext_ln840_331_fu_26834_p1 = add_ln840_561_fu_26828_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13916:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_564_reg_29559' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13916 | assign zext_ln840_332_fu_26844_p1 = add_ln840_564_reg_29559;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13918:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_566_reg_29564' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13918 | assign zext_ln840_333_fu_26847_p1 = add_ln840_566_reg_29564;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13920:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_567_fu_26850_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13920 | assign zext_ln840_334_fu_26856_p1 = add_ln840_567_fu_26850_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13922:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_569_reg_29569' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13922 | assign zext_ln840_335_fu_26860_p1 = add_ln840_569_reg_29569;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_571_reg_29574' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13924 | assign zext_ln840_336_fu_26863_p1 = add_ln840_571_reg_29574;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13926:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_572_fu_26866_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13926 | assign zext_ln840_337_fu_26872_p1 = add_ln840_572_fu_26866_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13928:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_573_fu_26876_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13928 | assign zext_ln840_338_fu_26882_p1 = add_ln840_573_fu_26876_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_575_reg_29579' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13930 | assign zext_ln840_339_fu_26886_p1 = add_ln840_575_reg_29579;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13932:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_24711_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13932 | assign zext_ln840_33_fu_24717_p1 = add_ln840_58_fu_24711_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13934:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_577_reg_29584' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13934 | assign zext_ln840_340_fu_26889_p1 = add_ln840_577_reg_29584;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13936:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_578_fu_26892_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13936 | assign zext_ln840_341_fu_26898_p1 = add_ln840_578_fu_26892_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13938:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_580_reg_29589' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13938 | assign zext_ln840_342_fu_26902_p1 = add_ln840_580_reg_29589;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13940:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_581_reg_29594' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13940 | assign zext_ln840_343_fu_26905_p1 = add_ln840_581_reg_29594;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_582_reg_29599' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13942 | assign zext_ln840_344_fu_26908_p1 = add_ln840_582_reg_29599;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13944:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_584_fu_26917_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13944 | assign zext_ln840_345_fu_26923_p1 = add_ln840_584_fu_26917_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13946:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_585_fu_26927_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13946 | assign zext_ln840_346_fu_26933_p1 = add_ln840_585_fu_26927_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13948:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_586_fu_26937_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13948 | assign zext_ln840_347_fu_26943_p1 = add_ln840_586_fu_26937_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13950:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_588_reg_29604' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13950 | assign zext_ln840_348_fu_26953_p1 = add_ln840_588_reg_29604;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13952:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_591_reg_29609' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13952 | assign zext_ln840_349_fu_26962_p1 = add_ln840_591_reg_29609;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13954:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_reg_28634' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13954 | assign zext_ln840_34_fu_24727_p1 = add_ln840_61_reg_28634;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13956:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_594_reg_29614' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13956 | assign zext_ln840_350_fu_26971_p1 = add_ln840_594_reg_29614;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13958:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_596_reg_29619' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13958 | assign zext_ln840_351_fu_26974_p1 = add_ln840_596_reg_29619;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13960:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_597_fu_26977_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13960 | assign zext_ln840_352_fu_26983_p1 = add_ln840_597_fu_26977_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13962:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_600_reg_29624' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13962 | assign zext_ln840_353_fu_26993_p1 = add_ln840_600_reg_29624;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_602_reg_29629' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13964 | assign zext_ln840_354_fu_26996_p1 = add_ln840_602_reg_29629;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13966:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_603_fu_26999_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13966 | assign zext_ln840_355_fu_27005_p1 = add_ln840_603_fu_26999_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13968:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_605_reg_29634' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13968 | assign zext_ln840_356_fu_27009_p1 = add_ln840_605_reg_29634;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13970:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_606_reg_29639' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13970 | assign zext_ln840_357_fu_27012_p1 = add_ln840_606_reg_29639;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13972:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_607_reg_29644' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13972 | assign zext_ln840_358_fu_27015_p1 = add_ln840_607_reg_29644;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13974:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_609_fu_27024_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13974 | assign zext_ln840_359_fu_27030_p1 = add_ln840_609_fu_27024_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13976:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_63_reg_28639' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13976 | assign zext_ln840_35_fu_24730_p1 = add_ln840_63_reg_28639;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13978:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_610_fu_27034_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13978 | assign zext_ln840_360_fu_27040_p1 = add_ln840_610_fu_27034_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_613_reg_29649' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13980 | assign zext_ln840_361_fu_27050_p1 = add_ln840_613_reg_29649;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13982:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_615_reg_29654' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13982 | assign zext_ln840_362_fu_27053_p1 = add_ln840_615_reg_29654;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13984:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_616_fu_27056_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13984 | assign zext_ln840_363_fu_27062_p1 = add_ln840_616_fu_27056_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_618_reg_29659' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13986 | assign zext_ln840_364_fu_27066_p1 = add_ln840_618_reg_29659;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13988:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_620_reg_29664' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13988 | assign zext_ln840_365_fu_27069_p1 = add_ln840_620_reg_29664;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13990:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_621_fu_27072_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13990 | assign zext_ln840_366_fu_27078_p1 = add_ln840_621_fu_27072_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13992:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_622_fu_27082_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13992 | assign zext_ln840_367_fu_27088_p1 = add_ln840_622_fu_27082_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13994:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_624_reg_29669' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13994 | assign zext_ln840_368_fu_27092_p1 = add_ln840_624_reg_29669;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13996:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_626_reg_29674' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13996 | assign zext_ln840_369_fu_27095_p1 = add_ln840_626_reg_29674;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:13998:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_64_fu_24733_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "13998 | assign zext_ln840_36_fu_24739_p1 = add_ln840_64_fu_24733_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14000:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_627_fu_27098_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14000 | assign zext_ln840_370_fu_27104_p1 = add_ln840_627_fu_27098_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_629_reg_29679' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14002 | assign zext_ln840_371_fu_27108_p1 = add_ln840_629_reg_29679;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14004:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_630_reg_29684' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14004 | assign zext_ln840_372_fu_27111_p1 = add_ln840_630_reg_29684;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14006:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_631_reg_29689' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14006 | assign zext_ln840_373_fu_27114_p1 = add_ln840_631_reg_29689;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14008:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_633_fu_27123_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14008 | assign zext_ln840_374_fu_27129_p1 = add_ln840_633_fu_27123_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14010:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_634_fu_27133_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14010 | assign zext_ln840_375_fu_27139_p1 = add_ln840_634_fu_27133_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14012:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_635_fu_27143_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14012 | assign zext_ln840_376_fu_27149_p1 = add_ln840_635_fu_27143_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14014:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_637_reg_29694' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14014 | assign zext_ln840_377_fu_27159_p1 = add_ln840_637_reg_29694;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14016:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_640_reg_29699' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14016 | assign zext_ln840_378_fu_27168_p1 = add_ln840_640_reg_29699;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14018:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_643_reg_29704' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14018 | assign zext_ln840_379_fu_27177_p1 = add_ln840_643_reg_29704;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14020:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_reg_28644' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14020 | assign zext_ln840_37_fu_24743_p1 = add_ln840_66_reg_28644;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14022:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_645_reg_29709' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14022 | assign zext_ln840_380_fu_27180_p1 = add_ln840_645_reg_29709;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14024:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_646_fu_27183_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14024 | assign zext_ln840_381_fu_27189_p1 = add_ln840_646_fu_27183_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_649_reg_29714' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14026 | assign zext_ln840_382_fu_27199_p1 = add_ln840_649_reg_29714;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14028:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_651_reg_29719' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14028 | assign zext_ln840_383_fu_27202_p1 = add_ln840_651_reg_29719;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14030:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_652_fu_27205_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14030 | assign zext_ln840_384_fu_27211_p1 = add_ln840_652_fu_27205_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14032:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_654_reg_29724' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14032 | assign zext_ln840_385_fu_27215_p1 = add_ln840_654_reg_29724;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14034:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_655_reg_29729' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14034 | assign zext_ln840_386_fu_27218_p1 = add_ln840_655_reg_29729;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14036:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_656_reg_29734' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14036 | assign zext_ln840_387_fu_27221_p1 = add_ln840_656_reg_29734;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14038:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_658_fu_27230_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14038 | assign zext_ln840_388_fu_27236_p1 = add_ln840_658_fu_27230_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14040:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_659_fu_27240_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14040 | assign zext_ln840_389_fu_27246_p1 = add_ln840_659_fu_27240_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14042:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_67_reg_28649' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14042 | assign zext_ln840_38_fu_24746_p1 = add_ln840_67_reg_28649;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14044:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_662_reg_29739' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14044 | assign zext_ln840_390_fu_27256_p1 = add_ln840_662_reg_29739;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_664_reg_29744' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14046 | assign zext_ln840_391_fu_27259_p1 = add_ln840_664_reg_29744;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14048:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_665_fu_27262_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14048 | assign zext_ln840_392_fu_27268_p1 = add_ln840_665_fu_27262_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14050:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_667_reg_29749' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14050 | assign zext_ln840_393_fu_27272_p1 = add_ln840_667_reg_29749;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14052:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_669_reg_29754' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14052 | assign zext_ln840_394_fu_27275_p1 = add_ln840_669_reg_29754;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14054:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_670_fu_27278_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14054 | assign zext_ln840_395_fu_27284_p1 = add_ln840_670_fu_27278_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14056:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_671_fu_27288_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14056 | assign zext_ln840_396_fu_27294_p1 = add_ln840_671_fu_27288_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14058:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_673_reg_29759' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14058 | assign zext_ln840_397_fu_27298_p1 = add_ln840_673_reg_29759;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14060:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_675_reg_29764' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14060 | assign zext_ln840_398_fu_27301_p1 = add_ln840_675_reg_29764;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14062:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_676_fu_27304_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14062 | assign zext_ln840_399_fu_27310_p1 = add_ln840_676_fu_27304_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14064:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_68_reg_28654' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14064 | assign zext_ln840_39_fu_24749_p1 = add_ln840_68_reg_28654;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14066:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_8_reg_28539' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14066 | assign zext_ln840_3_fu_24502_p1 = add_ln840_8_reg_28539;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_678_reg_29769' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14068 | assign zext_ln840_400_fu_27314_p1 = add_ln840_678_reg_29769;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_679_reg_29774' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14070 | assign zext_ln840_401_fu_27317_p1 = add_ln840_679_reg_29774;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14072:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_680_reg_29779' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14072 | assign zext_ln840_402_fu_27320_p1 = add_ln840_680_reg_29779;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14074:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_682_fu_27329_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14074 | assign zext_ln840_403_fu_27335_p1 = add_ln840_682_fu_27329_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14076:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_683_fu_27339_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14076 | assign zext_ln840_404_fu_27345_p1 = add_ln840_683_fu_27339_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14078:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_684_fu_27349_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14078 | assign zext_ln840_405_fu_27355_p1 = add_ln840_684_fu_27349_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14080:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_686_reg_29784' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14080 | assign zext_ln840_406_fu_27365_p1 = add_ln840_686_reg_29784;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14082:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_689_reg_29789' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14082 | assign zext_ln840_407_fu_27374_p1 = add_ln840_689_reg_29789;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14084:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_692_reg_29794' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14084 | assign zext_ln840_408_fu_27383_p1 = add_ln840_692_reg_29794;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_694_reg_29799' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14086 | assign zext_ln840_409_fu_27386_p1 = add_ln840_694_reg_29799;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14088:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_70_fu_24758_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14088 | assign zext_ln840_40_fu_24764_p1 = add_ln840_70_fu_24758_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14090:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_695_fu_27389_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14090 | assign zext_ln840_410_fu_27395_p1 = add_ln840_695_fu_27389_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14092:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_698_reg_29804' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14092 | assign zext_ln840_411_fu_27405_p1 = add_ln840_698_reg_29804;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14094:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_700_reg_29809' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14094 | assign zext_ln840_412_fu_27408_p1 = add_ln840_700_reg_29809;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14096:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_701_fu_27411_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14096 | assign zext_ln840_413_fu_27417_p1 = add_ln840_701_fu_27411_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14098:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_703_reg_29814' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14098 | assign zext_ln840_414_fu_27421_p1 = add_ln840_703_reg_29814;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14100:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_704_reg_29819' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14100 | assign zext_ln840_415_fu_27424_p1 = add_ln840_704_reg_29819;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_705_reg_29824' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14102 | assign zext_ln840_416_fu_27427_p1 = add_ln840_705_reg_29824;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14104:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_707_fu_27436_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14104 | assign zext_ln840_417_fu_27442_p1 = add_ln840_707_fu_27436_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14106:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_708_fu_27446_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14106 | assign zext_ln840_418_fu_27452_p1 = add_ln840_708_fu_27446_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14108:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_711_reg_29829' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14108 | assign zext_ln840_419_fu_27462_p1 = add_ln840_711_reg_29829;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14110:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_71_fu_24768_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14110 | assign zext_ln840_41_fu_24774_p1 = add_ln840_71_fu_24768_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14112:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_713_reg_29834' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14112 | assign zext_ln840_420_fu_27465_p1 = add_ln840_713_reg_29834;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14114:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_714_fu_27468_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14114 | assign zext_ln840_421_fu_27474_p1 = add_ln840_714_fu_27468_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14116:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_716_reg_29839' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14116 | assign zext_ln840_422_fu_27478_p1 = add_ln840_716_reg_29839;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14118:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_718_reg_29844' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14118 | assign zext_ln840_423_fu_27481_p1 = add_ln840_718_reg_29844;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14120:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_719_fu_27484_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14120 | assign zext_ln840_424_fu_27490_p1 = add_ln840_719_fu_27484_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14122:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_720_fu_27494_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14122 | assign zext_ln840_425_fu_27500_p1 = add_ln840_720_fu_27494_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14124:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_722_reg_29849' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14124 | assign zext_ln840_426_fu_27504_p1 = add_ln840_722_reg_29849;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14126:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_724_reg_29854' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14126 | assign zext_ln840_427_fu_27507_p1 = add_ln840_724_reg_29854;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14128:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_725_fu_27510_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14128 | assign zext_ln840_428_fu_27516_p1 = add_ln840_725_fu_27510_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14130:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_727_reg_29859' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14130 | assign zext_ln840_429_fu_27520_p1 = add_ln840_727_reg_29859;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14132:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_74_reg_28659' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14132 | assign zext_ln840_42_fu_24784_p1 = add_ln840_74_reg_28659;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14134:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_728_reg_29864' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14134 | assign zext_ln840_430_fu_27523_p1 = add_ln840_728_reg_29864;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14136:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_729_reg_29869' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14136 | assign zext_ln840_431_fu_27526_p1 = add_ln840_729_reg_29869;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14138:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_731_fu_27535_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14138 | assign zext_ln840_432_fu_27541_p1 = add_ln840_731_fu_27535_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14140:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_732_fu_27545_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14140 | assign zext_ln840_433_fu_27551_p1 = add_ln840_732_fu_27545_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14142:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_733_fu_27555_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14142 | assign zext_ln840_434_fu_27561_p1 = add_ln840_733_fu_27555_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14144:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_735_reg_29874' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14144 | assign zext_ln840_435_fu_27571_p1 = add_ln840_735_reg_29874;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14146:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_738_reg_29879' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14146 | assign zext_ln840_436_fu_27580_p1 = add_ln840_738_reg_29879;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14148:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_741_reg_29884' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14148 | assign zext_ln840_437_fu_27589_p1 = add_ln840_741_reg_29884;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14150:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_743_reg_29889' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14150 | assign zext_ln840_438_fu_27592_p1 = add_ln840_743_reg_29889;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14152:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_744_fu_27595_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14152 | assign zext_ln840_439_fu_27601_p1 = add_ln840_744_fu_27595_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14154:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_76_reg_28664' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14154 | assign zext_ln840_43_fu_24787_p1 = add_ln840_76_reg_28664;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14156:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_747_reg_29894' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14156 | assign zext_ln840_440_fu_27611_p1 = add_ln840_747_reg_29894;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14158:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_749_reg_29899' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14158 | assign zext_ln840_441_fu_27614_p1 = add_ln840_749_reg_29899;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14160:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_750_fu_27617_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14160 | assign zext_ln840_442_fu_27623_p1 = add_ln840_750_fu_27617_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14162:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_752_reg_29904' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14162 | assign zext_ln840_443_fu_27627_p1 = add_ln840_752_reg_29904;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14164:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_753_reg_29909' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14164 | assign zext_ln840_444_fu_27630_p1 = add_ln840_753_reg_29909;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14166:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_754_reg_29914' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14166 | assign zext_ln840_445_fu_27633_p1 = add_ln840_754_reg_29914;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14168:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_756_fu_27642_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14168 | assign zext_ln840_446_fu_27648_p1 = add_ln840_756_fu_27642_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14170:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_757_fu_27652_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14170 | assign zext_ln840_447_fu_27658_p1 = add_ln840_757_fu_27652_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14172:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_760_reg_29919' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14172 | assign zext_ln840_448_fu_27668_p1 = add_ln840_760_reg_29919;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14174:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_762_reg_29924' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14174 | assign zext_ln840_449_fu_27671_p1 = add_ln840_762_reg_29924;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14176:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_fu_24790_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14176 | assign zext_ln840_44_fu_24796_p1 = add_ln840_77_fu_24790_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14178:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_763_fu_27674_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14178 | assign zext_ln840_450_fu_27680_p1 = add_ln840_763_fu_27674_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14180:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_765_reg_29929' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14180 | assign zext_ln840_451_fu_27684_p1 = add_ln840_765_reg_29929;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14182:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_767_reg_29934' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14182 | assign zext_ln840_452_fu_27687_p1 = add_ln840_767_reg_29934;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14184:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_768_fu_27690_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14184 | assign zext_ln840_453_fu_27696_p1 = add_ln840_768_fu_27690_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14186:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_769_fu_27700_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14186 | assign zext_ln840_454_fu_27706_p1 = add_ln840_769_fu_27700_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14188:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_771_reg_29939' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14188 | assign zext_ln840_455_fu_27710_p1 = add_ln840_771_reg_29939;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14190:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_773_reg_29944' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14190 | assign zext_ln840_456_fu_27713_p1 = add_ln840_773_reg_29944;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14192:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_774_fu_27716_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14192 | assign zext_ln840_457_fu_27722_p1 = add_ln840_774_fu_27716_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14194:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_776_reg_29949' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14194 | assign zext_ln840_458_fu_27726_p1 = add_ln840_776_reg_29949;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14196:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_777_reg_29954' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14196 | assign zext_ln840_459_fu_27729_p1 = add_ln840_777_reg_29954;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14198:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_79_reg_28669' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14198 | assign zext_ln840_45_fu_24800_p1 = add_ln840_79_reg_28669;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14200:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_778_reg_29959' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14200 | assign zext_ln840_460_fu_27732_p1 = add_ln840_778_reg_29959;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14202:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_780_fu_27741_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14202 | assign zext_ln840_461_fu_27747_p1 = add_ln840_780_fu_27741_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14204:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_781_fu_27751_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14204 | assign zext_ln840_462_fu_27757_p1 = add_ln840_781_fu_27751_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14206:35: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_782_fu_27761_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14206 | assign zext_ln840_463_fu_27767_p1 = add_ln840_782_fu_27761_p2;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14208:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_81_reg_28674' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14208 | assign zext_ln840_46_fu_24803_p1 = add_ln840_81_reg_28674;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14210:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_82_fu_24806_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14210 | assign zext_ln840_47_fu_24812_p1 = add_ln840_82_fu_24806_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14212:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_83_fu_24816_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14212 | assign zext_ln840_48_fu_24822_p1 = add_ln840_83_fu_24816_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14214:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_reg_28679' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14214 | assign zext_ln840_49_fu_24826_p1 = add_ln840_85_reg_28679;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14216:33: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_9_fu_24505_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14216 | assign zext_ln840_4_fu_24511_p1 = add_ln840_9_fu_24505_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14218:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_87_reg_28684' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14218 | assign zext_ln840_50_fu_24829_p1 = add_ln840_87_reg_28684;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14220:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_88_fu_24832_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14220 | assign zext_ln840_51_fu_24838_p1 = add_ln840_88_fu_24832_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14222:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_90_reg_28689' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14222 | assign zext_ln840_52_fu_24842_p1 = add_ln840_90_reg_28689;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14224:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_91_reg_28694' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14224 | assign zext_ln840_53_fu_24845_p1 = add_ln840_91_reg_28694;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14226:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_92_reg_28699' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14226 | assign zext_ln840_54_fu_24848_p1 = add_ln840_92_reg_28699;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14228:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_fu_24857_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14228 | assign zext_ln840_55_fu_24863_p1 = add_ln840_94_fu_24857_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14230:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_95_fu_24867_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14230 | assign zext_ln840_56_fu_24873_p1 = add_ln840_95_fu_24867_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14232:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_96_fu_24877_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14232 | assign zext_ln840_57_fu_24883_p1 = add_ln840_96_fu_24877_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14234:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_98_reg_28704' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14234 | assign zext_ln840_58_fu_24893_p1 = add_ln840_98_reg_28704;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14236:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_101_reg_28709' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14236 | assign zext_ln840_59_fu_24902_p1 = add_ln840_101_reg_28709;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14238:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_reg_28544' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14238 | assign zext_ln840_5_fu_24521_p1 = add_ln840_12_reg_28544;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14240:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_104_reg_28714' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14240 | assign zext_ln840_60_fu_24911_p1 = add_ln840_104_reg_28714;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14242:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_106_reg_28719' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14242 | assign zext_ln840_61_fu_24914_p1 = add_ln840_106_reg_28719;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14244:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_107_fu_24917_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14244 | assign zext_ln840_62_fu_24923_p1 = add_ln840_107_fu_24917_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14246:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_110_reg_28724' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14246 | assign zext_ln840_63_fu_24933_p1 = add_ln840_110_reg_28724;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14248:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_112_reg_28729' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14248 | assign zext_ln840_64_fu_24936_p1 = add_ln840_112_reg_28729;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14250:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_fu_24939_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14250 | assign zext_ln840_65_fu_24945_p1 = add_ln840_113_fu_24939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14252:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_115_reg_28734' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14252 | assign zext_ln840_66_fu_24949_p1 = add_ln840_115_reg_28734;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14254:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_116_reg_28739' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14254 | assign zext_ln840_67_fu_24952_p1 = add_ln840_116_reg_28739;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14256:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_117_reg_28744' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14256 | assign zext_ln840_68_fu_24955_p1 = add_ln840_117_reg_28744;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14258:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_119_fu_24964_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14258 | assign zext_ln840_69_fu_24970_p1 = add_ln840_119_fu_24964_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14260:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_reg_28549' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14260 | assign zext_ln840_6_fu_24524_p1 = add_ln840_14_reg_28549;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14262:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_120_fu_24974_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14262 | assign zext_ln840_70_fu_24980_p1 = add_ln840_120_fu_24974_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14264:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_123_reg_28749' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14264 | assign zext_ln840_71_fu_24990_p1 = add_ln840_123_reg_28749;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14266:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_125_reg_28754' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14266 | assign zext_ln840_72_fu_24993_p1 = add_ln840_125_reg_28754;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14268:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_126_fu_24996_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14268 | assign zext_ln840_73_fu_25002_p1 = add_ln840_126_fu_24996_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14270:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_128_reg_28759' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14270 | assign zext_ln840_74_fu_25006_p1 = add_ln840_128_reg_28759;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14272:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_130_reg_28764' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14272 | assign zext_ln840_75_fu_25009_p1 = add_ln840_130_reg_28764;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14274:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_fu_25012_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14274 | assign zext_ln840_76_fu_25018_p1 = add_ln840_131_fu_25012_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14276:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_132_fu_25022_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14276 | assign zext_ln840_77_fu_25028_p1 = add_ln840_132_fu_25022_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14278:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_134_reg_28769' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14278 | assign zext_ln840_78_fu_25032_p1 = add_ln840_134_reg_28769;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14280:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_reg_28774' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14280 | assign zext_ln840_79_fu_25035_p1 = add_ln840_136_reg_28774;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14282:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_15_fu_24527_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14282 | assign zext_ln840_7_fu_24533_p1 = add_ln840_15_fu_24527_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14284:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_137_fu_25038_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14284 | assign zext_ln840_80_fu_25044_p1 = add_ln840_137_fu_25038_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14286:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_139_reg_28779' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14286 | assign zext_ln840_81_fu_25048_p1 = add_ln840_139_reg_28779;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14288:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_reg_28784' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14288 | assign zext_ln840_82_fu_25051_p1 = add_ln840_140_reg_28784;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14290:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_141_reg_28789' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14290 | assign zext_ln840_83_fu_25054_p1 = add_ln840_141_reg_28789;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14292:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_143_fu_25063_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14292 | assign zext_ln840_84_fu_25069_p1 = add_ln840_143_fu_25063_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14294:34: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_25073_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14294 | assign zext_ln840_85_fu_25079_p1 = add_ln840_144_fu_25073_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14296:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_145_fu_25083_p2' generates 5 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14296 | assign zext_ln840_86_fu_25089_p1 = add_ln840_145_fu_25083_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14298:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_reg_28794' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14298 | assign zext_ln840_87_fu_25099_p1 = add_ln840_147_reg_28794;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14300:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_150_reg_28799' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14300 | assign zext_ln840_88_fu_25108_p1 = add_ln840_150_reg_28799;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14302:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_reg_28804' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14302 | assign zext_ln840_89_fu_25117_p1 = add_ln840_153_reg_28804;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14304:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_reg_28554' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14304 | assign zext_ln840_8_fu_24537_p1 = add_ln840_17_reg_28554;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14306:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_reg_28809' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14306 | assign zext_ln840_90_fu_25120_p1 = add_ln840_155_reg_28809;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14308:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_156_fu_25123_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14308 | assign zext_ln840_91_fu_25129_p1 = add_ln840_156_fu_25123_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14310:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_reg_28814' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14310 | assign zext_ln840_92_fu_25139_p1 = add_ln840_159_reg_28814;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14312:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_reg_28819' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14312 | assign zext_ln840_93_fu_25142_p1 = add_ln840_161_reg_28819;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14314:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_162_fu_25145_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14314 | assign zext_ln840_94_fu_25151_p1 = add_ln840_162_fu_25145_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14316:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_reg_28824' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14316 | assign zext_ln840_95_fu_25155_p1 = add_ln840_164_reg_28824;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14318:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_reg_28829' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14318 | assign zext_ln840_96_fu_25158_p1 = add_ln840_165_reg_28829;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14320:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_reg_28834' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14320 | assign zext_ln840_97_fu_25161_p1 = add_ln840_166_reg_28834;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14322:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_25170_p2' generates 3 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14322 | assign zext_ln840_98_fu_25176_p1 = add_ln840_168_fu_25170_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14324:34: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_fu_25180_p2' generates 4 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14324 | assign zext_ln840_99_fu_25186_p1 = add_ln840_169_fu_25180_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14326:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_reg_28559' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14326 | assign zext_ln840_9_fu_24540_p1 = add_ln840_18_reg_28559;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14328:31: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_reg_28524' generates 2 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14328 | assign zext_ln840_fu_24481_p1 = add_ln840_reg_28524;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14330:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_100_fu_5627_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14330 | assign zext_ln90_100_fu_5633_p1 = r_100_fu_5627_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14332:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_101_fu_5643_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14332 | assign zext_ln90_101_fu_5649_p1 = r_101_fu_5643_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14334:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_102_fu_5659_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14334 | assign zext_ln90_102_fu_5665_p1 = r_102_fu_5659_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14336:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_103_fu_5675_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14336 | assign zext_ln90_103_fu_5681_p1 = r_103_fu_5675_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14338:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_104_fu_5691_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14338 | assign zext_ln90_104_fu_5697_p1 = r_104_fu_5691_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14340:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_105_fu_5707_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14340 | assign zext_ln90_105_fu_5713_p1 = r_105_fu_5707_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14342:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_106_fu_5723_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14342 | assign zext_ln90_106_fu_5729_p1 = r_106_fu_5723_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14344:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_107_fu_5739_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14344 | assign zext_ln90_107_fu_5745_p1 = r_107_fu_5739_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14346:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_108_fu_5755_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14346 | assign zext_ln90_108_fu_5761_p1 = r_108_fu_5755_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14348:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_109_fu_5771_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14348 | assign zext_ln90_109_fu_5777_p1 = r_109_fu_5771_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14350:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_10_fu_2727_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14350 | assign zext_ln90_10_fu_2733_p1 = r_10_fu_2727_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14352:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_110_fu_5787_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14352 | assign zext_ln90_110_fu_5793_p1 = r_110_fu_5787_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14354:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_111_fu_5803_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14354 | assign zext_ln90_111_fu_5809_p1 = r_111_fu_5803_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14356:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_112_fu_5819_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14356 | assign zext_ln90_112_fu_5825_p1 = r_112_fu_5819_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14358:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_113_fu_5835_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14358 | assign zext_ln90_113_fu_5841_p1 = r_113_fu_5835_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14360:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_114_fu_5851_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14360 | assign zext_ln90_114_fu_5857_p1 = r_114_fu_5851_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14362:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_115_fu_5867_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14362 | assign zext_ln90_115_fu_5873_p1 = r_115_fu_5867_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14364:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_116_fu_5883_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14364 | assign zext_ln90_116_fu_5889_p1 = r_116_fu_5883_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14366:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_117_fu_5899_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14366 | assign zext_ln90_117_fu_5905_p1 = r_117_fu_5899_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14368:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_118_fu_5915_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14368 | assign zext_ln90_118_fu_5921_p1 = r_118_fu_5915_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14370:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_119_fu_5931_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14370 | assign zext_ln90_119_fu_5937_p1 = r_119_fu_5931_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14372:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_11_fu_2751_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14372 | assign zext_ln90_11_fu_2757_p1 = r_11_fu_2751_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14374:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_120_fu_5947_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14374 | assign zext_ln90_120_fu_5953_p1 = r_120_fu_5947_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14376:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_121_fu_5963_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14376 | assign zext_ln90_121_fu_5969_p1 = r_121_fu_5963_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14378:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_122_fu_5979_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14378 | assign zext_ln90_122_fu_5985_p1 = r_122_fu_5979_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14380:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_123_fu_5995_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14380 | assign zext_ln90_123_fu_6001_p1 = r_123_fu_5995_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14382:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_124_fu_6011_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14382 | assign zext_ln90_124_fu_6017_p1 = r_124_fu_6011_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14384:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_125_fu_6027_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14384 | assign zext_ln90_125_fu_6033_p1 = r_125_fu_6027_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14386:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_126_fu_6043_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14386 | assign zext_ln90_126_fu_6049_p1 = r_126_fu_6043_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14388:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_127_fu_6059_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14388 | assign zext_ln90_127_fu_6065_p1 = r_127_fu_6059_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14390:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_128_fu_6075_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14390 | assign zext_ln90_128_fu_6081_p1 = r_128_fu_6075_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14392:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_129_fu_6091_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14392 | assign zext_ln90_129_fu_6097_p1 = r_129_fu_6091_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14394:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_12_fu_2775_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14394 | assign zext_ln90_12_fu_2781_p1 = r_12_fu_2775_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14396:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_130_fu_6107_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14396 | assign zext_ln90_130_fu_6113_p1 = r_130_fu_6107_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14398:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_131_fu_6123_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14398 | assign zext_ln90_131_fu_6129_p1 = r_131_fu_6123_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14400:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_132_fu_6139_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14400 | assign zext_ln90_132_fu_6145_p1 = r_132_fu_6139_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14402:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_133_fu_6155_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14402 | assign zext_ln90_133_fu_6161_p1 = r_133_fu_6155_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14404:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_134_fu_6171_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14404 | assign zext_ln90_134_fu_6177_p1 = r_134_fu_6171_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14406:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_135_fu_6187_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14406 | assign zext_ln90_135_fu_6193_p1 = r_135_fu_6187_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14408:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_136_fu_6203_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14408 | assign zext_ln90_136_fu_6209_p1 = r_136_fu_6203_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14410:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_137_fu_6219_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14410 | assign zext_ln90_137_fu_6225_p1 = r_137_fu_6219_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14412:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_138_fu_6235_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14412 | assign zext_ln90_138_fu_6241_p1 = r_138_fu_6235_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14414:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_139_fu_6251_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14414 | assign zext_ln90_139_fu_6257_p1 = r_139_fu_6251_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14416:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_13_fu_2799_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14416 | assign zext_ln90_13_fu_2805_p1 = r_13_fu_2799_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14418:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_140_fu_6267_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14418 | assign zext_ln90_140_fu_6273_p1 = r_140_fu_6267_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14420:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_141_fu_6283_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14420 | assign zext_ln90_141_fu_6289_p1 = r_141_fu_6283_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14422:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_142_fu_6299_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14422 | assign zext_ln90_142_fu_6305_p1 = r_142_fu_6299_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14424:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_143_fu_6315_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14424 | assign zext_ln90_143_fu_6321_p1 = r_143_fu_6315_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14426:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_144_fu_6331_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14426 | assign zext_ln90_144_fu_6337_p1 = r_144_fu_6331_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14428:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_145_fu_6347_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14428 | assign zext_ln90_145_fu_6353_p1 = r_145_fu_6347_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14430:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_146_fu_6363_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14430 | assign zext_ln90_146_fu_6369_p1 = r_146_fu_6363_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14432:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_147_fu_6957_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14432 | assign zext_ln90_147_fu_6963_p1 = r_147_fu_6957_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14434:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_148_fu_6973_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14434 | assign zext_ln90_148_fu_6979_p1 = r_148_fu_6973_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14436:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_149_fu_6989_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14436 | assign zext_ln90_149_fu_6995_p1 = r_149_fu_6989_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14438:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_14_fu_2823_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14438 | assign zext_ln90_14_fu_2829_p1 = r_14_fu_2823_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14440:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_150_fu_7005_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14440 | assign zext_ln90_150_fu_7011_p1 = r_150_fu_7005_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14442:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_151_fu_7021_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14442 | assign zext_ln90_151_fu_7027_p1 = r_151_fu_7021_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14444:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_152_fu_7037_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14444 | assign zext_ln90_152_fu_7043_p1 = r_152_fu_7037_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14446:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_153_fu_7053_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14446 | assign zext_ln90_153_fu_7059_p1 = r_153_fu_7053_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14448:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_154_fu_7069_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14448 | assign zext_ln90_154_fu_7075_p1 = r_154_fu_7069_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14450:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_155_fu_7085_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14450 | assign zext_ln90_155_fu_7091_p1 = r_155_fu_7085_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14452:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_156_fu_7101_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14452 | assign zext_ln90_156_fu_7107_p1 = r_156_fu_7101_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14454:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_157_fu_7117_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14454 | assign zext_ln90_157_fu_7123_p1 = r_157_fu_7117_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14456:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_158_fu_7133_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14456 | assign zext_ln90_158_fu_7139_p1 = r_158_fu_7133_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14458:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_159_fu_7149_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14458 | assign zext_ln90_159_fu_7155_p1 = r_159_fu_7149_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14460:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_15_fu_2847_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14460 | assign zext_ln90_15_fu_2853_p1 = r_15_fu_2847_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14462:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_160_fu_7165_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14462 | assign zext_ln90_160_fu_7171_p1 = r_160_fu_7165_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14464:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_161_fu_7181_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14464 | assign zext_ln90_161_fu_7187_p1 = r_161_fu_7181_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14466:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_162_fu_7197_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14466 | assign zext_ln90_162_fu_7203_p1 = r_162_fu_7197_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14468:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_163_fu_7213_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14468 | assign zext_ln90_163_fu_7219_p1 = r_163_fu_7213_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14470:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_164_fu_7229_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14470 | assign zext_ln90_164_fu_7235_p1 = r_164_fu_7229_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14472:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_165_fu_7245_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14472 | assign zext_ln90_165_fu_7251_p1 = r_165_fu_7245_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14474:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_166_fu_7261_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14474 | assign zext_ln90_166_fu_7267_p1 = r_166_fu_7261_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14476:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_167_fu_7277_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14476 | assign zext_ln90_167_fu_7283_p1 = r_167_fu_7277_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14478:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_168_fu_7293_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14478 | assign zext_ln90_168_fu_7299_p1 = r_168_fu_7293_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14480:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_169_fu_7309_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14480 | assign zext_ln90_169_fu_7315_p1 = r_169_fu_7309_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14482:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_16_fu_2871_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14482 | assign zext_ln90_16_fu_2877_p1 = r_16_fu_2871_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14484:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_170_fu_7325_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14484 | assign zext_ln90_170_fu_7331_p1 = r_170_fu_7325_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14486:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_171_fu_7341_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14486 | assign zext_ln90_171_fu_7347_p1 = r_171_fu_7341_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14488:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_172_fu_7357_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14488 | assign zext_ln90_172_fu_7363_p1 = r_172_fu_7357_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14490:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_173_fu_7373_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14490 | assign zext_ln90_173_fu_7379_p1 = r_173_fu_7373_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14492:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_174_fu_7389_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14492 | assign zext_ln90_174_fu_7395_p1 = r_174_fu_7389_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14494:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_175_fu_7405_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14494 | assign zext_ln90_175_fu_7411_p1 = r_175_fu_7405_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14496:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_176_fu_7421_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14496 | assign zext_ln90_176_fu_7427_p1 = r_176_fu_7421_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14498:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_177_fu_7437_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14498 | assign zext_ln90_177_fu_7443_p1 = r_177_fu_7437_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14500:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_178_fu_7453_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14500 | assign zext_ln90_178_fu_7459_p1 = r_178_fu_7453_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14502:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_179_fu_7469_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14502 | assign zext_ln90_179_fu_7475_p1 = r_179_fu_7469_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14504:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_17_fu_2895_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14504 | assign zext_ln90_17_fu_2901_p1 = r_17_fu_2895_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14506:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_180_fu_7485_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14506 | assign zext_ln90_180_fu_7491_p1 = r_180_fu_7485_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14508:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_181_fu_7501_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14508 | assign zext_ln90_181_fu_7507_p1 = r_181_fu_7501_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14510:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_182_fu_7517_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14510 | assign zext_ln90_182_fu_7523_p1 = r_182_fu_7517_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14512:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_183_fu_7533_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14512 | assign zext_ln90_183_fu_7539_p1 = r_183_fu_7533_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14514:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_184_fu_7549_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14514 | assign zext_ln90_184_fu_7555_p1 = r_184_fu_7549_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14516:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_185_fu_7565_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14516 | assign zext_ln90_185_fu_7571_p1 = r_185_fu_7565_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14518:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_186_fu_7581_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14518 | assign zext_ln90_186_fu_7587_p1 = r_186_fu_7581_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14520:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_187_fu_7597_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14520 | assign zext_ln90_187_fu_7603_p1 = r_187_fu_7597_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14522:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_188_fu_7613_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14522 | assign zext_ln90_188_fu_7619_p1 = r_188_fu_7613_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14524:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_189_fu_7629_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14524 | assign zext_ln90_189_fu_7635_p1 = r_189_fu_7629_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14526:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_18_fu_2919_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14526 | assign zext_ln90_18_fu_2925_p1 = r_18_fu_2919_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14528:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_190_fu_7645_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14528 | assign zext_ln90_190_fu_7651_p1 = r_190_fu_7645_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14530:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_191_fu_7661_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14530 | assign zext_ln90_191_fu_7667_p1 = r_191_fu_7661_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14532:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_192_fu_7677_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14532 | assign zext_ln90_192_fu_7683_p1 = r_192_fu_7677_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14534:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_193_fu_7693_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14534 | assign zext_ln90_193_fu_7699_p1 = r_193_fu_7693_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14536:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_194_fu_7709_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14536 | assign zext_ln90_194_fu_7715_p1 = r_194_fu_7709_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14538:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_195_fu_7725_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14538 | assign zext_ln90_195_fu_7731_p1 = r_195_fu_7725_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14540:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_196_fu_8319_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14540 | assign zext_ln90_196_fu_8325_p1 = r_196_fu_8319_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14542:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_197_fu_8335_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14542 | assign zext_ln90_197_fu_8341_p1 = r_197_fu_8335_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14544:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_198_fu_8351_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14544 | assign zext_ln90_198_fu_8357_p1 = r_198_fu_8351_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14546:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_199_fu_8367_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14546 | assign zext_ln90_199_fu_8373_p1 = r_199_fu_8367_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14548:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_19_fu_2943_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14548 | assign zext_ln90_19_fu_2949_p1 = r_19_fu_2943_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14550:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_1_fu_2511_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14550 | assign zext_ln90_1_fu_2517_p1 = r_1_fu_2511_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14552:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_200_fu_8383_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14552 | assign zext_ln90_200_fu_8389_p1 = r_200_fu_8383_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14554:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_201_fu_8399_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14554 | assign zext_ln90_201_fu_8405_p1 = r_201_fu_8399_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14556:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_202_fu_8415_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14556 | assign zext_ln90_202_fu_8421_p1 = r_202_fu_8415_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14558:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_203_fu_8431_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14558 | assign zext_ln90_203_fu_8437_p1 = r_203_fu_8431_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14560:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_204_fu_8447_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14560 | assign zext_ln90_204_fu_8453_p1 = r_204_fu_8447_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14562:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_205_fu_8463_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14562 | assign zext_ln90_205_fu_8469_p1 = r_205_fu_8463_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14564:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_206_fu_8479_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14564 | assign zext_ln90_206_fu_8485_p1 = r_206_fu_8479_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14566:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_207_fu_8495_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14566 | assign zext_ln90_207_fu_8501_p1 = r_207_fu_8495_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14568:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_208_fu_8511_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14568 | assign zext_ln90_208_fu_8517_p1 = r_208_fu_8511_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14570:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_209_fu_8527_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14570 | assign zext_ln90_209_fu_8533_p1 = r_209_fu_8527_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14572:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_20_fu_2967_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14572 | assign zext_ln90_20_fu_2973_p1 = r_20_fu_2967_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14574:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_210_fu_8543_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14574 | assign zext_ln90_210_fu_8549_p1 = r_210_fu_8543_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14576:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_211_fu_8559_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14576 | assign zext_ln90_211_fu_8565_p1 = r_211_fu_8559_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14578:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_212_fu_8575_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14578 | assign zext_ln90_212_fu_8581_p1 = r_212_fu_8575_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14580:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_213_fu_8591_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14580 | assign zext_ln90_213_fu_8597_p1 = r_213_fu_8591_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14582:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_214_fu_8607_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14582 | assign zext_ln90_214_fu_8613_p1 = r_214_fu_8607_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14584:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_215_fu_8623_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14584 | assign zext_ln90_215_fu_8629_p1 = r_215_fu_8623_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14586:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_216_fu_8639_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14586 | assign zext_ln90_216_fu_8645_p1 = r_216_fu_8639_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14588:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_217_fu_8655_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14588 | assign zext_ln90_217_fu_8661_p1 = r_217_fu_8655_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14590:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_218_fu_8671_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14590 | assign zext_ln90_218_fu_8677_p1 = r_218_fu_8671_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14592:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_219_fu_8687_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14592 | assign zext_ln90_219_fu_8693_p1 = r_219_fu_8687_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14594:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_21_fu_2991_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14594 | assign zext_ln90_21_fu_2997_p1 = r_21_fu_2991_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14596:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_220_fu_8703_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14596 | assign zext_ln90_220_fu_8709_p1 = r_220_fu_8703_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14598:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_221_fu_8719_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14598 | assign zext_ln90_221_fu_8725_p1 = r_221_fu_8719_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14600:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_222_fu_8735_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14600 | assign zext_ln90_222_fu_8741_p1 = r_222_fu_8735_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14602:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_223_fu_8751_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14602 | assign zext_ln90_223_fu_8757_p1 = r_223_fu_8751_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14604:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_224_fu_8767_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14604 | assign zext_ln90_224_fu_8773_p1 = r_224_fu_8767_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14606:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_225_fu_8783_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14606 | assign zext_ln90_225_fu_8789_p1 = r_225_fu_8783_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14608:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_226_fu_8799_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14608 | assign zext_ln90_226_fu_8805_p1 = r_226_fu_8799_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14610:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_227_fu_8815_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14610 | assign zext_ln90_227_fu_8821_p1 = r_227_fu_8815_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14612:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_228_fu_8831_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14612 | assign zext_ln90_228_fu_8837_p1 = r_228_fu_8831_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14614:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_229_fu_8847_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14614 | assign zext_ln90_229_fu_8853_p1 = r_229_fu_8847_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14616:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_22_fu_3015_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14616 | assign zext_ln90_22_fu_3021_p1 = r_22_fu_3015_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14618:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_230_fu_8863_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14618 | assign zext_ln90_230_fu_8869_p1 = r_230_fu_8863_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14620:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_231_fu_8879_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14620 | assign zext_ln90_231_fu_8885_p1 = r_231_fu_8879_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14622:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_232_fu_8895_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14622 | assign zext_ln90_232_fu_8901_p1 = r_232_fu_8895_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14624:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_233_fu_8911_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14624 | assign zext_ln90_233_fu_8917_p1 = r_233_fu_8911_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14626:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_234_fu_8927_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14626 | assign zext_ln90_234_fu_8933_p1 = r_234_fu_8927_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14628:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_235_fu_8943_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14628 | assign zext_ln90_235_fu_8949_p1 = r_235_fu_8943_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14630:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_236_fu_8959_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14630 | assign zext_ln90_236_fu_8965_p1 = r_236_fu_8959_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14632:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_237_fu_8975_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14632 | assign zext_ln90_237_fu_8981_p1 = r_237_fu_8975_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14634:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_238_fu_8991_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14634 | assign zext_ln90_238_fu_8997_p1 = r_238_fu_8991_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14636:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_239_fu_9007_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14636 | assign zext_ln90_239_fu_9013_p1 = r_239_fu_9007_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14638:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_23_fu_3039_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14638 | assign zext_ln90_23_fu_3045_p1 = r_23_fu_3039_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14640:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_240_fu_9023_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14640 | assign zext_ln90_240_fu_9029_p1 = r_240_fu_9023_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14642:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_241_fu_9039_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14642 | assign zext_ln90_241_fu_9045_p1 = r_241_fu_9039_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14644:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_242_fu_9055_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14644 | assign zext_ln90_242_fu_9061_p1 = r_242_fu_9055_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14646:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_243_fu_9071_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14646 | assign zext_ln90_243_fu_9077_p1 = r_243_fu_9071_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14648:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_244_fu_9087_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14648 | assign zext_ln90_244_fu_9093_p1 = r_244_fu_9087_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14650:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_245_fu_9681_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14650 | assign zext_ln90_245_fu_9687_p1 = r_245_fu_9681_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14652:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_246_fu_9697_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14652 | assign zext_ln90_246_fu_9703_p1 = r_246_fu_9697_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14654:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_247_fu_9713_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14654 | assign zext_ln90_247_fu_9719_p1 = r_247_fu_9713_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14656:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_248_fu_9729_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14656 | assign zext_ln90_248_fu_9735_p1 = r_248_fu_9729_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14658:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_249_fu_9745_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14658 | assign zext_ln90_249_fu_9751_p1 = r_249_fu_9745_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14660:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_24_fu_3063_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14660 | assign zext_ln90_24_fu_3069_p1 = r_24_fu_3063_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14662:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_250_fu_9761_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14662 | assign zext_ln90_250_fu_9767_p1 = r_250_fu_9761_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14664:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_251_fu_9777_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14664 | assign zext_ln90_251_fu_9783_p1 = r_251_fu_9777_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14666:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_252_fu_9793_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14666 | assign zext_ln90_252_fu_9799_p1 = r_252_fu_9793_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14668:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_253_fu_9809_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14668 | assign zext_ln90_253_fu_9815_p1 = r_253_fu_9809_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14670:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_254_fu_9825_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14670 | assign zext_ln90_254_fu_9831_p1 = r_254_fu_9825_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14672:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_255_fu_9841_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14672 | assign zext_ln90_255_fu_9847_p1 = r_255_fu_9841_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14674:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_256_fu_9857_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14674 | assign zext_ln90_256_fu_9863_p1 = r_256_fu_9857_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14676:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_257_fu_9873_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14676 | assign zext_ln90_257_fu_9879_p1 = r_257_fu_9873_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14678:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_258_fu_9889_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14678 | assign zext_ln90_258_fu_9895_p1 = r_258_fu_9889_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14680:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_259_fu_9905_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14680 | assign zext_ln90_259_fu_9911_p1 = r_259_fu_9905_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_25_fu_3087_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14682 | assign zext_ln90_25_fu_3093_p1 = r_25_fu_3087_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14684:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_260_fu_9921_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14684 | assign zext_ln90_260_fu_9927_p1 = r_260_fu_9921_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14686:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_261_fu_9937_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14686 | assign zext_ln90_261_fu_9943_p1 = r_261_fu_9937_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14688:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_262_fu_9953_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14688 | assign zext_ln90_262_fu_9959_p1 = r_262_fu_9953_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14690:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_263_fu_9969_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14690 | assign zext_ln90_263_fu_9975_p1 = r_263_fu_9969_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14692:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_264_fu_9985_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14692 | assign zext_ln90_264_fu_9991_p1 = r_264_fu_9985_p2;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14694:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_265_fu_10001_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14694 | assign zext_ln90_265_fu_10007_p1 = r_265_fu_10001_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_266_fu_10017_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14696 | assign zext_ln90_266_fu_10023_p1 = r_266_fu_10017_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14698:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_267_fu_10033_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14698 | assign zext_ln90_267_fu_10039_p1 = r_267_fu_10033_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14700:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_268_fu_10049_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14700 | assign zext_ln90_268_fu_10055_p1 = r_268_fu_10049_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14702:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_269_fu_10065_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14702 | assign zext_ln90_269_fu_10071_p1 = r_269_fu_10065_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_26_fu_3111_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14704 | assign zext_ln90_26_fu_3117_p1 = r_26_fu_3111_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14706:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_270_fu_10081_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14706 | assign zext_ln90_270_fu_10087_p1 = r_270_fu_10081_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14708:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_271_fu_10097_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14708 | assign zext_ln90_271_fu_10103_p1 = r_271_fu_10097_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14710:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_272_fu_10113_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14710 | assign zext_ln90_272_fu_10119_p1 = r_272_fu_10113_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14712:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_273_fu_10129_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14712 | assign zext_ln90_273_fu_10135_p1 = r_273_fu_10129_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_274_fu_10145_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14714 | assign zext_ln90_274_fu_10151_p1 = r_274_fu_10145_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14716:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_275_fu_10161_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14716 | assign zext_ln90_275_fu_10167_p1 = r_275_fu_10161_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_276_fu_10177_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14718 | assign zext_ln90_276_fu_10183_p1 = r_276_fu_10177_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14720:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_277_fu_10193_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14720 | assign zext_ln90_277_fu_10199_p1 = r_277_fu_10193_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14722:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_278_fu_10209_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14722 | assign zext_ln90_278_fu_10215_p1 = r_278_fu_10209_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14724:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_279_fu_10225_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14724 | assign zext_ln90_279_fu_10231_p1 = r_279_fu_10225_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_27_fu_3135_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14726 | assign zext_ln90_27_fu_3141_p1 = r_27_fu_3135_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14728:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_280_fu_10241_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14728 | assign zext_ln90_280_fu_10247_p1 = r_280_fu_10241_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14730:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_281_fu_10257_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14730 | assign zext_ln90_281_fu_10263_p1 = r_281_fu_10257_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14732:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_282_fu_10273_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14732 | assign zext_ln90_282_fu_10279_p1 = r_282_fu_10273_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14734:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_283_fu_10289_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14734 | assign zext_ln90_283_fu_10295_p1 = r_283_fu_10289_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_284_fu_10305_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14736 | assign zext_ln90_284_fu_10311_p1 = r_284_fu_10305_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14738:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_285_fu_10321_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14738 | assign zext_ln90_285_fu_10327_p1 = r_285_fu_10321_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_286_fu_10337_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14740 | assign zext_ln90_286_fu_10343_p1 = r_286_fu_10337_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_287_fu_10353_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14742 | assign zext_ln90_287_fu_10359_p1 = r_287_fu_10353_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_288_fu_10369_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14744 | assign zext_ln90_288_fu_10375_p1 = r_288_fu_10369_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_289_fu_10385_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14746 | assign zext_ln90_289_fu_10391_p1 = r_289_fu_10385_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14748:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_28_fu_3159_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14748 | assign zext_ln90_28_fu_3165_p1 = r_28_fu_3159_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14750:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_290_fu_10401_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14750 | assign zext_ln90_290_fu_10407_p1 = r_290_fu_10401_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_291_fu_10417_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14752 | assign zext_ln90_291_fu_10423_p1 = r_291_fu_10417_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_292_fu_10433_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14754 | assign zext_ln90_292_fu_10439_p1 = r_292_fu_10433_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_293_fu_10449_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14756 | assign zext_ln90_293_fu_10455_p1 = r_293_fu_10449_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_294_fu_11043_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14758 | assign zext_ln90_294_fu_11049_p1 = r_294_fu_11043_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_295_fu_11059_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14760 | assign zext_ln90_295_fu_11065_p1 = r_295_fu_11059_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_296_fu_11075_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14762 | assign zext_ln90_296_fu_11081_p1 = r_296_fu_11075_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_297_fu_11091_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14764 | assign zext_ln90_297_fu_11097_p1 = r_297_fu_11091_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_298_fu_11107_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14766 | assign zext_ln90_298_fu_11113_p1 = r_298_fu_11107_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_299_fu_11123_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14768 | assign zext_ln90_299_fu_11129_p1 = r_299_fu_11123_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14770:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_29_fu_3183_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14770 | assign zext_ln90_29_fu_3189_p1 = r_29_fu_3183_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14772:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_2_fu_2535_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14772 | assign zext_ln90_2_fu_2541_p1 = r_2_fu_2535_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_300_fu_11139_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14774 | assign zext_ln90_300_fu_11145_p1 = r_300_fu_11139_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_301_fu_11155_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14776 | assign zext_ln90_301_fu_11161_p1 = r_301_fu_11155_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_302_fu_11171_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14778 | assign zext_ln90_302_fu_11177_p1 = r_302_fu_11171_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_303_fu_11187_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14780 | assign zext_ln90_303_fu_11193_p1 = r_303_fu_11187_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_304_fu_11203_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14782 | assign zext_ln90_304_fu_11209_p1 = r_304_fu_11203_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_305_fu_11219_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14784 | assign zext_ln90_305_fu_11225_p1 = r_305_fu_11219_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_306_fu_11235_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14786 | assign zext_ln90_306_fu_11241_p1 = r_306_fu_11235_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_307_fu_11251_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14788 | assign zext_ln90_307_fu_11257_p1 = r_307_fu_11251_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_308_fu_11267_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14790 | assign zext_ln90_308_fu_11273_p1 = r_308_fu_11267_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14792:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_309_fu_11283_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14792 | assign zext_ln90_309_fu_11289_p1 = r_309_fu_11283_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14794:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_30_fu_3207_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14794 | assign zext_ln90_30_fu_3213_p1 = r_30_fu_3207_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_310_fu_11299_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14796 | assign zext_ln90_310_fu_11305_p1 = r_310_fu_11299_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_311_fu_11315_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14798 | assign zext_ln90_311_fu_11321_p1 = r_311_fu_11315_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_312_fu_11331_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14800 | assign zext_ln90_312_fu_11337_p1 = r_312_fu_11331_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_313_fu_11347_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14802 | assign zext_ln90_313_fu_11353_p1 = r_313_fu_11347_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_314_fu_11363_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14804 | assign zext_ln90_314_fu_11369_p1 = r_314_fu_11363_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_315_fu_11379_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14806 | assign zext_ln90_315_fu_11385_p1 = r_315_fu_11379_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_316_fu_11395_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14808 | assign zext_ln90_316_fu_11401_p1 = r_316_fu_11395_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_317_fu_11411_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14810 | assign zext_ln90_317_fu_11417_p1 = r_317_fu_11411_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_318_fu_11427_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14812 | assign zext_ln90_318_fu_11433_p1 = r_318_fu_11427_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14814:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_319_fu_11443_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14814 | assign zext_ln90_319_fu_11449_p1 = r_319_fu_11443_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14816:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_31_fu_3231_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14816 | assign zext_ln90_31_fu_3237_p1 = r_31_fu_3231_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_320_fu_11459_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14818 | assign zext_ln90_320_fu_11465_p1 = r_320_fu_11459_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_321_fu_11475_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14820 | assign zext_ln90_321_fu_11481_p1 = r_321_fu_11475_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_322_fu_11491_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14822 | assign zext_ln90_322_fu_11497_p1 = r_322_fu_11491_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_323_fu_11507_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14824 | assign zext_ln90_323_fu_11513_p1 = r_323_fu_11507_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_324_fu_11523_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14826 | assign zext_ln90_324_fu_11529_p1 = r_324_fu_11523_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_325_fu_11539_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14828 | assign zext_ln90_325_fu_11545_p1 = r_325_fu_11539_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_326_fu_11555_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14830 | assign zext_ln90_326_fu_11561_p1 = r_326_fu_11555_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_327_fu_11571_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14832 | assign zext_ln90_327_fu_11577_p1 = r_327_fu_11571_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_328_fu_11587_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14834 | assign zext_ln90_328_fu_11593_p1 = r_328_fu_11587_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14836:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_329_fu_11603_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14836 | assign zext_ln90_329_fu_11609_p1 = r_329_fu_11603_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14838:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_32_fu_3255_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14838 | assign zext_ln90_32_fu_3261_p1 = r_32_fu_3255_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14840:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_330_fu_11619_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14840 | assign zext_ln90_330_fu_11625_p1 = r_330_fu_11619_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_331_fu_11635_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14842 | assign zext_ln90_331_fu_11641_p1 = r_331_fu_11635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_332_fu_11651_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14844 | assign zext_ln90_332_fu_11657_p1 = r_332_fu_11651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14846:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_333_fu_11667_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14846 | assign zext_ln90_333_fu_11673_p1 = r_333_fu_11667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_334_fu_11683_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14848 | assign zext_ln90_334_fu_11689_p1 = r_334_fu_11683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14850:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_335_fu_11699_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14850 | assign zext_ln90_335_fu_11705_p1 = r_335_fu_11699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14852:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_336_fu_11715_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14852 | assign zext_ln90_336_fu_11721_p1 = r_336_fu_11715_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14854:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_337_fu_11731_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14854 | assign zext_ln90_337_fu_11737_p1 = r_337_fu_11731_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14856:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_338_fu_11747_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14856 | assign zext_ln90_338_fu_11753_p1 = r_338_fu_11747_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14858:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_339_fu_11763_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14858 | assign zext_ln90_339_fu_11769_p1 = r_339_fu_11763_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14860:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_33_fu_3279_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14860 | assign zext_ln90_33_fu_3285_p1 = r_33_fu_3279_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14862:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_340_fu_11779_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14862 | assign zext_ln90_340_fu_11785_p1 = r_340_fu_11779_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14864:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_341_fu_11795_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14864 | assign zext_ln90_341_fu_11801_p1 = r_341_fu_11795_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14866:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_342_fu_11811_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14866 | assign zext_ln90_342_fu_11817_p1 = r_342_fu_11811_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14868:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_343_fu_12405_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14868 | assign zext_ln90_343_fu_12411_p1 = r_343_fu_12405_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_344_fu_12421_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14870 | assign zext_ln90_344_fu_12427_p1 = r_344_fu_12421_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14872:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_345_fu_12437_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14872 | assign zext_ln90_345_fu_12443_p1 = r_345_fu_12437_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14874:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_346_fu_12453_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14874 | assign zext_ln90_346_fu_12459_p1 = r_346_fu_12453_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14876:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_347_fu_12469_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14876 | assign zext_ln90_347_fu_12475_p1 = r_347_fu_12469_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14878:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_348_fu_12485_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14878 | assign zext_ln90_348_fu_12491_p1 = r_348_fu_12485_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14880:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_349_fu_12501_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14880 | assign zext_ln90_349_fu_12507_p1 = r_349_fu_12501_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14882:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_34_fu_3303_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14882 | assign zext_ln90_34_fu_3309_p1 = r_34_fu_3303_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14884:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_350_fu_12517_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14884 | assign zext_ln90_350_fu_12523_p1 = r_350_fu_12517_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14886:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_351_fu_12533_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14886 | assign zext_ln90_351_fu_12539_p1 = r_351_fu_12533_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14888:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_352_fu_12549_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14888 | assign zext_ln90_352_fu_12555_p1 = r_352_fu_12549_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14890:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_353_fu_12565_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14890 | assign zext_ln90_353_fu_12571_p1 = r_353_fu_12565_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14892:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_354_fu_12581_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14892 | assign zext_ln90_354_fu_12587_p1 = r_354_fu_12581_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14894:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_355_fu_12597_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14894 | assign zext_ln90_355_fu_12603_p1 = r_355_fu_12597_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14896:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_356_fu_12613_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14896 | assign zext_ln90_356_fu_12619_p1 = r_356_fu_12613_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14898:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_357_fu_12629_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14898 | assign zext_ln90_357_fu_12635_p1 = r_357_fu_12629_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14900:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_358_fu_12645_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14900 | assign zext_ln90_358_fu_12651_p1 = r_358_fu_12645_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14902:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_359_fu_12661_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14902 | assign zext_ln90_359_fu_12667_p1 = r_359_fu_12661_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14904:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_35_fu_3327_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14904 | assign zext_ln90_35_fu_3333_p1 = r_35_fu_3327_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14906:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_360_fu_12677_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14906 | assign zext_ln90_360_fu_12683_p1 = r_360_fu_12677_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14908:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_361_fu_12693_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14908 | assign zext_ln90_361_fu_12699_p1 = r_361_fu_12693_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14910:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_362_fu_12709_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14910 | assign zext_ln90_362_fu_12715_p1 = r_362_fu_12709_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14912:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_363_fu_12725_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14912 | assign zext_ln90_363_fu_12731_p1 = r_363_fu_12725_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14914:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_364_fu_12741_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14914 | assign zext_ln90_364_fu_12747_p1 = r_364_fu_12741_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14916:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_365_fu_12757_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14916 | assign zext_ln90_365_fu_12763_p1 = r_365_fu_12757_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14918:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_366_fu_12773_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14918 | assign zext_ln90_366_fu_12779_p1 = r_366_fu_12773_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14920:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_367_fu_12789_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14920 | assign zext_ln90_367_fu_12795_p1 = r_367_fu_12789_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14922:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_368_fu_12805_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14922 | assign zext_ln90_368_fu_12811_p1 = r_368_fu_12805_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14924:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_369_fu_12821_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14924 | assign zext_ln90_369_fu_12827_p1 = r_369_fu_12821_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14926:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_36_fu_3351_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14926 | assign zext_ln90_36_fu_3357_p1 = r_36_fu_3351_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14928:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_370_fu_12837_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14928 | assign zext_ln90_370_fu_12843_p1 = r_370_fu_12837_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14930:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_371_fu_12853_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14930 | assign zext_ln90_371_fu_12859_p1 = r_371_fu_12853_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14932:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_372_fu_12869_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14932 | assign zext_ln90_372_fu_12875_p1 = r_372_fu_12869_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14934:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_373_fu_12885_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14934 | assign zext_ln90_373_fu_12891_p1 = r_373_fu_12885_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14936:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_374_fu_12901_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14936 | assign zext_ln90_374_fu_12907_p1 = r_374_fu_12901_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14938:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_375_fu_12917_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14938 | assign zext_ln90_375_fu_12923_p1 = r_375_fu_12917_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14940:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_376_fu_12933_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14940 | assign zext_ln90_376_fu_12939_p1 = r_376_fu_12933_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14942:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_377_fu_12949_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14942 | assign zext_ln90_377_fu_12955_p1 = r_377_fu_12949_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14944:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_378_fu_12965_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14944 | assign zext_ln90_378_fu_12971_p1 = r_378_fu_12965_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14946:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_379_fu_12981_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14946 | assign zext_ln90_379_fu_12987_p1 = r_379_fu_12981_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14948:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_37_fu_3375_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14948 | assign zext_ln90_37_fu_3381_p1 = r_37_fu_3375_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14950:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_380_fu_12997_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14950 | assign zext_ln90_380_fu_13003_p1 = r_380_fu_12997_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14952:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_381_fu_13013_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14952 | assign zext_ln90_381_fu_13019_p1 = r_381_fu_13013_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14954:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_382_fu_13029_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14954 | assign zext_ln90_382_fu_13035_p1 = r_382_fu_13029_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14956:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_383_fu_13045_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14956 | assign zext_ln90_383_fu_13051_p1 = r_383_fu_13045_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14958:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_384_fu_13061_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14958 | assign zext_ln90_384_fu_13067_p1 = r_384_fu_13061_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14960:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_385_fu_13077_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14960 | assign zext_ln90_385_fu_13083_p1 = r_385_fu_13077_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14962:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_386_fu_13093_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14962 | assign zext_ln90_386_fu_13099_p1 = r_386_fu_13093_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14964:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_387_fu_13109_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14964 | assign zext_ln90_387_fu_13115_p1 = r_387_fu_13109_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14966:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_388_fu_13125_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14966 | assign zext_ln90_388_fu_13131_p1 = r_388_fu_13125_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14968:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_389_fu_13141_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14968 | assign zext_ln90_389_fu_13147_p1 = r_389_fu_13141_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14970:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_38_fu_3399_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14970 | assign zext_ln90_38_fu_3405_p1 = r_38_fu_3399_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14972:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_390_fu_13157_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14972 | assign zext_ln90_390_fu_13163_p1 = r_390_fu_13157_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14974:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_391_fu_13173_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14974 | assign zext_ln90_391_fu_13179_p1 = r_391_fu_13173_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14976:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_392_fu_13767_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14976 | assign zext_ln90_392_fu_13773_p1 = r_392_fu_13767_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14978:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_393_fu_13783_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14978 | assign zext_ln90_393_fu_13789_p1 = r_393_fu_13783_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14980:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_394_fu_13799_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14980 | assign zext_ln90_394_fu_13805_p1 = r_394_fu_13799_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14982:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_395_fu_13815_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14982 | assign zext_ln90_395_fu_13821_p1 = r_395_fu_13815_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14984:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_396_fu_13831_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14984 | assign zext_ln90_396_fu_13837_p1 = r_396_fu_13831_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14986:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_397_fu_13847_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14986 | assign zext_ln90_397_fu_13853_p1 = r_397_fu_13847_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14988:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_398_fu_13863_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14988 | assign zext_ln90_398_fu_13869_p1 = r_398_fu_13863_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14990:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_399_fu_13879_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14990 | assign zext_ln90_399_fu_13885_p1 = r_399_fu_13879_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14992:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_39_fu_3423_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14992 | assign zext_ln90_39_fu_3429_p1 = r_39_fu_3423_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14994:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_3_fu_2559_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14994 | assign zext_ln90_3_fu_2565_p1 = r_3_fu_2559_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14996:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_400_fu_13895_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14996 | assign zext_ln90_400_fu_13901_p1 = r_400_fu_13895_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:14998:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_401_fu_13911_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "14998 | assign zext_ln90_401_fu_13917_p1 = r_401_fu_13911_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15000:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_402_fu_13927_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15000 | assign zext_ln90_402_fu_13933_p1 = r_402_fu_13927_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15002:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_403_fu_13943_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15002 | assign zext_ln90_403_fu_13949_p1 = r_403_fu_13943_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15004:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_404_fu_13959_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15004 | assign zext_ln90_404_fu_13965_p1 = r_404_fu_13959_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_405_fu_13975_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15006 | assign zext_ln90_405_fu_13981_p1 = r_405_fu_13975_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15008:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_406_fu_13991_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15008 | assign zext_ln90_406_fu_13997_p1 = r_406_fu_13991_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15010:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_407_fu_14007_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15010 | assign zext_ln90_407_fu_14013_p1 = r_407_fu_14007_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15012:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_408_fu_14023_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15012 | assign zext_ln90_408_fu_14029_p1 = r_408_fu_14023_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15014:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_409_fu_14039_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15014 | assign zext_ln90_409_fu_14045_p1 = r_409_fu_14039_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15016:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_40_fu_3447_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15016 | assign zext_ln90_40_fu_3453_p1 = r_40_fu_3447_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15018:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_410_fu_14055_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15018 | assign zext_ln90_410_fu_14061_p1 = r_410_fu_14055_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15020:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_411_fu_14071_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15020 | assign zext_ln90_411_fu_14077_p1 = r_411_fu_14071_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15022:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_412_fu_14087_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15022 | assign zext_ln90_412_fu_14093_p1 = r_412_fu_14087_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15024:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_413_fu_14103_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15024 | assign zext_ln90_413_fu_14109_p1 = r_413_fu_14103_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15026:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_414_fu_14119_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15026 | assign zext_ln90_414_fu_14125_p1 = r_414_fu_14119_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_415_fu_14135_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15028 | assign zext_ln90_415_fu_14141_p1 = r_415_fu_14135_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15030:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_416_fu_14151_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15030 | assign zext_ln90_416_fu_14157_p1 = r_416_fu_14151_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15032:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_417_fu_14167_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15032 | assign zext_ln90_417_fu_14173_p1 = r_417_fu_14167_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15034:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_418_fu_14183_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15034 | assign zext_ln90_418_fu_14189_p1 = r_418_fu_14183_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15036:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_419_fu_14199_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15036 | assign zext_ln90_419_fu_14205_p1 = r_419_fu_14199_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15038:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_41_fu_3471_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15038 | assign zext_ln90_41_fu_3477_p1 = r_41_fu_3471_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15040:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_420_fu_14215_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15040 | assign zext_ln90_420_fu_14221_p1 = r_420_fu_14215_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15042:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_421_fu_14231_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15042 | assign zext_ln90_421_fu_14237_p1 = r_421_fu_14231_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15044:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_422_fu_14247_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15044 | assign zext_ln90_422_fu_14253_p1 = r_422_fu_14247_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15046:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_423_fu_14263_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15046 | assign zext_ln90_423_fu_14269_p1 = r_423_fu_14263_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15048:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_424_fu_14279_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15048 | assign zext_ln90_424_fu_14285_p1 = r_424_fu_14279_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_425_fu_14295_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15050 | assign zext_ln90_425_fu_14301_p1 = r_425_fu_14295_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15052:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_426_fu_14311_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15052 | assign zext_ln90_426_fu_14317_p1 = r_426_fu_14311_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15054:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_427_fu_14327_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15054 | assign zext_ln90_427_fu_14333_p1 = r_427_fu_14327_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15056:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_428_fu_14343_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15056 | assign zext_ln90_428_fu_14349_p1 = r_428_fu_14343_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15058:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_429_fu_14359_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15058 | assign zext_ln90_429_fu_14365_p1 = r_429_fu_14359_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15060:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_42_fu_3495_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15060 | assign zext_ln90_42_fu_3501_p1 = r_42_fu_3495_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15062:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_430_fu_14375_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15062 | assign zext_ln90_430_fu_14381_p1 = r_430_fu_14375_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15064:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_431_fu_14391_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15064 | assign zext_ln90_431_fu_14397_p1 = r_431_fu_14391_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15066:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_432_fu_14407_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15066 | assign zext_ln90_432_fu_14413_p1 = r_432_fu_14407_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15068:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_433_fu_14423_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15068 | assign zext_ln90_433_fu_14429_p1 = r_433_fu_14423_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15070:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_434_fu_14439_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15070 | assign zext_ln90_434_fu_14445_p1 = r_434_fu_14439_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_435_fu_14455_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15072 | assign zext_ln90_435_fu_14461_p1 = r_435_fu_14455_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15074:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_436_fu_14471_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15074 | assign zext_ln90_436_fu_14477_p1 = r_436_fu_14471_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15076:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_437_fu_14487_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15076 | assign zext_ln90_437_fu_14493_p1 = r_437_fu_14487_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15078:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_438_fu_14503_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15078 | assign zext_ln90_438_fu_14509_p1 = r_438_fu_14503_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15080:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_439_fu_14519_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15080 | assign zext_ln90_439_fu_14525_p1 = r_439_fu_14519_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15082:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_43_fu_3519_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15082 | assign zext_ln90_43_fu_3525_p1 = r_43_fu_3519_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15084:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_440_fu_14535_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15084 | assign zext_ln90_440_fu_14541_p1 = r_440_fu_14535_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15086:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_441_fu_15129_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15086 | assign zext_ln90_441_fu_15135_p1 = r_441_fu_15129_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15088:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_442_fu_15145_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15088 | assign zext_ln90_442_fu_15151_p1 = r_442_fu_15145_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15090:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_443_fu_15161_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15090 | assign zext_ln90_443_fu_15167_p1 = r_443_fu_15161_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15092:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_444_fu_15177_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15092 | assign zext_ln90_444_fu_15183_p1 = r_444_fu_15177_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_445_fu_15193_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15094 | assign zext_ln90_445_fu_15199_p1 = r_445_fu_15193_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15096:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_446_fu_15209_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15096 | assign zext_ln90_446_fu_15215_p1 = r_446_fu_15209_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15098:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_447_fu_15225_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15098 | assign zext_ln90_447_fu_15231_p1 = r_447_fu_15225_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15100:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_448_fu_15241_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15100 | assign zext_ln90_448_fu_15247_p1 = r_448_fu_15241_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15102:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_449_fu_15257_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15102 | assign zext_ln90_449_fu_15263_p1 = r_449_fu_15257_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15104:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_44_fu_3543_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15104 | assign zext_ln90_44_fu_3549_p1 = r_44_fu_3543_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15106:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_450_fu_15273_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15106 | assign zext_ln90_450_fu_15279_p1 = r_450_fu_15273_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15108:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_451_fu_15289_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15108 | assign zext_ln90_451_fu_15295_p1 = r_451_fu_15289_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15110:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_452_fu_15305_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15110 | assign zext_ln90_452_fu_15311_p1 = r_452_fu_15305_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15112:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_453_fu_15321_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15112 | assign zext_ln90_453_fu_15327_p1 = r_453_fu_15321_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15114:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_454_fu_15337_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15114 | assign zext_ln90_454_fu_15343_p1 = r_454_fu_15337_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_455_fu_15353_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15116 | assign zext_ln90_455_fu_15359_p1 = r_455_fu_15353_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15118:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_456_fu_15369_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15118 | assign zext_ln90_456_fu_15375_p1 = r_456_fu_15369_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_457_fu_15385_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15120 | assign zext_ln90_457_fu_15391_p1 = r_457_fu_15385_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_458_fu_15401_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15122 | assign zext_ln90_458_fu_15407_p1 = r_458_fu_15401_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_459_fu_15417_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15124 | assign zext_ln90_459_fu_15423_p1 = r_459_fu_15417_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15126:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_45_fu_3567_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15126 | assign zext_ln90_45_fu_3573_p1 = r_45_fu_3567_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15128:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_460_fu_15433_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15128 | assign zext_ln90_460_fu_15439_p1 = r_460_fu_15433_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_461_fu_15449_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15130 | assign zext_ln90_461_fu_15455_p1 = r_461_fu_15449_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_462_fu_15465_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15132 | assign zext_ln90_462_fu_15471_p1 = r_462_fu_15465_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_463_fu_15481_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15134 | assign zext_ln90_463_fu_15487_p1 = r_463_fu_15481_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_464_fu_15497_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15136 | assign zext_ln90_464_fu_15503_p1 = r_464_fu_15497_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_465_fu_15513_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15138 | assign zext_ln90_465_fu_15519_p1 = r_465_fu_15513_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15140:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_466_fu_15529_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15140 | assign zext_ln90_466_fu_15535_p1 = r_466_fu_15529_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_467_fu_15545_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15142 | assign zext_ln90_467_fu_15551_p1 = r_467_fu_15545_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_468_fu_15561_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15144 | assign zext_ln90_468_fu_15567_p1 = r_468_fu_15561_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_469_fu_15577_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15146 | assign zext_ln90_469_fu_15583_p1 = r_469_fu_15577_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15148:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_46_fu_3591_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15148 | assign zext_ln90_46_fu_3597_p1 = r_46_fu_3591_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15150:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_470_fu_15593_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15150 | assign zext_ln90_470_fu_15599_p1 = r_470_fu_15593_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_471_fu_15609_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15152 | assign zext_ln90_471_fu_15615_p1 = r_471_fu_15609_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_472_fu_15625_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15154 | assign zext_ln90_472_fu_15631_p1 = r_472_fu_15625_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_473_fu_15641_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15156 | assign zext_ln90_473_fu_15647_p1 = r_473_fu_15641_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_474_fu_15657_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15158 | assign zext_ln90_474_fu_15663_p1 = r_474_fu_15657_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_475_fu_15673_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15160 | assign zext_ln90_475_fu_15679_p1 = r_475_fu_15673_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15162:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_476_fu_15689_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15162 | assign zext_ln90_476_fu_15695_p1 = r_476_fu_15689_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_477_fu_15705_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15164 | assign zext_ln90_477_fu_15711_p1 = r_477_fu_15705_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_478_fu_15721_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15166 | assign zext_ln90_478_fu_15727_p1 = r_478_fu_15721_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_479_fu_15737_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15168 | assign zext_ln90_479_fu_15743_p1 = r_479_fu_15737_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15170:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_47_fu_3615_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15170 | assign zext_ln90_47_fu_3621_p1 = r_47_fu_3615_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15172:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_480_fu_15753_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15172 | assign zext_ln90_480_fu_15759_p1 = r_480_fu_15753_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_481_fu_15769_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15174 | assign zext_ln90_481_fu_15775_p1 = r_481_fu_15769_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_482_fu_15785_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15176 | assign zext_ln90_482_fu_15791_p1 = r_482_fu_15785_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_483_fu_15801_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15178 | assign zext_ln90_483_fu_15807_p1 = r_483_fu_15801_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_484_fu_15817_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15180 | assign zext_ln90_484_fu_15823_p1 = r_484_fu_15817_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_485_fu_15833_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15182 | assign zext_ln90_485_fu_15839_p1 = r_485_fu_15833_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15184:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_486_fu_15849_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15184 | assign zext_ln90_486_fu_15855_p1 = r_486_fu_15849_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_487_fu_15865_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15186 | assign zext_ln90_487_fu_15871_p1 = r_487_fu_15865_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_488_fu_15881_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15188 | assign zext_ln90_488_fu_15887_p1 = r_488_fu_15881_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_489_fu_15897_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15190 | assign zext_ln90_489_fu_15903_p1 = r_489_fu_15897_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15192:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_48_fu_3639_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15192 | assign zext_ln90_48_fu_3645_p1 = r_48_fu_3639_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15194:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_490_fu_16491_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15194 | assign zext_ln90_490_fu_16497_p1 = r_490_fu_16491_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_491_fu_16507_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15196 | assign zext_ln90_491_fu_16513_p1 = r_491_fu_16507_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_492_fu_16523_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15198 | assign zext_ln90_492_fu_16529_p1 = r_492_fu_16523_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_493_fu_16539_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15200 | assign zext_ln90_493_fu_16545_p1 = r_493_fu_16539_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_494_fu_16555_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15202 | assign zext_ln90_494_fu_16561_p1 = r_494_fu_16555_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_495_fu_16571_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15204 | assign zext_ln90_495_fu_16577_p1 = r_495_fu_16571_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15206:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_496_fu_16587_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15206 | assign zext_ln90_496_fu_16593_p1 = r_496_fu_16587_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15208:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_497_fu_16603_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15208 | assign zext_ln90_497_fu_16609_p1 = r_497_fu_16603_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_498_fu_16619_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15210 | assign zext_ln90_498_fu_16625_p1 = r_498_fu_16619_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15212:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_499_fu_16635_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15212 | assign zext_ln90_499_fu_16641_p1 = r_499_fu_16635_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15214:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_49_fu_4233_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15214 | assign zext_ln90_49_fu_4239_p1 = r_49_fu_4233_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15216:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_4_fu_2583_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15216 | assign zext_ln90_4_fu_2589_p1 = r_4_fu_2583_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_500_fu_16651_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15218 | assign zext_ln90_500_fu_16657_p1 = r_500_fu_16651_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_501_fu_16667_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15220 | assign zext_ln90_501_fu_16673_p1 = r_501_fu_16667_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_502_fu_16683_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15222 | assign zext_ln90_502_fu_16689_p1 = r_502_fu_16683_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_503_fu_16699_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15224 | assign zext_ln90_503_fu_16705_p1 = r_503_fu_16699_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_504_fu_16715_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15226 | assign zext_ln90_504_fu_16721_p1 = r_504_fu_16715_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15228:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_505_fu_16731_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15228 | assign zext_ln90_505_fu_16737_p1 = r_505_fu_16731_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15230:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_506_fu_16747_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15230 | assign zext_ln90_506_fu_16753_p1 = r_506_fu_16747_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15232:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_507_fu_16763_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15232 | assign zext_ln90_507_fu_16769_p1 = r_507_fu_16763_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15234:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_508_fu_16779_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15234 | assign zext_ln90_508_fu_16785_p1 = r_508_fu_16779_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15236:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_509_fu_16795_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15236 | assign zext_ln90_509_fu_16801_p1 = r_509_fu_16795_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15238:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_50_fu_4249_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15238 | assign zext_ln90_50_fu_4255_p1 = r_50_fu_4249_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15240:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_510_fu_16811_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15240 | assign zext_ln90_510_fu_16817_p1 = r_510_fu_16811_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15242:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_511_fu_16827_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15242 | assign zext_ln90_511_fu_16833_p1 = r_511_fu_16827_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15244:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_512_fu_16843_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15244 | assign zext_ln90_512_fu_16849_p1 = r_512_fu_16843_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15246:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_513_fu_16859_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15246 | assign zext_ln90_513_fu_16865_p1 = r_513_fu_16859_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15248:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_514_fu_16875_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15248 | assign zext_ln90_514_fu_16881_p1 = r_514_fu_16875_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15250:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_515_fu_16891_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15250 | assign zext_ln90_515_fu_16897_p1 = r_515_fu_16891_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15252:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_516_fu_16907_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15252 | assign zext_ln90_516_fu_16913_p1 = r_516_fu_16907_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15254:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_517_fu_16923_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15254 | assign zext_ln90_517_fu_16929_p1 = r_517_fu_16923_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15256:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_518_fu_16939_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15256 | assign zext_ln90_518_fu_16945_p1 = r_518_fu_16939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15258:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_519_fu_16955_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15258 | assign zext_ln90_519_fu_16961_p1 = r_519_fu_16955_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15260:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_51_fu_4265_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15260 | assign zext_ln90_51_fu_4271_p1 = r_51_fu_4265_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15262:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_520_fu_16971_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15262 | assign zext_ln90_520_fu_16977_p1 = r_520_fu_16971_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15264:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_521_fu_16987_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15264 | assign zext_ln90_521_fu_16993_p1 = r_521_fu_16987_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15266:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_522_fu_17003_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15266 | assign zext_ln90_522_fu_17009_p1 = r_522_fu_17003_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15268:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_523_fu_17019_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15268 | assign zext_ln90_523_fu_17025_p1 = r_523_fu_17019_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15270:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_524_fu_17035_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15270 | assign zext_ln90_524_fu_17041_p1 = r_524_fu_17035_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15272:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_525_fu_17051_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15272 | assign zext_ln90_525_fu_17057_p1 = r_525_fu_17051_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15274:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_526_fu_17067_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15274 | assign zext_ln90_526_fu_17073_p1 = r_526_fu_17067_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15276:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_527_fu_17083_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15276 | assign zext_ln90_527_fu_17089_p1 = r_527_fu_17083_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15278:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_528_fu_17099_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15278 | assign zext_ln90_528_fu_17105_p1 = r_528_fu_17099_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15280:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_529_fu_17115_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15280 | assign zext_ln90_529_fu_17121_p1 = r_529_fu_17115_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15282:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_52_fu_4281_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15282 | assign zext_ln90_52_fu_4287_p1 = r_52_fu_4281_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15284:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_530_fu_17131_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15284 | assign zext_ln90_530_fu_17137_p1 = r_530_fu_17131_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15286:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_531_fu_17147_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15286 | assign zext_ln90_531_fu_17153_p1 = r_531_fu_17147_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15288:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_532_fu_17163_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15288 | assign zext_ln90_532_fu_17169_p1 = r_532_fu_17163_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15290:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_533_fu_17179_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15290 | assign zext_ln90_533_fu_17185_p1 = r_533_fu_17179_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15292:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_534_fu_17195_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15292 | assign zext_ln90_534_fu_17201_p1 = r_534_fu_17195_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15294:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_535_fu_17211_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15294 | assign zext_ln90_535_fu_17217_p1 = r_535_fu_17211_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15296:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_536_fu_17227_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15296 | assign zext_ln90_536_fu_17233_p1 = r_536_fu_17227_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15298:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_537_fu_17243_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15298 | assign zext_ln90_537_fu_17249_p1 = r_537_fu_17243_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15300:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_538_fu_17259_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15300 | assign zext_ln90_538_fu_17265_p1 = r_538_fu_17259_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15302:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_539_fu_17853_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15302 | assign zext_ln90_539_fu_17859_p1 = r_539_fu_17853_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15304:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_53_fu_4297_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15304 | assign zext_ln90_53_fu_4303_p1 = r_53_fu_4297_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15306:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_540_fu_17869_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15306 | assign zext_ln90_540_fu_17875_p1 = r_540_fu_17869_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15308:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_541_fu_17885_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15308 | assign zext_ln90_541_fu_17891_p1 = r_541_fu_17885_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15310:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_542_fu_17901_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15310 | assign zext_ln90_542_fu_17907_p1 = r_542_fu_17901_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15312:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_543_fu_17917_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15312 | assign zext_ln90_543_fu_17923_p1 = r_543_fu_17917_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15314:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_544_fu_17933_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15314 | assign zext_ln90_544_fu_17939_p1 = r_544_fu_17933_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15316:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_545_fu_17949_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15316 | assign zext_ln90_545_fu_17955_p1 = r_545_fu_17949_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15318:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_546_fu_17965_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15318 | assign zext_ln90_546_fu_17971_p1 = r_546_fu_17965_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15320:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_547_fu_17981_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15320 | assign zext_ln90_547_fu_17987_p1 = r_547_fu_17981_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15322:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_548_fu_17997_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15322 | assign zext_ln90_548_fu_18003_p1 = r_548_fu_17997_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15324:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_549_fu_18013_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15324 | assign zext_ln90_549_fu_18019_p1 = r_549_fu_18013_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15326:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_54_fu_4313_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15326 | assign zext_ln90_54_fu_4319_p1 = r_54_fu_4313_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15328:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_550_fu_18029_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15328 | assign zext_ln90_550_fu_18035_p1 = r_550_fu_18029_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15330:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_551_fu_18045_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15330 | assign zext_ln90_551_fu_18051_p1 = r_551_fu_18045_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15332:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_552_fu_18061_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15332 | assign zext_ln90_552_fu_18067_p1 = r_552_fu_18061_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15334:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_553_fu_18077_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15334 | assign zext_ln90_553_fu_18083_p1 = r_553_fu_18077_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15336:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_554_fu_18093_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15336 | assign zext_ln90_554_fu_18099_p1 = r_554_fu_18093_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15338:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_555_fu_18109_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15338 | assign zext_ln90_555_fu_18115_p1 = r_555_fu_18109_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15340:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_556_fu_18125_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15340 | assign zext_ln90_556_fu_18131_p1 = r_556_fu_18125_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15342:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_557_fu_18141_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15342 | assign zext_ln90_557_fu_18147_p1 = r_557_fu_18141_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15344:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_558_fu_18157_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15344 | assign zext_ln90_558_fu_18163_p1 = r_558_fu_18157_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15346:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_559_fu_18173_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15346 | assign zext_ln90_559_fu_18179_p1 = r_559_fu_18173_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15348:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_55_fu_4329_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15348 | assign zext_ln90_55_fu_4335_p1 = r_55_fu_4329_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15350:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_560_fu_18189_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15350 | assign zext_ln90_560_fu_18195_p1 = r_560_fu_18189_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15352:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_561_fu_18205_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15352 | assign zext_ln90_561_fu_18211_p1 = r_561_fu_18205_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15354:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_562_fu_18221_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15354 | assign zext_ln90_562_fu_18227_p1 = r_562_fu_18221_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15356:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_563_fu_18237_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15356 | assign zext_ln90_563_fu_18243_p1 = r_563_fu_18237_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15358:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_564_fu_18253_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15358 | assign zext_ln90_564_fu_18259_p1 = r_564_fu_18253_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15360:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_565_fu_18269_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15360 | assign zext_ln90_565_fu_18275_p1 = r_565_fu_18269_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15362:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_566_fu_18285_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15362 | assign zext_ln90_566_fu_18291_p1 = r_566_fu_18285_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15364:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_567_fu_18301_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15364 | assign zext_ln90_567_fu_18307_p1 = r_567_fu_18301_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15366:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_568_fu_18317_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15366 | assign zext_ln90_568_fu_18323_p1 = r_568_fu_18317_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15368:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_569_fu_18333_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15368 | assign zext_ln90_569_fu_18339_p1 = r_569_fu_18333_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15370:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_56_fu_4345_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15370 | assign zext_ln90_56_fu_4351_p1 = r_56_fu_4345_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15372:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_570_fu_18349_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15372 | assign zext_ln90_570_fu_18355_p1 = r_570_fu_18349_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15374:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_571_fu_18365_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15374 | assign zext_ln90_571_fu_18371_p1 = r_571_fu_18365_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15376:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_572_fu_18381_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15376 | assign zext_ln90_572_fu_18387_p1 = r_572_fu_18381_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15378:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_573_fu_18397_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15378 | assign zext_ln90_573_fu_18403_p1 = r_573_fu_18397_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15380:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_574_fu_18413_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15380 | assign zext_ln90_574_fu_18419_p1 = r_574_fu_18413_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15382:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_575_fu_18429_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15382 | assign zext_ln90_575_fu_18435_p1 = r_575_fu_18429_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15384:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_576_fu_18445_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15384 | assign zext_ln90_576_fu_18451_p1 = r_576_fu_18445_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15386:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_577_fu_18461_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15386 | assign zext_ln90_577_fu_18467_p1 = r_577_fu_18461_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15388:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_578_fu_18477_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15388 | assign zext_ln90_578_fu_18483_p1 = r_578_fu_18477_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15390:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_579_fu_18493_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15390 | assign zext_ln90_579_fu_18499_p1 = r_579_fu_18493_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15392:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_57_fu_4361_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15392 | assign zext_ln90_57_fu_4367_p1 = r_57_fu_4361_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15394:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_580_fu_18509_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15394 | assign zext_ln90_580_fu_18515_p1 = r_580_fu_18509_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15396:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_581_fu_18525_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15396 | assign zext_ln90_581_fu_18531_p1 = r_581_fu_18525_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15398:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_582_fu_18541_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15398 | assign zext_ln90_582_fu_18547_p1 = r_582_fu_18541_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15400:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_583_fu_18557_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15400 | assign zext_ln90_583_fu_18563_p1 = r_583_fu_18557_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15402:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_584_fu_18573_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15402 | assign zext_ln90_584_fu_18579_p1 = r_584_fu_18573_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15404:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_585_fu_18589_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15404 | assign zext_ln90_585_fu_18595_p1 = r_585_fu_18589_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15406:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_586_fu_18605_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15406 | assign zext_ln90_586_fu_18611_p1 = r_586_fu_18605_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15408:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_587_fu_18621_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15408 | assign zext_ln90_587_fu_18627_p1 = r_587_fu_18621_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15410:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_588_fu_19215_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15410 | assign zext_ln90_588_fu_19221_p1 = r_588_fu_19215_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15412:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_589_fu_19231_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15412 | assign zext_ln90_589_fu_19237_p1 = r_589_fu_19231_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15414:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_58_fu_4377_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15414 | assign zext_ln90_58_fu_4383_p1 = r_58_fu_4377_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15416:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_590_fu_19247_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15416 | assign zext_ln90_590_fu_19253_p1 = r_590_fu_19247_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15418:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_591_fu_19263_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15418 | assign zext_ln90_591_fu_19269_p1 = r_591_fu_19263_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15420:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_592_fu_19279_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15420 | assign zext_ln90_592_fu_19285_p1 = r_592_fu_19279_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15422:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_593_fu_19295_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15422 | assign zext_ln90_593_fu_19301_p1 = r_593_fu_19295_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15424:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_594_fu_19311_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15424 | assign zext_ln90_594_fu_19317_p1 = r_594_fu_19311_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15426:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_595_fu_19327_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15426 | assign zext_ln90_595_fu_19333_p1 = r_595_fu_19327_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15428:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_596_fu_19343_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15428 | assign zext_ln90_596_fu_19349_p1 = r_596_fu_19343_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15430:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_597_fu_19359_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15430 | assign zext_ln90_597_fu_19365_p1 = r_597_fu_19359_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15432:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_598_fu_19375_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15432 | assign zext_ln90_598_fu_19381_p1 = r_598_fu_19375_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15434:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_599_fu_19391_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15434 | assign zext_ln90_599_fu_19397_p1 = r_599_fu_19391_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15436:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_59_fu_4393_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15436 | assign zext_ln90_59_fu_4399_p1 = r_59_fu_4393_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15438:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_5_fu_2607_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15438 | assign zext_ln90_5_fu_2613_p1 = r_5_fu_2607_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15440:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_600_fu_19407_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15440 | assign zext_ln90_600_fu_19413_p1 = r_600_fu_19407_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15442:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_601_fu_19423_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15442 | assign zext_ln90_601_fu_19429_p1 = r_601_fu_19423_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15444:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_602_fu_19439_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15444 | assign zext_ln90_602_fu_19445_p1 = r_602_fu_19439_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15446:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_603_fu_19455_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15446 | assign zext_ln90_603_fu_19461_p1 = r_603_fu_19455_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15448:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_604_fu_19471_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15448 | assign zext_ln90_604_fu_19477_p1 = r_604_fu_19471_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15450:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_605_fu_19487_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15450 | assign zext_ln90_605_fu_19493_p1 = r_605_fu_19487_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15452:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_606_fu_19503_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15452 | assign zext_ln90_606_fu_19509_p1 = r_606_fu_19503_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15454:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_607_fu_19519_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15454 | assign zext_ln90_607_fu_19525_p1 = r_607_fu_19519_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15456:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_608_fu_19535_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15456 | assign zext_ln90_608_fu_19541_p1 = r_608_fu_19535_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15458:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_609_fu_19551_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15458 | assign zext_ln90_609_fu_19557_p1 = r_609_fu_19551_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15460:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_60_fu_4409_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15460 | assign zext_ln90_60_fu_4415_p1 = r_60_fu_4409_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15462:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_610_fu_19567_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15462 | assign zext_ln90_610_fu_19573_p1 = r_610_fu_19567_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15464:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_611_fu_19583_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15464 | assign zext_ln90_611_fu_19589_p1 = r_611_fu_19583_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15466:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_612_fu_19599_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15466 | assign zext_ln90_612_fu_19605_p1 = r_612_fu_19599_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15468:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_613_fu_19615_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15468 | assign zext_ln90_613_fu_19621_p1 = r_613_fu_19615_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15470:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_614_fu_19631_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15470 | assign zext_ln90_614_fu_19637_p1 = r_614_fu_19631_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15472:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_615_fu_19647_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15472 | assign zext_ln90_615_fu_19653_p1 = r_615_fu_19647_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15474:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_616_fu_19663_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15474 | assign zext_ln90_616_fu_19669_p1 = r_616_fu_19663_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15476:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_617_fu_19679_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15476 | assign zext_ln90_617_fu_19685_p1 = r_617_fu_19679_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15478:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_618_fu_19695_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15478 | assign zext_ln90_618_fu_19701_p1 = r_618_fu_19695_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15480:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_619_fu_19711_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15480 | assign zext_ln90_619_fu_19717_p1 = r_619_fu_19711_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15482:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_61_fu_4425_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15482 | assign zext_ln90_61_fu_4431_p1 = r_61_fu_4425_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15484:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_620_fu_19727_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15484 | assign zext_ln90_620_fu_19733_p1 = r_620_fu_19727_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15486:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_621_fu_19743_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15486 | assign zext_ln90_621_fu_19749_p1 = r_621_fu_19743_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15488:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_622_fu_19759_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15488 | assign zext_ln90_622_fu_19765_p1 = r_622_fu_19759_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15490:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_623_fu_19775_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15490 | assign zext_ln90_623_fu_19781_p1 = r_623_fu_19775_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15492:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_624_fu_19791_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15492 | assign zext_ln90_624_fu_19797_p1 = r_624_fu_19791_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15494:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_625_fu_19807_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15494 | assign zext_ln90_625_fu_19813_p1 = r_625_fu_19807_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15496:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_626_fu_19823_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15496 | assign zext_ln90_626_fu_19829_p1 = r_626_fu_19823_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15498:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_627_fu_19839_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15498 | assign zext_ln90_627_fu_19845_p1 = r_627_fu_19839_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15500:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_628_fu_19855_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15500 | assign zext_ln90_628_fu_19861_p1 = r_628_fu_19855_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15502:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_629_fu_19871_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15502 | assign zext_ln90_629_fu_19877_p1 = r_629_fu_19871_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15504:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_62_fu_4441_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15504 | assign zext_ln90_62_fu_4447_p1 = r_62_fu_4441_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15506:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_630_fu_19887_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15506 | assign zext_ln90_630_fu_19893_p1 = r_630_fu_19887_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15508:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_631_fu_19903_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15508 | assign zext_ln90_631_fu_19909_p1 = r_631_fu_19903_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15510:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_632_fu_19919_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15510 | assign zext_ln90_632_fu_19925_p1 = r_632_fu_19919_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15512:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_633_fu_19935_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15512 | assign zext_ln90_633_fu_19941_p1 = r_633_fu_19935_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15514:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_634_fu_19951_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15514 | assign zext_ln90_634_fu_19957_p1 = r_634_fu_19951_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15516:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_635_fu_19967_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15516 | assign zext_ln90_635_fu_19973_p1 = r_635_fu_19967_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15518:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_636_fu_19983_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15518 | assign zext_ln90_636_fu_19989_p1 = r_636_fu_19983_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15520:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_637_fu_20577_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15520 | assign zext_ln90_637_fu_20583_p1 = r_637_fu_20577_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15522:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_638_fu_20593_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15522 | assign zext_ln90_638_fu_20599_p1 = r_638_fu_20593_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15524:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_639_fu_20609_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15524 | assign zext_ln90_639_fu_20615_p1 = r_639_fu_20609_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15526:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_63_fu_4457_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15526 | assign zext_ln90_63_fu_4463_p1 = r_63_fu_4457_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15528:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_640_fu_20625_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15528 | assign zext_ln90_640_fu_20631_p1 = r_640_fu_20625_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15530:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_641_fu_20641_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15530 | assign zext_ln90_641_fu_20647_p1 = r_641_fu_20641_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15532:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_642_fu_20657_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15532 | assign zext_ln90_642_fu_20663_p1 = r_642_fu_20657_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15534:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_643_fu_20673_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15534 | assign zext_ln90_643_fu_20679_p1 = r_643_fu_20673_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15536:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_644_fu_20689_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15536 | assign zext_ln90_644_fu_20695_p1 = r_644_fu_20689_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15538:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_645_fu_20705_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15538 | assign zext_ln90_645_fu_20711_p1 = r_645_fu_20705_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_646_fu_20721_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15540 | assign zext_ln90_646_fu_20727_p1 = r_646_fu_20721_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15542:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_647_fu_20737_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15542 | assign zext_ln90_647_fu_20743_p1 = r_647_fu_20737_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15544:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_648_fu_20753_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15544 | assign zext_ln90_648_fu_20759_p1 = r_648_fu_20753_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15546:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_649_fu_20769_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15546 | assign zext_ln90_649_fu_20775_p1 = r_649_fu_20769_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15548:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_64_fu_4473_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15548 | assign zext_ln90_64_fu_4479_p1 = r_64_fu_4473_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15550:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_650_fu_20785_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15550 | assign zext_ln90_650_fu_20791_p1 = r_650_fu_20785_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15552:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_651_fu_20801_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15552 | assign zext_ln90_651_fu_20807_p1 = r_651_fu_20801_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15554:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_652_fu_20817_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15554 | assign zext_ln90_652_fu_20823_p1 = r_652_fu_20817_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15556:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_653_fu_20833_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15556 | assign zext_ln90_653_fu_20839_p1 = r_653_fu_20833_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15558:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_654_fu_20849_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15558 | assign zext_ln90_654_fu_20855_p1 = r_654_fu_20849_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15560:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_655_fu_20865_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15560 | assign zext_ln90_655_fu_20871_p1 = r_655_fu_20865_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_656_fu_20881_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15562 | assign zext_ln90_656_fu_20887_p1 = r_656_fu_20881_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15564:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_657_fu_20897_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15564 | assign zext_ln90_657_fu_20903_p1 = r_657_fu_20897_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15566:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_658_fu_20913_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15566 | assign zext_ln90_658_fu_20919_p1 = r_658_fu_20913_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15568:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_659_fu_20929_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15568 | assign zext_ln90_659_fu_20935_p1 = r_659_fu_20929_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15570:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_65_fu_4489_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15570 | assign zext_ln90_65_fu_4495_p1 = r_65_fu_4489_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15572:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_660_fu_20945_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15572 | assign zext_ln90_660_fu_20951_p1 = r_660_fu_20945_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15574:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_661_fu_20961_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15574 | assign zext_ln90_661_fu_20967_p1 = r_661_fu_20961_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15576:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_662_fu_20977_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15576 | assign zext_ln90_662_fu_20983_p1 = r_662_fu_20977_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15578:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_663_fu_20993_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15578 | assign zext_ln90_663_fu_20999_p1 = r_663_fu_20993_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15580:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_664_fu_21009_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15580 | assign zext_ln90_664_fu_21015_p1 = r_664_fu_21009_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15582:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_665_fu_21025_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15582 | assign zext_ln90_665_fu_21031_p1 = r_665_fu_21025_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_666_fu_21041_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15584 | assign zext_ln90_666_fu_21047_p1 = r_666_fu_21041_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15586:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_667_fu_21057_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15586 | assign zext_ln90_667_fu_21063_p1 = r_667_fu_21057_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15588:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_668_fu_21073_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15588 | assign zext_ln90_668_fu_21079_p1 = r_668_fu_21073_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15590:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_669_fu_21089_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15590 | assign zext_ln90_669_fu_21095_p1 = r_669_fu_21089_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15592:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_66_fu_4505_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15592 | assign zext_ln90_66_fu_4511_p1 = r_66_fu_4505_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15594:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_670_fu_21105_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15594 | assign zext_ln90_670_fu_21111_p1 = r_670_fu_21105_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15596:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_671_fu_21121_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15596 | assign zext_ln90_671_fu_21127_p1 = r_671_fu_21121_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15598:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_672_fu_21137_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15598 | assign zext_ln90_672_fu_21143_p1 = r_672_fu_21137_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15600:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_673_fu_21153_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15600 | assign zext_ln90_673_fu_21159_p1 = r_673_fu_21153_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15602:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_674_fu_21169_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15602 | assign zext_ln90_674_fu_21175_p1 = r_674_fu_21169_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15604:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_675_fu_21185_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15604 | assign zext_ln90_675_fu_21191_p1 = r_675_fu_21185_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15606:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_676_fu_21201_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15606 | assign zext_ln90_676_fu_21207_p1 = r_676_fu_21201_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15608:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_677_fu_21217_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15608 | assign zext_ln90_677_fu_21223_p1 = r_677_fu_21217_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15610:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_678_fu_21233_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15610 | assign zext_ln90_678_fu_21239_p1 = r_678_fu_21233_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15612:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_679_fu_21249_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15612 | assign zext_ln90_679_fu_21255_p1 = r_679_fu_21249_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15614:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_67_fu_4521_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15614 | assign zext_ln90_67_fu_4527_p1 = r_67_fu_4521_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15616:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_680_fu_21265_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15616 | assign zext_ln90_680_fu_21271_p1 = r_680_fu_21265_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15618:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_681_fu_21281_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15618 | assign zext_ln90_681_fu_21287_p1 = r_681_fu_21281_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15620:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_682_fu_21297_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15620 | assign zext_ln90_682_fu_21303_p1 = r_682_fu_21297_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15622:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_683_fu_21313_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15622 | assign zext_ln90_683_fu_21319_p1 = r_683_fu_21313_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15624:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_684_fu_21329_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15624 | assign zext_ln90_684_fu_21335_p1 = r_684_fu_21329_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15626:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_685_fu_21345_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15626 | assign zext_ln90_685_fu_21351_p1 = r_685_fu_21345_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15628:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_686_fu_21939_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15628 | assign zext_ln90_686_fu_21945_p1 = r_686_fu_21939_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15630:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_687_fu_21955_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15630 | assign zext_ln90_687_fu_21961_p1 = r_687_fu_21955_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15632:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_688_fu_21971_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15632 | assign zext_ln90_688_fu_21977_p1 = r_688_fu_21971_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15634:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_689_fu_21987_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15634 | assign zext_ln90_689_fu_21993_p1 = r_689_fu_21987_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15636:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_68_fu_4537_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15636 | assign zext_ln90_68_fu_4543_p1 = r_68_fu_4537_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15638:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_690_fu_22003_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15638 | assign zext_ln90_690_fu_22009_p1 = r_690_fu_22003_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15640:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_691_fu_22019_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15640 | assign zext_ln90_691_fu_22025_p1 = r_691_fu_22019_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15642:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_692_fu_22035_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15642 | assign zext_ln90_692_fu_22041_p1 = r_692_fu_22035_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15644:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_693_fu_22051_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15644 | assign zext_ln90_693_fu_22057_p1 = r_693_fu_22051_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15646:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_694_fu_22067_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15646 | assign zext_ln90_694_fu_22073_p1 = r_694_fu_22067_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15648:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_695_fu_22083_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15648 | assign zext_ln90_695_fu_22089_p1 = r_695_fu_22083_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15650:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_696_fu_22099_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15650 | assign zext_ln90_696_fu_22105_p1 = r_696_fu_22099_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15652:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_697_fu_22115_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15652 | assign zext_ln90_697_fu_22121_p1 = r_697_fu_22115_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15654:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_698_fu_22131_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15654 | assign zext_ln90_698_fu_22137_p1 = r_698_fu_22131_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15656:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_699_fu_22147_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15656 | assign zext_ln90_699_fu_22153_p1 = r_699_fu_22147_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15658:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_69_fu_4553_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15658 | assign zext_ln90_69_fu_4559_p1 = r_69_fu_4553_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15660:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_6_fu_2631_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15660 | assign zext_ln90_6_fu_2637_p1 = r_6_fu_2631_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15662:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_700_fu_22163_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15662 | assign zext_ln90_700_fu_22169_p1 = r_700_fu_22163_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15664:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_701_fu_22179_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15664 | assign zext_ln90_701_fu_22185_p1 = r_701_fu_22179_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15666:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_702_fu_22195_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15666 | assign zext_ln90_702_fu_22201_p1 = r_702_fu_22195_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15668:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_703_fu_22211_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15668 | assign zext_ln90_703_fu_22217_p1 = r_703_fu_22211_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15670:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_704_fu_22227_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15670 | assign zext_ln90_704_fu_22233_p1 = r_704_fu_22227_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15672:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_705_fu_22243_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15672 | assign zext_ln90_705_fu_22249_p1 = r_705_fu_22243_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15674:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_706_fu_22259_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15674 | assign zext_ln90_706_fu_22265_p1 = r_706_fu_22259_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15676:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_707_fu_22275_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15676 | assign zext_ln90_707_fu_22281_p1 = r_707_fu_22275_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15678:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_708_fu_22291_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15678 | assign zext_ln90_708_fu_22297_p1 = r_708_fu_22291_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15680:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_709_fu_22307_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15680 | assign zext_ln90_709_fu_22313_p1 = r_709_fu_22307_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15682:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_70_fu_4569_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15682 | assign zext_ln90_70_fu_4575_p1 = r_70_fu_4569_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15684:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_710_fu_22323_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15684 | assign zext_ln90_710_fu_22329_p1 = r_710_fu_22323_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15686:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_711_fu_22339_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15686 | assign zext_ln90_711_fu_22345_p1 = r_711_fu_22339_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15688:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_712_fu_22355_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15688 | assign zext_ln90_712_fu_22361_p1 = r_712_fu_22355_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15690:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_713_fu_22371_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15690 | assign zext_ln90_713_fu_22377_p1 = r_713_fu_22371_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15692:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_714_fu_22387_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15692 | assign zext_ln90_714_fu_22393_p1 = r_714_fu_22387_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15694:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_715_fu_22403_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15694 | assign zext_ln90_715_fu_22409_p1 = r_715_fu_22403_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_716_fu_22419_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15696 | assign zext_ln90_716_fu_22425_p1 = r_716_fu_22419_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15698:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_717_fu_22435_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15698 | assign zext_ln90_717_fu_22441_p1 = r_717_fu_22435_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15700:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_718_fu_22451_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15700 | assign zext_ln90_718_fu_22457_p1 = r_718_fu_22451_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15702:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_719_fu_22467_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15702 | assign zext_ln90_719_fu_22473_p1 = r_719_fu_22467_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15704:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_71_fu_4585_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15704 | assign zext_ln90_71_fu_4591_p1 = r_71_fu_4585_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15706:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_720_fu_22483_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15706 | assign zext_ln90_720_fu_22489_p1 = r_720_fu_22483_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15708:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_721_fu_22499_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15708 | assign zext_ln90_721_fu_22505_p1 = r_721_fu_22499_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15710:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_722_fu_22515_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15710 | assign zext_ln90_722_fu_22521_p1 = r_722_fu_22515_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15712:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_723_fu_22531_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15712 | assign zext_ln90_723_fu_22537_p1 = r_723_fu_22531_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15714:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_724_fu_22547_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15714 | assign zext_ln90_724_fu_22553_p1 = r_724_fu_22547_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15716:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_725_fu_22563_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15716 | assign zext_ln90_725_fu_22569_p1 = r_725_fu_22563_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_726_fu_22579_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15718 | assign zext_ln90_726_fu_22585_p1 = r_726_fu_22579_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15720:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_727_fu_22595_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15720 | assign zext_ln90_727_fu_22601_p1 = r_727_fu_22595_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15722:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_728_fu_22611_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15722 | assign zext_ln90_728_fu_22617_p1 = r_728_fu_22611_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15724:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_729_fu_22627_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15724 | assign zext_ln90_729_fu_22633_p1 = r_729_fu_22627_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15726:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_72_fu_4601_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15726 | assign zext_ln90_72_fu_4607_p1 = r_72_fu_4601_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15728:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_730_fu_22643_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15728 | assign zext_ln90_730_fu_22649_p1 = r_730_fu_22643_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15730:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_731_fu_22659_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15730 | assign zext_ln90_731_fu_22665_p1 = r_731_fu_22659_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15732:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_732_fu_22675_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15732 | assign zext_ln90_732_fu_22681_p1 = r_732_fu_22675_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15734:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_733_fu_22691_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15734 | assign zext_ln90_733_fu_22697_p1 = r_733_fu_22691_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15736:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_734_fu_22707_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15736 | assign zext_ln90_734_fu_22713_p1 = r_734_fu_22707_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15738:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_735_fu_23301_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15738 | assign zext_ln90_735_fu_23307_p1 = r_735_fu_23301_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_736_fu_23317_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15740 | assign zext_ln90_736_fu_23323_p1 = r_736_fu_23317_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_737_fu_23333_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15742 | assign zext_ln90_737_fu_23339_p1 = r_737_fu_23333_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_738_fu_23349_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15744 | assign zext_ln90_738_fu_23355_p1 = r_738_fu_23349_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_739_fu_23365_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15746 | assign zext_ln90_739_fu_23371_p1 = r_739_fu_23365_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15748:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_73_fu_4617_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15748 | assign zext_ln90_73_fu_4623_p1 = r_73_fu_4617_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15750:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_740_fu_23381_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15750 | assign zext_ln90_740_fu_23387_p1 = r_740_fu_23381_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_741_fu_23397_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15752 | assign zext_ln90_741_fu_23403_p1 = r_741_fu_23397_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_742_fu_23413_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15754 | assign zext_ln90_742_fu_23419_p1 = r_742_fu_23413_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_743_fu_23429_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15756 | assign zext_ln90_743_fu_23435_p1 = r_743_fu_23429_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_744_fu_23445_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15758 | assign zext_ln90_744_fu_23451_p1 = r_744_fu_23445_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_745_fu_23461_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15760 | assign zext_ln90_745_fu_23467_p1 = r_745_fu_23461_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_746_fu_23477_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15762 | assign zext_ln90_746_fu_23483_p1 = r_746_fu_23477_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_747_fu_23493_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15764 | assign zext_ln90_747_fu_23499_p1 = r_747_fu_23493_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_748_fu_23509_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15766 | assign zext_ln90_748_fu_23515_p1 = r_748_fu_23509_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_749_fu_23525_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15768 | assign zext_ln90_749_fu_23531_p1 = r_749_fu_23525_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15770:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_74_fu_4633_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15770 | assign zext_ln90_74_fu_4639_p1 = r_74_fu_4633_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15772:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_750_fu_23541_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15772 | assign zext_ln90_750_fu_23547_p1 = r_750_fu_23541_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_751_fu_23557_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15774 | assign zext_ln90_751_fu_23563_p1 = r_751_fu_23557_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_752_fu_23573_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15776 | assign zext_ln90_752_fu_23579_p1 = r_752_fu_23573_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_753_fu_23589_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15778 | assign zext_ln90_753_fu_23595_p1 = r_753_fu_23589_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_754_fu_23605_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15780 | assign zext_ln90_754_fu_23611_p1 = r_754_fu_23605_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_755_fu_23621_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15782 | assign zext_ln90_755_fu_23627_p1 = r_755_fu_23621_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_756_fu_23637_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15784 | assign zext_ln90_756_fu_23643_p1 = r_756_fu_23637_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_757_fu_23653_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15786 | assign zext_ln90_757_fu_23659_p1 = r_757_fu_23653_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_758_fu_23669_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15788 | assign zext_ln90_758_fu_23675_p1 = r_758_fu_23669_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_759_fu_23685_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15790 | assign zext_ln90_759_fu_23691_p1 = r_759_fu_23685_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15792:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_75_fu_4649_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15792 | assign zext_ln90_75_fu_4655_p1 = r_75_fu_4649_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15794:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_760_fu_23701_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15794 | assign zext_ln90_760_fu_23707_p1 = r_760_fu_23701_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_761_fu_23717_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15796 | assign zext_ln90_761_fu_23723_p1 = r_761_fu_23717_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_762_fu_23733_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15798 | assign zext_ln90_762_fu_23739_p1 = r_762_fu_23733_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_763_fu_23749_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15800 | assign zext_ln90_763_fu_23755_p1 = r_763_fu_23749_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_764_fu_23765_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15802 | assign zext_ln90_764_fu_23771_p1 = r_764_fu_23765_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_765_fu_23781_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15804 | assign zext_ln90_765_fu_23787_p1 = r_765_fu_23781_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_766_fu_23797_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15806 | assign zext_ln90_766_fu_23803_p1 = r_766_fu_23797_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_767_fu_23813_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15808 | assign zext_ln90_767_fu_23819_p1 = r_767_fu_23813_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_768_fu_23829_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15810 | assign zext_ln90_768_fu_23835_p1 = r_768_fu_23829_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_769_fu_23845_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15812 | assign zext_ln90_769_fu_23851_p1 = r_769_fu_23845_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15814:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_76_fu_4665_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15814 | assign zext_ln90_76_fu_4671_p1 = r_76_fu_4665_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15816:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_770_fu_23861_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15816 | assign zext_ln90_770_fu_23867_p1 = r_770_fu_23861_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_771_fu_23877_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15818 | assign zext_ln90_771_fu_23883_p1 = r_771_fu_23877_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_772_fu_23893_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15820 | assign zext_ln90_772_fu_23899_p1 = r_772_fu_23893_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_773_fu_23909_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15822 | assign zext_ln90_773_fu_23915_p1 = r_773_fu_23909_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_774_fu_23925_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15824 | assign zext_ln90_774_fu_23931_p1 = r_774_fu_23925_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_775_fu_23941_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15826 | assign zext_ln90_775_fu_23947_p1 = r_775_fu_23941_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_776_fu_23957_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15828 | assign zext_ln90_776_fu_23963_p1 = r_776_fu_23957_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_777_fu_23973_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15830 | assign zext_ln90_777_fu_23979_p1 = r_777_fu_23973_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_778_fu_23989_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15832 | assign zext_ln90_778_fu_23995_p1 = r_778_fu_23989_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_779_fu_24005_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15834 | assign zext_ln90_779_fu_24011_p1 = r_779_fu_24005_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15836:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_77_fu_4681_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15836 | assign zext_ln90_77_fu_4687_p1 = r_77_fu_4681_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15838:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_780_fu_24021_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15838 | assign zext_ln90_780_fu_24027_p1 = r_780_fu_24021_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15840:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_781_fu_24037_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15840 | assign zext_ln90_781_fu_24043_p1 = r_781_fu_24037_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_782_fu_24053_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15842 | assign zext_ln90_782_fu_24059_p1 = r_782_fu_24053_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_783_fu_24069_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15844 | assign zext_ln90_783_fu_24075_p1 = r_783_fu_24069_p2;\n",
      "      |                                  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15846:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_78_fu_4697_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15846 | assign zext_ln90_78_fu_4703_p1 = r_78_fu_4697_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15848:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_79_fu_4713_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15848 | assign zext_ln90_79_fu_4719_p1 = r_79_fu_4713_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15850:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_7_fu_2655_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15850 | assign zext_ln90_7_fu_2661_p1 = r_7_fu_2655_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15852:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_80_fu_4729_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15852 | assign zext_ln90_80_fu_4735_p1 = r_80_fu_4729_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15854:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_81_fu_4745_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15854 | assign zext_ln90_81_fu_4751_p1 = r_81_fu_4745_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15856:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_82_fu_4761_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15856 | assign zext_ln90_82_fu_4767_p1 = r_82_fu_4761_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15858:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_83_fu_4777_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15858 | assign zext_ln90_83_fu_4783_p1 = r_83_fu_4777_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15860:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_84_fu_4793_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15860 | assign zext_ln90_84_fu_4799_p1 = r_84_fu_4793_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15862:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_85_fu_4809_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15862 | assign zext_ln90_85_fu_4815_p1 = r_85_fu_4809_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15864:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_86_fu_4825_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15864 | assign zext_ln90_86_fu_4831_p1 = r_86_fu_4825_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15866:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_87_fu_4841_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15866 | assign zext_ln90_87_fu_4847_p1 = r_87_fu_4841_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15868:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_88_fu_4857_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15868 | assign zext_ln90_88_fu_4863_p1 = r_88_fu_4857_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15870:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_89_fu_4873_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15870 | assign zext_ln90_89_fu_4879_p1 = r_89_fu_4873_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15872:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_8_fu_2679_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15872 | assign zext_ln90_8_fu_2685_p1 = r_8_fu_2679_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15874:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_90_fu_4889_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15874 | assign zext_ln90_90_fu_4895_p1 = r_90_fu_4889_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15876:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_91_fu_4905_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15876 | assign zext_ln90_91_fu_4911_p1 = r_91_fu_4905_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15878:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_92_fu_4921_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15878 | assign zext_ln90_92_fu_4927_p1 = r_92_fu_4921_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15880:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_93_fu_4937_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15880 | assign zext_ln90_93_fu_4943_p1 = r_93_fu_4937_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15882:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_94_fu_4953_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15882 | assign zext_ln90_94_fu_4959_p1 = r_94_fu_4953_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15884:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_95_fu_4969_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15884 | assign zext_ln90_95_fu_4975_p1 = r_95_fu_4969_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15886:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_96_fu_4985_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15886 | assign zext_ln90_96_fu_4991_p1 = r_96_fu_4985_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15888:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_97_fu_5001_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15888 | assign zext_ln90_97_fu_5007_p1 = r_97_fu_5001_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15890:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_98_fu_5595_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15890 | assign zext_ln90_98_fu_5601_p1 = r_98_fu_5595_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15892:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_99_fu_5611_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15892 | assign zext_ln90_99_fu_5617_p1 = r_99_fu_5611_p2;\n",
      "      |                                ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15894:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_9_fu_2703_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15894 | assign zext_ln90_9_fu_2709_p1 = r_9_fu_2703_p2;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:15896:29: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'r_fu_2487_p2' generates 1 bits.\n",
      "                                                                                     : ... In instance MVAU_hls_0.grp_Matrix_Vector_Activate_Stream_Batch_fu_30\n",
      "15896 | assign zext_ln90_fu_2493_p1 = r_fu_2487_p2;\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:345:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_0\n",
      "  345 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:346:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                    : ... In instance MVAU_hls_0\n",
      "  346 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_MVAU_hls_0_3d29n7j0/MVAU_hls_0.v:488:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                   : ... In instance MVAU_hls_0\n",
      "  488 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingDataWidthConverter_rtl_0_7mufj9tk'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingDataWidthConverter_rtl_0_7mufj9tk/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingDataWidthConverter_rtl_0.cpp VStreamingDataWidthConverter_rtl_0___024root__DepSet_hf3fd3927__0.cpp VStreamingDataWidthConverter_rtl_0__Trace__0.cpp VStreamingDataWidthConverter_rtl_0___024root__Slow.cpp VStreamingDataWidthConverter_rtl_0___024root__DepSet_hf3fd3927__0__Slow.cpp VStreamingDataWidthConverter_rtl_0__Syms.cpp VStreamingDataWidthConverter_rtl_0__Trace__0__Slow.cpp > VStreamingDataWidthConverter_rtl_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingDataWidthConverter_rtl_0__ALL.o VStreamingDataWidthConverter_rtl_0__ALL.cpp\n",
      "echo \"\" > VStreamingDataWidthConverter_rtl_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingDataWidthConverter_rtl_0__ALL.a VStreamingDataWidthConverter_rtl_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingDataWidthConverter_rtl_0__ALL.a      -o VStreamingDataWidthConverter_rtl_0\n",
      "rm VStreamingDataWidthConverter_rtl_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingDataWidthConverter_rtl_0_7mufj9tk'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:1423:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                     : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      " 1423 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:1424:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                     : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U\n",
      " 1424 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:628:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                    : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  628 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:629:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                    : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  629 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:630:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                    : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  630 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:864:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  864 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:888:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      "  888 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:1021:20: Operator ASSIGNW expects 56 bits on the Assign RHS, but Assign RHS's VARREF 'p_Result_49_fu_1795_p50' generates 49 bits.\n",
      "                                                                                                    : ... In instance Thresholding_hls_0.grp_Thresholding_Stream_Batch_fu_30\n",
      " 1021 | assign out_V_TDATA = p_Result_49_fu_1795_p50;\n",
      "      |                    ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:83:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0\n",
      "   83 | #0 grp_Thresholding_Stream_Batch_fu_30_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:84:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0\n",
      "   84 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/rtlsim_Thresholding_hls_0_67zvnlb6/Thresholding_hls_0.v:226:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                   : ... In instance Thresholding_hls_0\n",
      "  226 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_2_diahy2ef'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_2_diahy2ef/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_2.cpp VStreamingFIFO_rtl_2___024root__DepSet_h1b179991__0.cpp VStreamingFIFO_rtl_2__Trace__0.cpp VStreamingFIFO_rtl_2___024root__Slow.cpp VStreamingFIFO_rtl_2___024root__DepSet_h1b179991__0__Slow.cpp VStreamingFIFO_rtl_2__Syms.cpp VStreamingFIFO_rtl_2__Trace__0__Slow.cpp > VStreamingFIFO_rtl_2__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_2__ALL.o VStreamingFIFO_rtl_2__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_2__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_2__ALL.a VStreamingFIFO_rtl_2__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_2__ALL.a      -o VStreamingFIFO_rtl_2\n",
      "rm VStreamingFIFO_rtl_2__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_2_diahy2ef'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_0_ynp5ca68'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_MVAU_hls_0_ynp5ca68/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VMVAU_hls_0.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0.cpp VMVAU_hls_0__Trace__0.cpp VMVAU_hls_0__ConstPool_0.cpp VMVAU_hls_0___024root__Slow.cpp VMVAU_hls_0___024root__DepSet_h7dc701cd__0__Slow.cpp VMVAU_hls_0__Syms.cpp VMVAU_hls_0__Trace__0__Slow.cpp > VMVAU_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VMVAU_hls_0__ALL.o VMVAU_hls_0__ALL.cpp\n",
      "echo \"\" > VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VMVAU_hls_0__ALL.a VMVAU_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VMVAU_hls_0__ALL.a      -o VMVAU_hls_0\n",
      "rm VMVAU_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_MVAU_hls_0_ynp5ca68'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:122:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  122 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);\n",
      "      |                                                      ^~\n",
      "                ... For warning description see https://verilator.org/warn/WIDTH?v=4.224\n",
      "                ... Use \"/* verilator lint_off WIDTH */\" and lint_on around source to disable this message.\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:179:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  179 |   for (a_=depth-2; a_>0; a_=a_-1) begin\n",
      "      |          ^\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:187:25: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                         ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:190:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:203:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:213:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:227:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:234:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:247:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:265:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  265 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:279:19: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  279 |    srlo_       <= 'bx;\n",
      "      |                   ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:296:20: Unsized constant being X/Z extended to 392 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                    ^~~\n",
      "%Warning-WIDTH: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:299:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                               : ... In instance StreamingFIFO_rtl_0.impl\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:187:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  187 |         srlo_       <=  'bx;\n",
      "      |                     ^~\n",
      "                  *** See https://verilator.org/warn/COMBDLY before disabling this,\n",
      "                  else you may end up with different sim results.\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:188:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  188 |         shift_en_o_ <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:189:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  189 |         shift_en_   <= 1'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:190:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  190 |         addr_       <=  'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:191:21: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  191 |         state_      <= 2'bx;\n",
      "      |                     ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:196:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  196 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:197:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  197 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:198:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  198 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:199:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  199 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:200:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  200 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:203:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  203 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:204:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  204 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:205:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  205 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:206:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  206 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:207:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  207 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:213:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  213 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:214:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  214 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:215:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  215 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:216:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  216 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:217:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  217 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:220:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  220 |    srlo_       <= i_d;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:221:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  221 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:222:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  222 |    shift_en_   <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:223:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  223 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:224:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  224 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:227:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  227 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:228:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  228 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:229:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  229 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:230:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  230 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:231:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  231 |    state_      <= state_one;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:234:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  234 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:235:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  235 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:236:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  236 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:237:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  237 |    addr_       <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:238:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  238 |    state_      <= state_empty;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:247:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  247 |    srlo_       <= 'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:248:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  248 |    shift_en_o_ <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:249:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  249 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:250:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  250 |    addr_       <= addr;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:251:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  251 |    state_      <= state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:254:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  254 |    srlo_       <= srl[addr];\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:255:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  255 |    shift_en_o_ <= 1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:256:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  256 |    shift_en_   <= 0;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:259:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  259 |    addr_       <= addr_zero_ ? 0         : addr-1;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:260:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  260 |    state_      <= addr_zero_ ? state_one : state_more;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:296:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  296 |    srlo_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:297:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  297 |    shift_en_o_ <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:298:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  298 |    shift_en_   <= 1'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:299:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  299 |    addr_       <=  'bx;\n",
      "      |                ^~\n",
      "%Warning-COMBDLY: /tmp/finn_dev_pamela/code_gen_ipgen_StreamingFIFO_rtl_0_7uewuypi/Q_srl.v:300:16: Non-blocking assignment '<=' in combinational logic process\n",
      "                                                                                                 : ... This will be executed as a blocking assignment '='!\n",
      "  300 |    state_      <= 2'bx;\n",
      "      |                ^~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_Thresholding_hls_0_uda79srx'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_Thresholding_hls_0_uda79srx/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VThresholding_hls_0.cpp VThresholding_hls_0___024root__DepSet_hc3365717__0.cpp VThresholding_hls_0__Trace__0.cpp VThresholding_hls_0__ConstPool_0.cpp VThresholding_hls_0___024root__Slow.cpp VThresholding_hls_0___024root__DepSet_hc3365717__0__Slow.cpp VThresholding_hls_0__Syms.cpp VThresholding_hls_0__Trace__0__Slow.cpp > VThresholding_hls_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VThresholding_hls_0__ALL.o VThresholding_hls_0__ALL.cpp\n",
      "echo \"\" > VThresholding_hls_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VThresholding_hls_0__ALL.a VThresholding_hls_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VThresholding_hls_0__ALL.a      -o VThresholding_hls_0\n",
      "rm VThresholding_hls_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_Thresholding_hls_0_uda79srx'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_1_gm667cr4'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_1_gm667cr4/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_1.cpp VStreamingFIFO_rtl_1___024root__DepSet_h617ba1de__0.cpp VStreamingFIFO_rtl_1__Trace__0.cpp VStreamingFIFO_rtl_1___024root__Slow.cpp VStreamingFIFO_rtl_1___024root__DepSet_h617ba1de__0__Slow.cpp VStreamingFIFO_rtl_1__Syms.cpp VStreamingFIFO_rtl_1__Trace__0__Slow.cpp > VStreamingFIFO_rtl_1__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_1__ALL.o VStreamingFIFO_rtl_1__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_1__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_1__ALL.a VStreamingFIFO_rtl_1__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_1__ALL.a      -o VStreamingFIFO_rtl_1\n",
      "rm VStreamingFIFO_rtl_1__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_1_gm667cr4'\n",
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_0_zq5n8zy2'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_0_zq5n8zy2/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VStreamingFIFO_rtl_0.cpp VStreamingFIFO_rtl_0___024root__DepSet_hb5df65a9__0.cpp VStreamingFIFO_rtl_0__Trace__0.cpp VStreamingFIFO_rtl_0__ConstPool_0.cpp VStreamingFIFO_rtl_0___024root__Slow.cpp VStreamingFIFO_rtl_0___024root__DepSet_hb5df65a9__0__Slow.cpp VStreamingFIFO_rtl_0__Syms.cpp VStreamingFIFO_rtl_0__Trace__0__Slow.cpp > VStreamingFIFO_rtl_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o VStreamingFIFO_rtl_0__ALL.o VStreamingFIFO_rtl_0__ALL.cpp\n",
      "echo \"\" > VStreamingFIFO_rtl_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VStreamingFIFO_rtl_0__ALL.a VStreamingFIFO_rtl_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VStreamingFIFO_rtl_0__ALL.a      -o VStreamingFIFO_rtl_0\n",
      "rm VStreamingFIFO_rtl_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_StreamingFIFO_rtl_0_zq5n8zy2'\n"
     ]
    }
   ],
   "source": [
    "from finn.transformation.fpgadataflow.insert_dwc import InsertDWC\n",
    "from finn.transformation.fpgadataflow.insert_fifo import InsertFIFO\n",
    "from finn.transformation.fpgadataflow.specialize_layers import SpecializeLayers\n",
    "from finn.transformation.fpgadataflow.create_stitched_ip import CreateStitchedIP\n",
    "\n",
    "child_model = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")\n",
    "child_model = child_model.transform(InsertDWC())  \n",
    "child_model = child_model.transform(InsertFIFO(create_shallow_fifos=True))\n",
    "# DWC and FIFOs need to be specialized to either HLS or RTL variants\n",
    "child_model = child_model.transform(SpecializeLayers(test_fpga_part))\n",
    "child_model.save(build_dir + \"/test.onnx\");\n",
    "child_model = child_model.transform(GiveUniqueNodeNames())\n",
    "child_model = child_model.transform(PrepareIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(HLSSynthIP())\n",
    "child_model = child_model.transform(CreateStitchedIP(test_fpga_part, target_clk_ns))\n",
    "child_model = child_model.transform(PrepareRTLSim())\n",
    "child_model.set_metadata_prop(\"exec_mode\",\"rtlsim\")\n",
    "child_model.save(build_dir + \"/tfc_w1_a1_dataflow_child.onnx\");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parent model\n",
    "model_for_rtlsim = ModelWrapper(build_dir + \"/tfc_w1_a1_dataflow_parent.onnx\")\n",
    "# reference child model\n",
    "sdp_node = getCustomOp(model_for_rtlsim.graph.node[1])\n",
    "sdp_node.set_nodeattr(\"model\", build_dir + \"/tfc_w1_a1_dataflow_child.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-MODDUP: /tmp/finn_dev_pamela/vivado_stitch_proj_gsiwzzg_/finn_design_wrapper.v:9994:8: Duplicate declaration of module: 'dwc_axi'\n",
      " 9994 | module dwc_axi #(\n",
      "      |        ^~~~~~~\n",
      "                 /tmp/finn_dev_pamela/vivado_stitch_proj_gsiwzzg_/finn_design_wrapper.v:4119:8: ... Location of original declaration\n",
      " 4119 | module dwc_axi #(\n",
      "      |        ^~~~~~~\n",
      "                 ... For warning description see https://verilator.org/warn/MODDUP?v=4.224\n",
      "                 ... Use \"/* verilator lint_off MODDUP */\" and lint_on around source to disable this message.\n",
      "%Warning-MODDUP: /tmp/finn_dev_pamela/vivado_stitch_proj_gsiwzzg_/finn_design_wrapper.v:34732:8: Duplicate declaration of module: 'dwc'\n",
      "34732 | module dwc #(\n",
      "      |        ^~~\n",
      "                 /tmp/finn_dev_pamela/vivado_stitch_proj_gsiwzzg_/finn_design_wrapper.v:13216:8: ... Location of original declaration\n",
      "13216 | module dwc #(\n",
      "      |        ^~~\n",
      "%Warning-TIMESCALEMOD: /home/pamela/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)\n",
      "   32 | package swg;\n",
      "      |         ^~~\n",
      "                       /tmp/finn_dev_pamela/vivado_stitch_proj_gsiwzzg_/finn_design_wrapper.v:10:8: ... Location of module with timescale\n",
      "   10 | module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R (\n",
      "      |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "%Warning-UNPACKED: /tmp/finn_dev_pamela/vivado_stitch_proj_gsiwzzg_/finn_design_wrapper.v:14824:10: Unsupported: Unpacked struct/union\n",
      "                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.Thresholding_hls_0.Thresholding_hls_0_wstrm.inst.core.mem\n",
      "14824 |  typedef struct {\n",
      "      |          ^~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_pamela/pyverilator_ipstitched_4afhofhs'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_pamela/pyverilator_ipstitched_4afhofhs/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__Trace__0.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Trace__0__Slow.o Vfinn_design_wrapper__Trace__0__Slow.cpp\n",
      "echo \"\" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Trace__0__Slow.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a      -o Vfinn_design_wrapper\n",
      "rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/tmp/finn_dev_pamela/pyverilator_ipstitched_4afhofhs'\n"
     ]
    }
   ],
   "source": [
    "output_dict = oxe.execute_onnx(model_for_rtlsim, input_dict)\n",
    "output_rtlsim = output_dict[list(output_dict.keys())[0]]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Results are the same!\n"
     ]
    }
   ],
   "source": [
    "try:\n",
    "    assert np.isclose(output_rtlsim, np.where(output_golden[0]==np.amax(output_golden[0])), atol=1e-3).all()\n",
    "    print(\"Results are the same!\")\n",
    "except AssertionError:\n",
    "    assert False, \"The results are not the same!\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
