Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 20 18:37:28 2022
| Host         : DESKTOP-ABLTD3Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   205 |
|    Minimum number of control sets                        |   205 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   504 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   205 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |    91 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             386 |          164 |
| No           | No                    | Yes                    |              29 |           10 |
| No           | Yes                   | No                     |             386 |          169 |
| Yes          | No                    | No                     |            1710 |          510 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1282 |          414 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                               Enable Signal                                                                                               |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                    |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/ex_Valid_reg                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/start_single_step_reg       |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_677_ap_ready                                  |                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_0                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[4]_1                                                                                                       |                1 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                           |                                                                                                                                                                           |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                           |                2 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                   |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                               |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                              | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_686_ap_ready                                      |                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_0[0]                                                                                                                                       |                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15190                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_2                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_668_ap_ready                                    |                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15690                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[4]_2                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/icmp_ln687_reg_562_pp0_iter5_reg_reg[0]                                                                                                 |                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_15990                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[4]_0                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_4                                                                                                                                          |                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      |                                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_condition_202                                                                                                                  |                                                                                                                                                                           |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/icmp_ln687_reg_562_pp0_iter5_reg_reg[0]                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14740                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[4]_6                                                                                                       |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16290                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[4]_5                                                                                                       |                2 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                |                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                           |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/vBarSel[2]_i_1_n_1                                                                               |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                      |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[7]_i_1_n_1                                                                                                               |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/yCount_V_4                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_601_u_2_reg_8300                                                                                                  |                                                                                                                                                                           |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/select_ln1224_reg_670[6]_i_1_n_1                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                          |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/select_ln1223_reg_664[6]_i_1_n_1                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5920                                                                                                                                      |                                                                                                                                                                           |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16140                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[4]_7                                                                                                       |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/call_ret2_tpgPatternHorizontal_fu_726_ap_ready                                                                             |                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/call_ret13_tpgPatternVerticalHo_fu_656_ap_ready                                                                           |                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/call_ret16_tpgPatternDPColorRam_fu_633_ap_ready                                                                           |                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                       |                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_3300                                                                                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_2_V_reg_341[7]_i_1_n_1                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_3300                                                                                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_330[7]_i_1_n_1                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_3300                                                                                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_1_V_reg_319[7]_i_1_n_1                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                4 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                           |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                           |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                           |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                           |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16140                                                                                                                                     |                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S72_out                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/select_ln1687_1_reg_8400                                                                                                         |                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/add_ln1237_2_reg_7310                                                                                                               |                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/select_ln1241_1_reg_753[7]_i_1_n_1                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                          |                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/rampVal                                                                                                                    |                                                                                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_CS_fsm_reg[1][0]                                                                                                                                            |                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                 |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_enable_reg_pp0_iter1_reg_0[0]                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                                |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_3                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16290                                                                                                                                       |                                                                                                                                                                           |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                         |                5 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                           |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                          |                                                                                                                                                                           |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14740                                                                                                                                    |                                                                                                                                                                           |                6 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_condition_222                                                                                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/SR[0]                                                                                            |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V[9]_i_2_n_1                                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                       |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                  |                6 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15190                                                                                                                                     |                                                                                                                                                                           |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_condition_202                                                                                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/xBar_V_0[10]_i_1_n_1                                                                              |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch[0]_i_2_n_1                                                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch0                                                                                          |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                               |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/grp_tpgPatternDPColorSqu_fu_501_ap_ready                                                                                         | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                       |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                6 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_220                                                                                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                     |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgBarSelYuv_y351_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                           |                                                                                                                                                                           |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/tpgBarSelYuv_y_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                               |                                                                                                                                                                           |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                                                         |                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_2[0]                                                                                                                                         |                                                                                                                                                                           |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_0_in0                                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/E[0]                                                           |                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                              | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/count_reg[0]_0[0]                                                                                                 |                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                          | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/SR[0]                                                                                     |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_NS_fsm1                                                                                                                |                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_264/ap_NS_fsm1                                                                                                                |                                                                                                                                                                           |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/sel                                                                                                     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                                                                | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_0_reg_259                                                                                                                      |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_5660                                                                                                                                                       |                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                           | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                             |                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                            |                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg[0]                                                                                                                                           |                                                                                                                                                                           |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg_0[0]                                                                                                                                         |                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/icmp_ln468_reg_1435_pp0_iter14_reg_reg[0]__0[0]                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/SR[0]                                                                                             |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state19                                                                                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_0_reg_417                                                                                                                      |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_reg_14390                                                                                                                                                      |                                                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                            |                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_0[0]                                                                                                                                         |                                                                                                                                                                           |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/E[0]                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_1[0]                                                                                                                                       |                                                                                                                                                                           |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5920                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId_reg[1]_1                                                                                                          |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_0[0]                                                                                                                                       |                                                                                                                                                                           |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                             |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                6 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                7 |             21 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                          |                7 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter14_reg[0]                                                                                                                                |                                                                                                                                                                           |               12 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                  |               10 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14440                                                                                                                                    |                                                                                                                                                                           |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_2830                                                                                                                   |                                                                                                                                                                           |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5710                                                                                                                                           |                                                                                                                                                                           |                5 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_0_reg_2830                                                                                                                   |                                                                                                                                                                           |                5 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_0_reg_2830                                                                                                                   |                                                                                                                                                                           |                5 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_6070                                                                                                                                        |                                                                                                                                                                           |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_348                                                                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId_reg[0]_0                                                                                                          |                6 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1_n_1                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                    | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg[24]_i_1_n_1                                                        |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                                                 |                                                                                                                                                                           |               11 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                        |                                                                                                                                                                           |                5 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                |                6 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                |               12 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter2_reg_1[0]                                                                                                                               |                                                                                                                                                                           |                7 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_178                                                                                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1_n_1                                                        |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/boxHCoord0                                                                                                                              |                                                                                                                                                                           |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/zonePlateVDelta[0]_i_1_n_1                                                                                                        |                                                                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/add_ln1196_reg_6420                                                                                                               |                                                                                                                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/s[31]_i_1_n_1                                                                                                                     |                                                                                                                                                                           |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         |                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                           |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                         |               14 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                   |                                                                                                                                                                           |               13 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_713/call_ret15_tpgPRBS_fu_713_ap_ready                                                                                                     |                                                                                                                                                                           |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               19 |             42 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                           |               17 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_CS_fsm_reg[1]_0                                                                                                        |                                                                                                                                                                           |                9 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                   |               21 |             58 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                       |               25 |             63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/add_ln1801_reg_5930                                                                                                                     |                                                                                                                                                                           |               16 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                           |               17 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                   |               38 |             77 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               33 |             80 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                           |                                                                                                                                                                           |               26 |             81 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               41 |            101 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                      |                                                                                                                                                                           |               19 |            115 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                     |                                                                                                                                                                           |               32 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/p_14_in                                                                                                                                 |                                                                                                                                                                           |               51 |            222 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                               |                                                                                                                                                                           |               76 |            230 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                           |                                                                                                                                                                           |              142 |            320 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


