Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: GENUS15.21 - 15.20-s010_1, built Tue Feb 09 2016
Options: -files synth.tcl 
Date:    Thu Apr 07 16:52:23 2016
Host:    ice06 (x86_64 w/Linux 2.6.32-573.12.1.el6.x86_64) (4*Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz 8192KB)
OS:      CentOS release 6.7 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Sourcing GUI preferences file /afs/ee.cooper.edu/user/k/u/kurutu/.cadence/genus/gui.tcl...
Finished loading tool scripts (8 seconds elapsed).

Sourcing synth.tcl ...
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
model name	: Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
cpu MHz		: 800.000
cpu MHz		: 3401.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
Hostname : ice06.ee.cooper.edu
  Setting attribute of root '/': 'init_lib_search_path' = . /afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045
  Setting attribute of root '/': 'script_search_path' = .
  Setting attribute of root '/': 'init_hdl_search_path' = ../../RTL/ 
  Setting attribute of root '/': 'max_cpus_per_server' = 4
  Setting attribute of root '/': 'information_level' = 11
            Reading file '/afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib'
    Loading library timing/slow_vdd1v0_basicCells.lib
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : (slow_vdd1v0_basicCells.lib, block starting at: 67517)  Functionality is missing at pin (Y) for the cell (HOLDX1).

  Message Summary for Library timing/slow_vdd1v0_basicCells.lib:
  **************************************************************
  Could not find an attribute in the library. [LBR-436]: 574
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  **************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' = timing/slow_vdd1v0_basicCells.lib
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S_NEW' has no resistance value.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
  Setting attribute of root '/': 'lef_library' = /afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

  Setting attribute of root '/': 'qrc_tech_file' = /afs/ee.cooper.edu/courses/ece447/gpdk/GPDK045/gsclib045_svt_v4.4/gsclib045_tech/qrc/qx/gpdk045.tch
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
  Setting attribute of root '/': 'auto_ungroup' = none
  Setting attribute of root '/': 'hdl_preserve_unused_registers' = true
  Setting attribute of root '/': 'boundary_optimize_feedthrough_hpins' = false
            Reading Verilog file '../../RTL/DSP.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/DSPFetch.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/DSPDecode.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/DSPBranch.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/alu.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/RegFile.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/DSPMemoryLogic.v'
            Reading Verilog file '../../RTL/definitions.v'
            Reading Verilog file '../../RTL/FF.v'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'DSP' from file '../../RTL/DSP.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DSPFetch' from file '../../RTL/DSPFetch.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'program_counter' [16] doesn't match the width of right hand side [32] in assignment in file '../../RTL/DSPFetch.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'program_counter' [16] doesn't match the width of right hand side [32] in assignment in file '../../RTL/DSPFetch.v' on line 52.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=1 Z=16) at line 52 in the file '../../RTL/DSPFetch.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=1 Z=16) at line 52 in the file '../../RTL/DSPFetch.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FF_WIDTH32' from file '../../RTL/FF.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'FF' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DSPDecode' from file '../../RTL/DSPDecode.v'.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '001100' in module 'DSPDecode' in file '../../RTL/DSPDecode.v' on line 236.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 12 in module 'DSPDecode' in file '../../RTL/DSPDecode.v' on line 236.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 72 in the file '../../RTL/DSPDecode.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 72 in the file '../../RTL/DSPDecode.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FF_WIDTH90' from file '../../RTL/FF.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [90] doesn't match the width of right hand side [32] in assignment in file '../../RTL/FF.v' on line 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'RegFile' from file '../../RTL/RegFile.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'RegFile' in file '../../RTL/RegFile.v' on line 46.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU' from file '../../RTL/alu.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'B_signed' [16] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 33.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'opcode' in module 'ALU' in file '../../RTL/alu.v' on line 36.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'int_alu' from file '../../RTL/alu.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 108.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 109.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 110.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 111.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 112.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 113.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 114.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 115.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 116.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 117.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 118.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 119.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'tmp' [32] doesn't match the width of right hand side [16] in assignment in file '../../RTL/alu.v' on line 120.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'opcode' in module 'int_alu' in file '../../RTL/alu.v' on line 104.
Info    : Signal is not referenced within the process or block, but is in the sensitivity list. [CDFG-361]
        : Signal 'C' in module 'int_alu' in file '../../RTL/alu.v' on line 126.
        : Asynchronous logic, such as a latch or combinational logic, is inferred for this process or block. Signals that are not referenced can be removed from the sensitivity list. If the intent is to infer a flip-flop, ensure that the process or block is sensitive to the signal edge by adding 'posedge' or 'negedge' for Verilog designs or 'event' for VHDL designs.
Info    : Unused module input port. [CDFG-500]
        : Input port 'C' is not used in module 'int_alu' in file '../../RTL/alu.v' on line 95.
        : The value of the input port is not used within the design.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/gt_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'GT_TC_OP' (pin widths: A=32 B=16 Z=1) at line 122 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'GT_TC_OP' (pin widths: A=32 B=16 Z=1) at line 122 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/gt_signed/very_fast' (priority 1), 'hdl_implementation:GB/gt_signed/medium' (priority 1), 'hdl_implementation:GB/gt_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/lt_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'LT_TC_OP' (pin widths: A=32 B=16 Z=1) at line 123 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'LT_TC_OP' (pin widths: A=32 B=16 Z=1) at line 123 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/lt_signed/very_fast' (priority 1), 'hdl_implementation:GB/lt_signed/medium' (priority 1), 'hdl_implementation:GB/lt_signed/slow' (priority 1)}
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 108 in the file '../../RTL/alu.v' because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 108 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 108 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=32 B=16 Z=32) at line 108 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=32 B=16 Z=32) at line 108 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/add_signed/very_fast' (priority 1), 'hdl_implementation:GB/add_signed/medium' (priority 1), 'hdl_implementation:GB/add_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=16 B=16 Z=17) at line 109 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=16 B=16 Z=17) at line 109 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/add_signed/very_fast' (priority 1), 'hdl_implementation:GB/add_signed/medium' (priority 1), 'hdl_implementation:GB/add_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=32 Z=32) at line 110 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=32 Z=32) at line 110 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sub_signed/very_fast' (priority 1), 'hdl_implementation:GB/sub_signed/medium' (priority 1), 'hdl_implementation:GB/sub_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 110 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 110 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=16 Z=17) at line 111 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_TC_OP' (pin widths: A=16 B=16 Z=17) at line 111 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sub_signed/very_fast' (priority 1), 'hdl_implementation:GB/sub_signed/medium' (priority 1), 'hdl_implementation:GB/sub_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/mult_signed/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=16 B=16 Z=32) at line 112 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=16 B=16 Z=32) at line 112 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/mult_signed/very_fast' (priority 1), 'hdl_implementation:GB/mult_signed/medium' (priority 1), 'hdl_implementation:GB/mult_signed/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sra/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SRA_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 114 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SRA_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 114 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sra/very_fast' (priority 1), 'hdl_implementation:GB/sra/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 115 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 115 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'qmult' from file '../../RTL/alu.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'qmult' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'r_result' [32] doesn't match the width of right hand side [15] in assignment in file '../../RTL/alu.v' on line 153.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'i_multiplicand' in module 'qmult' in file '../../RTL/alu.v' on line 159.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'i_multiplier' in module 'qmult' in file '../../RTL/alu.v' on line 159.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'qmult' in file '../../RTL/alu.v' on line 163.
Info    : Replaced logic with a constant value. [CDFG-771]
        : Constant Replacement in Module 'qmult' in file '../../RTL/alu.v' on line 163.
Info    : Preserving unused register. [CDFG-509]
        : Preserving unused latch register 'ovr' in module 'qmult' in file '../../RTL/alu.v' on line 159.
        : A flip-flop or latch that was inferred for an unused signal or variable is being preserved. Better area results are possible if the 'hdl_preserve_unused_registers' attribute is set to 'false'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/mult_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=15 B=15 Z=30) at line 153 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=15 B=15 Z=30) at line 153 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/mult_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/mult_unsigned/medium' (priority 1), 'hdl_implementation:GB/mult_unsigned/slow' (priority 1)}
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'ovr' in file '../../RTL/alu.v' on line 159, column 20.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'qadd' from file '../../RTL/alu.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'qadd' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 193.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 198.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 200.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 207.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 209.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'res[...]' [1] doesn't match the width of right hand side [32] in assignment in file '../../RTL/alu.v' on line 213.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 183 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 183 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 184 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 184 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 190 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 190 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 190 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 190 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/gt_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'GT_UNS_OP' (pin widths: A=15 B=15 Z=1) at line 191 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'GT_UNS_OP' (pin widths: A=15 B=15 Z=1) at line 191 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/gt_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/gt_unsigned/medium' (priority 1), 'hdl_implementation:GB/gt_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 192 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 192 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 197 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 197 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sub_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 196 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SUB_UNS_OP' (pin widths: A=15 B=15 Z=15) at line 196 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sub_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/sub_unsigned/medium' (priority 1), 'hdl_implementation:GB/sub_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 206 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=15 B=1 Z=1) at line 206 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Y' [16] doesn't match the width of right hand side [17] in assignment in file '../../RTL/alu.v' on line 84.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=4 Z=1) at line 37 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=4 Z=1) at line 37 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16) because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=3 Z=1) at line 33 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=3 Z=1) at line 33 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=3 Z=1) at line 33 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=3 Z=1) at line 33 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/mult_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=16 B=16 Z=16) at line 33 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=16 B=16 Z=16) at line 33 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/mult_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/mult_unsigned/medium' (priority 1), 'hdl_implementation:GB/mult_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/srl/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16) will be considered in the following order: {'hdl_implementation:GB/srl/very_fast' (priority 1), 'hdl_implementation:GB/srl/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=16 SH=4 Z=16) will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sll/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 84 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 84 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/sll/very_fast' (priority 1), 'hdl_implementation:GB/sll/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/srl/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 85 in the file '../../RTL/alu.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SRL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 85 in the file '../../RTL/alu.v' will be considered in the following order: {'hdl_implementation:GB/srl/very_fast' (priority 1), 'hdl_implementation:GB/srl/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FF_WIDTH77' from file '../../RTL/FF.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [77] doesn't match the width of right hand side [32] in assignment in file '../../RTL/FF.v' on line 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DSPBranch' from file '../../RTL/DSPBranch.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=16 B=1 Z=1) at line 57 in the file '../../RTL/DSPBranch.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=16 B=1 Z=1) at line 57 in the file '../../RTL/DSPBranch.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FF_WIDTH17' from file '../../RTL/FF.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [17] doesn't match the width of right hand side [32] in assignment in file '../../RTL/FF.v' on line 20.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'DSPMemoryLogic' from file '../../RTL/DSPMemoryLogic.v'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'internal_write_en' in module 'DSPMemoryLogic' in file '../../RTL/DSPMemoryLogic.v' on line 83.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 84 in the file '../../RTL/DSPMemoryLogic.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 84 in the file '../../RTL/DSPMemoryLogic.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 85 in the file '../../RTL/DSPMemoryLogic.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 85 in the file '../../RTL/DSPMemoryLogic.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'DSP'.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7             10                                      elaborate
Runtime & Memory after 'read_hdl'
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 04:52:27 PM(Apr07) | 294.81 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:06) |  00:00:03(00:00:06) | 100.0(100.0) | 04:52:33 PM(Apr07) | 395.97 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'DSP'

No empty modules in design 'DSP'

  Done Checking the design.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/create_clock_delay_domain_1_clk_R_0'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:DSP/create_clock_delay_domain_1_clk_F_0'.
            Reading file '/afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP/DSP.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_lib_cells"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_dont_touch_network"   - successful      1 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      1 , failed      0 (runtime  0.00)
 "set_drive"                - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_ideal_network"        - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
The number of exceptions is 2
Creating directory logs
Creating directory outputs
Creating directory reports
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:52:34 pm
  Module:                 DSP
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Unconnected/logic driven clocks

The following sequential clock pins are either unconnected or driven by a logic 
constant:                                                                       

pin:DSP/alu/qmult0/ovr_reg/ena
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  1
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          1
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'DSP'.
  Setting attribute of root '/': 'syn_generic_effort' = medium
Remove 0 fopt buffers added by long-wire annotation.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         1.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         1.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

        Computing net loads.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'DSP' to generic gates using 'medium' effort.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 17 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'DECFF/q_reg[16]', 'DECFF/q_reg[17]', 'DECFF/q_reg[18]', 'DECFF/q_reg[19]', 
'DECFF/q_reg[20]', 'DECFF/q_reg[21]', 'DECFF/q_reg[22]', 'DECFF/q_reg[23]', 
'DECFF/q_reg[24]', 'DECFF/q_reg[25]', 'DECFF/q_reg[26]', 'DECFF/q_reg[27]', 
'DECFF/q_reg[28]', 'DECFF/q_reg[29]', 'DECFF/q_reg[30]', 'DECFF/q_reg[31]', 
'alu/qmult0/ovr_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 38 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'ALUFF/mux_q_19_7', 'BRFF/mux_q_19_7', 'DECFF/mux_q_19_7', 
'IFFF/mux_q_19_7', 'dspFetch/mux_program_counter_47_5', 
'regFile/mux_mem[0]_53_5', 'regFile/mux_mem[1]_53_5', 
'regFile/mux_mem[2]_53_5', 'regFile/mux_mem[3]_53_5', 
'regFile/mux_mem[4]_53_5', 'regFile/mux_mem[5]_53_5', 
'regFile/mux_mem[6]_53_5', 'regFile/mux_mem[7]_53_5', 
'regFile/mux_mem[8]_53_5', 'regFile/mux_mem[9]_53_5', 
'regFile/mux_mem[10]_53_5', 'regFile/mux_mem[11]_53_5', 
'regFile/mux_mem[12]_53_5', 'regFile/mux_mem[13]_53_5', 
'regFile/mux_mem[14]_53_5', 'regFile/mux_mem[15]_53_5', 
'regFile/mux_mem[16]_53_5', 'regFile/mux_mem[17]_53_5', 
'regFile/mux_mem[18]_53_5', 'regFile/mux_mem[19]_53_5', 
'regFile/mux_mem[20]_53_5', 'regFile/mux_mem[21]_53_5', 
'regFile/mux_mem[22]_53_5', 'regFile/mux_mem[23]_53_5', 
'regFile/mux_mem[24]_53_5', 'regFile/mux_mem[25]_53_5', 
'regFile/mux_mem[26]_53_5', 'regFile/mux_mem[27]_53_5', 
'regFile/mux_mem[28]_53_5', 'regFile/mux_mem[29]_53_5', 
'regFile/mux_mem[30]_53_5', 'regFile/mux_mem[31]_53_5', 
'regFile/mux_mem[read_addr_3]_67_16'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'sll_29_17' and 'sll_83_27' in 'ALU' have been merged.
        : This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'sll_108_35' and 'sll_110_40' in 'int_alu' have been merged.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'sll_108_35' and 'sll_115_35' in 'int_alu' have been merged.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'DSP' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'ALU' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'ALU'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'ALU'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'DSPFetch' using 'medium' effort and no timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'DSPFetch'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'DSPFetch'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'qadd' using 'medium' effort and no timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=15).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=15) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=15).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=17 B=17 Z=15) will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'qadd'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'qadd'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'DSP'.
      Removing temporary intermediate hierarchies under DSP
              Optimizing muxes in design 'DSPBranch'.
              Optimizing muxes in design 'DSPFetch'.
              Optimizing muxes in design 'DSPMemoryLogic'.
              Optimizing muxes in design 'qadd'.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
              Optimizing muxes in design 'RegFile'.
              Optimizing muxes in design 'DSPDecode'.
              Optimizing muxes in design 'ALU'.
              Optimizing muxes in design 'int_alu'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'DSP' to generic gates.
        Computing net loads.
Info    : Gating clocks. [SYNTH-13]
        : Gating clocks in 'DSP'.
      Gating clocks in DSP
        Preparing the circuit
          Pruning unused logic
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'const_mul_33_66' of datapath component 'mult_const_trivial'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'gt_122_12' of datapath component 'gt_signed'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_123_18' of datapath component 'lt_signed'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'gt_191_18' of datapath component 'gt_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_52_38_1' of datapath component 'increment_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_eq_197_21_groupi' of datapath component 'csa_tree_eq_197_21_group_219'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_eq_206_21_groupi' of datapath component 'csa_tree_eq_206_21_group_217'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DECFF/q_reg[87]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_0_seq' instance attribute to 'false'.optimize_constant_0_flops'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DECFF/q_reg[88]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DECFF/q_reg[89]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_sub_192_28' of datapath component 'csa_tree'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_sub_196_28' of datapath component 'csa_tree'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 3 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'DECFF/q_reg[87]', 'DECFF/q_reg[88]', 'DECFF/q_reg[89]'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   2       30
        16 to 63                 31       496
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        526		 73%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      198		 27%
  Timing exception in enable logic      0		  0%
  Register bank width too small         1		  0%
Total flip-flops                        725		100%
Total CG Modules                        33
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 33 clock gate paths.
Info    : Done gating clocks. [SYNTH-14]
        : Done gating clocks in 'DSP'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            18             18                                      syn_generic
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 04:52:27 PM(Apr07) | 294.81 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:06) |  00:00:03(00:00:06) |  14.3( 25.0) | 04:52:33 PM(Apr07) | 395.97 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:24) |  00:00:18(00:00:18) |  85.7( 75.0) | 04:52:51 PM(Apr07) | 406.17 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing arrivals and requireds.
Finished exporting design database to file 'reports/generic/DSP.db' for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).


Working Directory = /afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP
QoS Summary for DSP
========================================================================================
Metric                  generic   
========================================================================================
Slack (ps):               -328.1
  R2R (ps):               -328.1
  I2R (ps):                936.5
  R2O (ps):               4289.1
  I2O (ps):               4116.4
  CG  (ps):               1997.1
TNS (ps):                    420
  R2R (ps):                420.0
  I2R (ps):                  0.0
  R2O (ps):                  0.0
  I2O (ps):                  0.0
  CG  (ps):                  0.0
Failing Paths:                 3
Area:                        214
Instances:                  7721
Utilization (%):            0.00
Tot. Net Length (um):   no_value
Avg. Net Length (um):   no_value
Total Overflow H:              0
Total Overflow V:              0
Route Overflow H (%):   no_value
Route Overflow V (%):   no_value
========================================================================================
CPU  Runtime (m:s):        00:21
Real Runtime (m:s):        00:24
CPU  Elapsed (m:s):        00:25
Real Elapsed (m:s):        00:25
Memory (MB):              406.17
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (m:s): 00:25
Total Memory (MB):   406.17
Executable Version:  15.21
========================================================================================




  Setting attribute of root '/': 'syn_map_effort' = high
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         1.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         1.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

        Computing net loads.
        Computing net loads.
Info    : Mapping. [SYNTH-4]
        : Mapping 'DSP' using 'high' effort.
      Mapping 'DSP'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
          Structuring (delay-based) DSP...
          Done structuring (delay-based) DSP
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 8 CPUs usable)
          Structuring (delay-based) logic partition in DSPMemoryLogic...
          Done structuring (delay-based) logic partition in DSPMemoryLogic
        Mapping logic partition in DSPMemoryLogic...
          Structuring (delay-based) logic partition in DSPMemoryLogic...
            Starting partial collapsing  cb_part_293
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSPMemoryLogic
        Mapping logic partition in DSPMemoryLogic...
          Structuring (delay-based) logic partition in DSPDecode...
            Starting partial collapsing (xors only) cb_part_294
            Finished partial collapsing.
            Starting partial collapsing  cb_part_294
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSPDecode
        Mapping logic partition in DSPDecode...
          Structuring (delay-based) cb_oseq_292...
            Starting partial collapsing  cb_oseq_292
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_292
        Mapping component cb_oseq_292...
          Structuring (delay-based) cb_seq_291...
            Starting partial collapsing  cb_seq_291
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq_291
        Mapping component cb_seq_291...
          Structuring (delay-based) cb_part_295...
            Starting partial collapsing  cb_part_295
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_295
        Mapping component cb_part_295...
          Structuring (delay-based) logic partition in FF_WIDTH90...
          Done structuring (delay-based) logic partition in FF_WIDTH90
        Mapping logic partition in FF_WIDTH90...
        Rebalancing component 'sll_108_35'...
        Rebalancing component 'sll_29_17'...
        Rebalancing component 'mul_153_37'...
        Rebalancing component 'mul_112_34'...
          Structuring (delay-based) shift_left_vlog_unsigned_1124...
            Starting partial collapsing  shift_left_vlog_unsigned_1124
            Finished partial collapsing.
          Done structuring (delay-based) shift_left_vlog_unsigned_1124
        Mapping component shift_left_vlog_unsigned_1124...
          Structuring (delay-based) mult_signed...
            Starting partial collapsing (xors only) mult_signed
            Finished partial collapsing.
            Starting partial collapsing  mult_signed
            Finished partial collapsing.
          Done structuring (delay-based) mult_signed
        Mapping component mult_signed...
          Structuring (delay-based) mult_unsigned...
            Starting partial collapsing (xors only) mult_unsigned
            Finished partial collapsing.
            Starting partial collapsing  mult_unsigned
            Finished partial collapsing.
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) shift_left_vlog_unsigned...
            Starting partial collapsing  shift_left_vlog_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_left_vlog_unsigned
        Mapping component shift_left_vlog_unsigned...
          Structuring (delay-based) sub_signed_477...
          Done structuring (delay-based) sub_signed_477
        Mapping component sub_signed_477...
          Structuring (delay-based) add_signed_313...
          Done structuring (delay-based) add_signed_313
        Mapping component add_signed_313...
        Rebalancing component 'sra_114_35'...
          Structuring (delay-based) arith_shift_right_vlog_unsigned...
            Starting partial collapsing  arith_shift_right_vlog_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) arith_shift_right_vlog_unsigned
        Mapping component arith_shift_right_vlog_unsigned...
          Structuring (delay-based) logic partition in qmult...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in qmult
        Mapping logic partition in qmult...
          Structuring (delay-based) sub_signed...
          Done structuring (delay-based) sub_signed
        Mapping component sub_signed...
          Structuring (delay-based) add_signed...
          Done structuring (delay-based) add_signed
        Mapping component add_signed...
          Structuring (delay-based) cb_part_296...
            Starting partial collapsing (xors only) cb_part_296
            Finished partial collapsing.
            Starting partial collapsing  cb_part_296
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_296
        Mapping component cb_part_296...
          Structuring (delay-based) logic partition in qadd...
            Starting partial collapsing  cb_part_300
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in qadd
        Mapping logic partition in qadd...
          Structuring (delay-based) logic partition in qadd...
            Starting partial collapsing  cb_part_298
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in qadd
        Mapping logic partition in qadd...
        Rebalancing component 'srl_85_51'...
        Rebalancing component 'sll_84_51'...
        Rebalancing component 'srl_82_27'...
          Structuring (delay-based) shift_right_vlog_unsigned...
            Starting partial collapsing  shift_right_vlog_unsigned
            Finished partial collapsing.
          Done structuring (delay-based) shift_right_vlog_unsigned
        Mapping component shift_right_vlog_unsigned...
          Structuring (delay-based) logic partition in ALU...
            Starting partial collapsing (xors only) cb_part_302
            Finished partial collapsing.
            Starting partial collapsing  cb_part_302
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ALU
        Mapping logic partition in ALU...
          Structuring (delay-based) DSPBranch...
            Starting partial collapsing  DSPBranch
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) DSPBranch
        Mapping component DSPBranch...
          Structuring (delay-based) logic partition in DSP...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSP
        Mapping logic partition in DSP...
          Structuring (delay-based) mux_ctl_0x_279...
            Starting partial collapsing (xors only) mux_ctl_0x_279
            Finished partial collapsing.
            Starting partial collapsing  mux_ctl_0x_279
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mux_ctl_0x_279
        Mapping component mux_ctl_0x_279...
          Structuring (delay-based) shift_left_vlog_unsigned_68...
            Starting partial collapsing  shift_left_vlog_unsigned_68
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_left_vlog_unsigned_68
        Mapping component shift_left_vlog_unsigned_68...
          Structuring (delay-based) shift_right_vlog_unsigned_1631...
            Starting partial collapsing  shift_right_vlog_unsigned_1631
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) shift_right_vlog_unsigned_1631
        Mapping component shift_right_vlog_unsigned_1631...
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
          Structuring (delay-based) add_unsigned_1...
          Done structuring (delay-based) add_unsigned_1
        Mapping component add_unsigned_1...
          Structuring (delay-based) add_unsigned_1040...
          Done structuring (delay-based) add_unsigned_1040
        Mapping component add_unsigned_1040...
          Structuring (delay-based) logic partition in qadd...
            Starting partial collapsing (xors only) cb_part_301
            Finished partial collapsing.
            Starting partial collapsing  cb_part_301
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in qadd
        Mapping logic partition in qadd...
          Structuring (delay-based) logic partition in DSPFetch...
            Starting partial collapsing (xors only) cb_seq_289
            Finished partial collapsing.
            Starting partial collapsing  cb_seq_289
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSPFetch
        Mapping logic partition in DSPFetch...
          Structuring (delay-based) logic partition in DSPFetch...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in DSPFetch
        Mapping logic partition in DSPFetch...
          Structuring (delay-based) logic partition in FF_WIDTH90...
          Done structuring (delay-based) logic partition in FF_WIDTH90
        Mapping logic partition in FF_WIDTH90...
          Structuring (delay-based) cb_part_303...
            Starting partial collapsing (xors only) cb_part_303
            Finished partial collapsing.
            Starting partial collapsing  cb_part_303
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_part_303
        Mapping component cb_part_303...
          Structuring (delay-based) logic partition in FF_WIDTH77...
          Done structuring (delay-based) logic partition in FF_WIDTH77
        Mapping logic partition in FF_WIDTH77...
          Structuring (delay-based) logic partition in FF_WIDTH77...
          Done structuring (delay-based) logic partition in FF_WIDTH77
        Mapping logic partition in FF_WIDTH77...
 
Global mapping target info
==========================
Cost Group 'C2O' target slack:   137 ps
Target path end-point (Port: DSP/read_addr_i[0])

             Pin                        Type         Fanout Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                    <<<  launch                             0 R 
dspFetch
  cb_seqi
    program_counter_reg[0]/clk                                             
    program_counter_reg[0]/q   (u)  unmapped_d_flop       4 55.2           
  cb_seqi/read_addr[0] 
dspFetch/read_addr[0] 
read_addr_i[0]                 <<<  out port                               
(DSP.sdc_line_16_142_1)             ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                         5000 R 
                                    uncertainty                            
---------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : dspFetch/cb_seqi/program_counter_reg[0]/clk
End-point    : read_addr_i[0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3476ps.
 
Cost Group 'I2O' target slack:   130 ps
Target path end-point (Port: DSP/write_en_2)

         Pin                        Type        Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)               <<<    launch                           0 R 
(DSP.sdc_line_13)                ext delay                            
clk                     (i) (u)  in port           202  0.0           
dspMemoryLogic/clk (i)
  cdn_pp_marker/in (i)
  cdn_pp_marker/out (i)
  cb_parti327/cdn_pp_marker_out (i)
    g730/in_1                                                         
    g730/z                       unmapped_nor2       1 51.6           
  cb_parti327/write_en 
dspMemoryLogic/write_en 
write_en_2                <<<    out port                             
(DSP.sdc_line_16_126_1)          ext delay                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                       5000 R 
                                 uncertainty                          
----------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : clk
End-point    : write_en_2

(u) : Net has unmapped pin(s).
(i) : Net is ideal.

The global mapper estimates a slack for this path of 4296ps.
 
Cost Group 'I2C' target slack:    54 ps
Target path end-point (Pin: regFile/mem_reg[9][9]/d)

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(DSP.sdc_line_13_24_1)      ext delay                                
read_data_2[9]         (u)  in port                 1  1.1           
dspMemoryLogic/read_data_2[9] 
  cb_parti327/read_data_2[9] 
    g654/in_1                                                        
    g654/z             (u)  unmapped_complex2       1  1.2           
    g629/in_1                                                        
    g629/z             (u)  unmapped_complex2       1  1.1           
    g609/in_1                                                        
    g609/z             (u)  unmapped_complex2       1  1.1           
  cb_parti327/write_back[9] 
dspMemoryLogic/write_back[9] 
regFile/write_data[9] 
  cb_seqi/write_data[9] 
    g6148/in_0                                                       
    g6148/z            (u)  unmapped_nand2          1  1.2           
    g5165/in_0                                                       
    g5165/z            (u)  unmapped_complex2       1  1.1           
    g5157/in_1                                                       
    g5157/z            (u)  unmapped_or2           32 35.2           
    g6189/data1                                                      
    g6189/z            (u)  unmapped_bmux3          1  1.1           
    mem_reg[9][9]/d    <<<  unmapped_d_flop                          
    mem_reg[9][9]/clk       setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2500 F 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : read_data_2[9]
End-point    : regFile/cb_seqi/mem_reg[9][9]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1408ps.
 
Cost Group 'C2C' target slack:   132 ps
Target path end-point (Pin: ALUFF/q_reg[13]/d)

      Pin                   Type          Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock clk)       <<<  launch                               0 R 
DECFF
  cb_oseqi
    q_reg[34]/clk                                               
    q_reg[34]/q   (u)  unmapped_d_flop        29 31.9           
  cb_oseqi/q[18] 
DECFF/q[34] 
alu/B[2] 
  qmult0/i_multiplier[2] 
    mul_153_37/B[2] 
      g5865/in_0                                                
      g5865/z     (u)  unmapped_complex2       1  1.1           
      g5866/in_1                                                
      g5866/z     (u)  unmapped_nand2         18 21.6           
      g5545/in_0                                                
      g5545/z     (u)  unmapped_complex2      16 19.2           
      g5393/in_1                                                
      g5393/z     (u)  unmapped_complex2       1  1.2           
      g5247/in_1                                                
      g5247/z     (u)  unmapped_nand2          4  4.4           
      g5098/in_1                                                
      g5098/z     (u)  unmapped_nand2          1  1.2           
      g5099/in_1                                                
      g5099/z     (u)  unmapped_nand2          2  2.2           
      g4899/in_0                                                
      g4899/z     (u)  unmapped_complex2       1  1.1           
      g4900/in_1                                                
      g4900/z     (u)  unmapped_nand2          3  3.6           
      g4803/in_1                                                
      g4803/z     (u)  unmapped_nand2          1  1.1           
      g4804/in_1                                                
      g4804/z     (u)  unmapped_nand2          2  2.4           
      g4699/in_0                                                
      g4699/z     (u)  unmapped_complex2       1  1.2           
      g4700/in_1                                                
      g4700/z     (u)  unmapped_nand2          3  3.3           
      g4494/in_1                                                
      g4494/z     (u)  unmapped_nand2          1  1.2           
      g4456/in_0                                                
      g4456/z     (u)  unmapped_nand2          3  3.3           
      g4362/in_1                                                
      g4362/z     (u)  unmapped_nand2          1  1.2           
      g4361/in_1                                                
      g4361/z     (u)  unmapped_complex2       1  1.2           
      g4321/in_1                                                
      g4321/z     (u)  unmapped_complex2       1  1.1           
      g4300/in_1                                                
      g4300/z     (u)  unmapped_nand2          1  1.2           
      g4287/in_1                                                
      g4287/z     (u)  unmapped_nand2          1  1.1           
      g4279/in_0                                                
      g4279/z     (u)  unmapped_complex2       2  2.2           
      g4266/in_1                                                
      g4266/z     (u)  unmapped_complex2       1  1.2           
      g4256/in_1                                                
      g4256/z     (u)  unmapped_nand2          1  1.1           
      g4248/in_0                                                
      g4248/z     (u)  unmapped_complex2       6  6.6           
      g4241/in_1                                                
      g4241/z     (u)  unmapped_complex2       1  1.2           
      g4233/in_1                                                
      g4233/z     (u)  unmapped_complex2       4  4.4           
      g4232/in_1                                                
      g4232/z     (u)  unmapped_complex2       1  1.2           
      g4216/in_1                                                
      g4216/z     (u)  unmapped_complex2       3  3.3           
      g4201/in_1                                                
      g4201/z     (u)  unmapped_nand2          1  1.2           
      g4186/in_1                                                
      g4186/z     (u)  unmapped_nand2          2  2.2           
      g4179/in_0                                                
      g4179/z     (u)  unmapped_or2            1  1.1           
      g4180/in_1                                                
      g4180/z     (u)  unmapped_nand2          2  2.4           
    mul_153_37/Z[23] 
  qmult0/o_result[8] 
  cb_parti/qmult0_o_result[8] 
    g1520/in_1                                                  
    g1520/z       (u)  unmapped_complex2       1  1.1           
    g1491/in_1                                                  
    g1491/z       (u)  unmapped_nand2          6  7.2           
  cb_parti/qadd0_a[8] 
  qadd0/a[8] 
    cb_parti/a[7] 
      g622/in_0                                                 
      g622/z      (u)  unmapped_or2            1  1.2           
      g623/in_1                                                 
      g623/z      (u)  unmapped_nand2          5  5.5           
    cb_parti/final_adder_sub_192_28_B[7] 
    final_adder_sub_196_28/B[8] 
      g21/in_1                                                  
      g21/z       (u)  unmapped_nand2          3  3.6           
      g318/in_0                                                 
      g318/z      (u)  unmapped_complex2       1  1.2           
      g292/in_1                                                 
      g292/z      (u)  unmapped_nand2          3  3.3           
      g283/in_1                                                 
      g283/z      (u)  unmapped_complex2       1  1.2           
      g275/in_1                                                 
      g275/z      (u)  unmapped_complex2       3  3.3           
      g265/in_1                                                 
      g265/z      (u)  unmapped_nand2          1  1.2           
      g258/in_0                                                 
      g258/z      (u)  unmapped_nand2          1  1.1           
      g236/in_0                                                 
      g236/z      (u)  unmapped_complex2       2  2.2           
      g229/in_0                                                 
      g229/z      (u)  unmapped_or2            1  1.1           
      g230/in_1                                                 
      g230/z      (u)  unmapped_nand2          1  1.2           
    final_adder_sub_196_28/Z[13] 
    cb_parti608/final_adder_sub_196_28_Z[13] 
      g1094/in_1                                                
      g1094/z     (u)  unmapped_complex2       1  1.1           
      g1061/in_1                                                
      g1061/z     (u)  unmapped_nand2          1  1.2           
      g1037/in_1                                                
      g1037/z     (u)  unmapped_complex2       1  1.2           
    cb_parti608/out[13] 
  qadd0/out[13] 
  cb_parti1017/qadd0_out[13] 
    g1668/in_1                                                  
    g1668/z       (u)  unmapped_nand2          1  1.1           
    g1549/in_1                                                  
    g1549/z       (u)  unmapped_complex2       1  1.2           
  cb_parti1017/out[13] 
alu/out[13] 
ALUFF/data[13] 
  cb_oseqi/data[12] 
    g79/data0                                                   
    g79/z         (u)  unmapped_bmux3          1  1.2           
    q_reg[13]/d   <<<  unmapped_d_flop                          
    q_reg[13]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                           5000 R 
                       uncertainty                              
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : DECFF/cb_oseqi/q_reg[34]/clk
End-point    : ALUFF/cb_oseqi/q_reg[13]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 442ps.
 
Cost Group 'clk' target slack:    66 ps
Target path end-point (Pin: dspMemoryLogic/in)

        Pin                       Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<    launch                             0 R 
ALUFF
  cb_oseqi
    q_reg[75]/clk                                                    
    q_reg[75]/q        (u)    unmapped_d_flop       4  4.8           
  cb_oseqi/q[73] 
ALUFF/q[75] 
dspMemoryLogic/mem_mode[1] 
preserved pin        <<< (b)                                         
(clk_gating_check_6)          ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                         2500 F 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : ALUFF/cb_oseqi/q_reg[75]/clk
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 1766ps.
 
Cost Group 'cg_enable_group_clk' target slack:    66 ps
Target path end-point (Pin: regFile/RC_CG_HIER_INST16/RC_CGIC_INST/E (TLATNTSCAX2/E))

       Pin                        Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)           <<<    launch                               0 R 
ALUFF
  cb_oseqi
    q_reg[68]/clk                                                     
    q_reg[68]/q       (u)    unmapped_d_flop         4  4.8           
  cb_oseqi/q[66] 
ALUFF/q[68] 
regFile/write_addr[4] 
  cb_oseqi/write_addr[4] 
    g3805/in_1                                                        
    g3805/z           (u)    unmapped_or2            4  4.8           
    g8524/in_1                                                        
    g8524/z           (u)    unmapped_or2            2  2.4           
    g8476/in_0                                                        
    g8476/z           (u)    unmapped_complex2       2  2.4           
    g8477/in_0                                                        
    g8477/z                  unmapped_not            1  1.8           
  cb_oseqi/RC_CG_HIER_INST16_enable 
  RC_CG_HIER_INST16/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2                              
    RC_CGIC_INST/CK          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                           2500 F 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : ALUFF/cb_oseqi/q_reg[68]/clk
End-point    : regFile/RC_CG_HIER_INST16/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1313ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 8 CPUs usable)
          Restructuring (delay-based) logic partition in FF_WIDTH77...
          Done restructuring (delay-based) logic partition in FF_WIDTH77
        Optimizing logic partition in FF_WIDTH77...
          Restructuring (delay-based) logic partition in FF_WIDTH77...
          Done restructuring (delay-based) logic partition in FF_WIDTH77
        Optimizing logic partition in FF_WIDTH77...
          Restructuring (delay-based) logic partition in FF_WIDTH90...
          Done restructuring (delay-based) logic partition in FF_WIDTH90
        Optimizing logic partition in FF_WIDTH90...
          Restructuring (delay-based) cb_seq_289...
          Done restructuring (delay-based) cb_seq_289
        Optimizing component cb_seq_289...
          Restructuring (delay-based) logic partition in DSPFetch...
          Done restructuring (delay-based) logic partition in DSPFetch
        Optimizing logic partition in DSPFetch...
          Restructuring (delay-based) cb_part_303...
          Done restructuring (delay-based) cb_part_303
        Optimizing component cb_part_303...
          Restructuring (delay-based) cb_part_301...
          Done restructuring (delay-based) cb_part_301
        Optimizing component cb_part_301...
          Restructuring (delay-based) logic partition in ALU...
          Done restructuring (delay-based) logic partition in ALU
        Optimizing logic partition in ALU...
          Restructuring (delay-based) DSPBranch...
          Done restructuring (delay-based) DSPBranch
        Optimizing component DSPBranch...
          Restructuring (delay-based) logic partition in DSP...
          Done restructuring (delay-based) logic partition in DSP
        Optimizing logic partition in DSP...
          Restructuring (delay-based) mux_ctl_0x_279...
          Done restructuring (delay-based) mux_ctl_0x_279
        Optimizing component mux_ctl_0x_279...
          Restructuring (delay-based) shift_left_vlog_unsigned_68...
          Done restructuring (delay-based) shift_left_vlog_unsigned_68
        Optimizing component shift_left_vlog_unsigned_68...
        Pre-mapped Exploration for shift_left_vlog_unsigned_68 'very_fast' (slack=2350, area=303)...
                  			o_slack=2218,  bc_slack=2482
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
        Early Area Reclamation for shift_left_vlog_unsigned_68 'very_fast' (slack=2350, area=303)...
                  			o_slack=2218,  bc_slack=2482
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_right_vlog_unsigned_1631...
          Done restructuring (delay-based) shift_right_vlog_unsigned_1631
        Optimizing component shift_right_vlog_unsigned_1631...
        Pre-mapped Exploration for shift_right_vlog_unsigned_1631 'very_fast' (slack=2383, area=292)...
                  			o_slack=2235,  bc_slack=2530
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
        Early Area Reclamation for shift_right_vlog_unsigned_1631 'very_fast' (slack=2383, area=292)...
                  			o_slack=2235,  bc_slack=2530
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
        Pre-mapped Exploration for shift_right_vlog_unsigned 'very_fast' (slack=2412, area=181)...
                  			o_slack=2303,  bc_slack=2520
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
        Early Area Reclamation for shift_right_vlog_unsigned 'very_fast' (slack=2412, area=181)...
                  			o_slack=2303,  bc_slack=2520
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) shift_right_vlog_unsigned...
          Done restructuring (delay-based) shift_right_vlog_unsigned
        Optimizing component shift_right_vlog_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_1...
          Done restructuring (delay-based) add_unsigned_1
        Optimizing component add_unsigned_1...
          Restructuring (delay-based) add_unsigned_1040...
          Done restructuring (delay-based) add_unsigned_1040
        Optimizing component add_unsigned_1040...
          Restructuring (delay-based) logic partition in qadd...
          Done restructuring (delay-based) logic partition in qadd
        Optimizing logic partition in qadd...
          Restructuring (delay-based) logic partition in qadd...
          Done restructuring (delay-based) logic partition in qadd
        Optimizing logic partition in qadd...
          Restructuring (delay-based) logic partition in qmult...
          Done restructuring (delay-based) logic partition in qmult
        Optimizing logic partition in qmult...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Pre-mapped Exploration for arith_shift_right_vlog_unsigned 'very_fast' (slack=1871, area=208)...
                  			o_slack=1781,  bc_slack=1962
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
        Early Area Reclamation for arith_shift_right_vlog_unsigned 'very_fast' (slack=1871, area=208)...
                  			o_slack=1781,  bc_slack=1962
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) arith_shift_right_vlog_unsigned...
          Done restructuring (delay-based) arith_shift_right_vlog_unsigned
        Optimizing component arith_shift_right_vlog_unsigned...
          Restructuring (delay-based) cb_part_296...
          Done restructuring (delay-based) cb_part_296
        Optimizing component cb_part_296...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
        Pre-mapped Exploration for mult_signed 'timing_driven' (slack=-63, area=4296)...
                  			o_slack=-300,  bc_slack=175
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_signed...
          Done restructuring (delay-based) mult_signed
        Optimizing component mult_signed...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Pre-mapped Exploration for mult_unsigned 'timing_driven' (slack=-96, area=4134)...
                  			o_slack=-256,  bc_slack=64
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
        Pre-mapped Exploration for shift_left_vlog_unsigned 'very_fast' (slack=12, area=966)...
                  			o_slack=47,  bc_slack=-23
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) add_signed_313...
          Done restructuring (delay-based) add_signed_313
        Optimizing component add_signed_313...
        Early Area Reclamation for add_signed_313 'very_fast' (slack=606, area=275)...
                  			o_slack=395,  bc_slack=818
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) add_signed...
          Done restructuring (delay-based) add_signed
        Optimizing component add_signed...
          Restructuring (delay-based) sub_signed_477...
          Done restructuring (delay-based) sub_signed_477
        Optimizing component sub_signed_477...
        Early Area Reclamation for sub_signed_477 'very_fast' (slack=338, area=285)...
                  			o_slack=49,  bc_slack=626
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) sub_signed...
          Done restructuring (delay-based) sub_signed
        Optimizing component sub_signed...
          Restructuring (delay-based) shift_left_vlog_unsigned_1124...
          Done restructuring (delay-based) shift_left_vlog_unsigned_1124
        Optimizing component shift_left_vlog_unsigned_1124...
        Pre-mapped Exploration for shift_left_vlog_unsigned_1124 'very_fast' (slack=1184, area=211)...
                  			o_slack=1046,  bc_slack=1322
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
        Early Area Reclamation for shift_left_vlog_unsigned_1124 'very_fast' (slack=1184, area=211)...
                  			o_slack=1046,  bc_slack=1322
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) shift_left_vlog_unsigned...
          Done restructuring (delay-based) shift_left_vlog_unsigned
        Optimizing component shift_left_vlog_unsigned...
          Restructuring (delay-based) logic partition in FF_WIDTH90...
          Done restructuring (delay-based) logic partition in FF_WIDTH90
        Optimizing logic partition in FF_WIDTH90...
          Restructuring (delay-based) cb_seq_291...
          Done restructuring (delay-based) cb_seq_291
        Optimizing component cb_seq_291...
          Restructuring (delay-based) cb_part_295...
          Done restructuring (delay-based) cb_part_295
        Optimizing component cb_part_295...
          Restructuring (delay-based) cb_oseq_292...
          Done restructuring (delay-based) cb_oseq_292
        Optimizing component cb_oseq_292...
          Restructuring (delay-based) logic partition in DSPDecode...
          Done restructuring (delay-based) logic partition in DSPDecode
        Optimizing logic partition in DSPDecode...
          Restructuring (delay-based) cb_part_293...
          Done restructuring (delay-based) cb_part_293
        Optimizing component cb_part_293...
          Restructuring (delay-based) logic partition in DSPMemoryLogic...
          Done restructuring (delay-based) logic partition in DSPMemoryLogic
        Optimizing logic partition in DSPMemoryLogic...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
         Pin                   Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
(DSP.sdc_line_13)            ext delay                      +200     200 F 
clk                     (i)  in port         202  0.0    0    +0     200 F 
dspMemoryLogic/clk (i)
  cdn_pp_marker/in (i)
  cdn_pp_marker/out (i)
  cb_parti327/cdn_pp_marker_out (i)
    g1491/A                                                   +0     200   
    g1491/Y                  INVX2             1  2.4   31   +22     222 R 
    g1477/B                                                   +0     222   
    g1477/Y                  AND2X8            1 51.6  168  +227     449 R 
  cb_parti327/write_en 
dspMemoryLogic/write_en 
write_en_2              <<<  out port                         +0     449 R 
(DSP.sdc_line_16_126_1)      ext delay                      +100     549 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                    -200    4800 R 
---------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    4251ps 
Start-point  : clk
End-point    : write_en_2

(i) : Net is ideal.

      Pin                Type       Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock clk)            launch                                     0 R 
ALUFF
  cb_oseqi
    q_reg[46]/CK                                    0             0 R 
    q_reg[46]/Q        DFFHQX8           2   4.9   36  +261     261 F 
  cb_oseqi/q[45] 
ALUFF/q[46] 
dspMemoryLogic/data_s1[14] 
  g342/A                                                 +0     261   
  g342/Y               BUFX20            3 153.2  233  +196     457 F 
dspMemoryLogic/write_addr_2[14] 
read_addr_1[14]   <<<  out port                          +0     457 F 
(DSP.sdc_line_16)      ext delay                       +100     557 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                                 5000 R 
                       uncertainty                     -200    4800 R 
----------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    4243ps 
Start-point  : ALUFF/cb_oseqi/q_reg[46]/CK
End-point    : read_addr_1[14]

        Pin                     Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
ALUFF
  cb_oseqi
    q_reg[74]/CK                                          0             0 R 
    q_reg[74]/Q               DFFHQX8           3  6.7   42  +264     264 F 
  cb_oseqi/q[72] 
ALUFF/q[74] 
dspMemoryLogic/mem_mode[0] 
  g344/A                                                       +0     264   
  g344/Y                      BUFX6             1  1.8   25   +78     342 F 
preserved pin        <<< (b)                                   +0     342 F 
(clk_gating_check_7)          ext delay                        +0     342 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                2500 F 
                              uncertainty                    -200    2300 F 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1958ps 
Start-point  : ALUFF/cb_oseqi/q_reg[74]/CK
End-point    : preserved pin

(b) : Timing paths are broken.

       Pin                     Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
ALUFF
  cb_oseqi
    q_reg[67]/CK                                         0             0 R 
    q_reg[67]/Q              DFFHQX8           4  7.6   40  +244     244 R 
  cb_oseqi/q[65] 
ALUFF/q[67] 
regFile/write_addr[3] 
  cb_oseqi/write_addr[3] 
    g17890/A                                                  +0     244   
    g17890/Y                 INVX2             1  3.0   52   +52     296 F 
    g17882/A                                                  +0     296   
    g17882/Y                 NOR2X4            2  3.8   69   +77     373 R 
    g17853/A                                                  +0     373   
    g17853/Y                 INVX3             2  2.9   44   +59     431 F 
    g17852/A                                                  +0     431   
    g17852/Y                 BUFX3             2  3.8   48   +92     523 F 
    g17851/A                                                  +0     523   
    g17851/Y                 BUFX6             3  7.5   50   +94     617 F 
    g17850/A                                                  +0     617   
    g17850/Y                 INVX4             2  3.6   33   +42     659 R 
    g17849/A                                                  +0     659   
    g17849/Y                 BUFX3             2  3.4   38   +86     745 R 
    g17812/B                                                  +0     745   
    g17812/Y                 AND2X2            3  3.8   69  +185     930 R 
    g17751/A                                                  +0     930   
    g17751/Y                 AND2X1            1  1.8   53  +156    1086 R 
  cb_oseqi/RC_CG_HIER_INST6_enable 
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2                      +0    1086   
    RC_CGIC_INST/CK          setup                       0  +114    1200 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                2500 F 
                             uncertainty                    -200    2300 F 
---------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1100ps 
Start-point  : ALUFF/cb_oseqi/q_reg[67]/CK
End-point    : regFile/RC_CG_HIER_INST6/RC_CGIC_INST/E

(P) : Instance is preserved

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
(DSP.sdc_line_13_24_1)      ext delay                      +200     200 F 
read_data_2[9]              in port           1  2.3   34    +8     208 F 
dspMemoryLogic/read_data_2[9] 
  cb_parti327/read_data_2[9] 
    g1409/A                                                  +0     208   
    g1409/Y                 NAND2X2           1  1.8   44   +42     250 R 
    g1386/B                                                  +0     250   
    g1386/Y                 AND2X1            1  2.4   65  +161     411 R 
    g1367/B                                                  +0     411   
    g1367/Y                 NAND2X2           1  2.3  102   +97     508 F 
  cb_parti327/write_back[9] 
dspMemoryLogic/write_back[9] 
regFile/write_data[9] 
  cb_seqi/write_data[9] 
    g10527/A1                                                +0     508   
    g10527/Y                AOI21X2           1  1.8   77  +108     616 R 
    g10316/A                                                 +0     616   
    g10316/Y                AND2X1            1  1.8   53  +160     776 R 
    g10140/A                                                 +0     776   
    g10140/Y                AND2X1            1  2.4   65  +156     932 R 
    g10124/B                                                 +0     932   
    g10124/Y                NAND2X2           1  1.8   88   +90    1022 F 
    g10076/B                                                 +0    1022   
    g10076/Y                OR3X2             2  4.4   99  +281    1303 F 
    mem_reg[9][9]/SI   <<<  SDFFNSRX4                        +0    1303   
    mem_reg[9][9]/CKN       setup                       0  +283    1586 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                2500 F 
                            uncertainty                    -200    2300 F 
--------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     714ps 
Start-point  : read_data_2[9]
End-point    : regFile/cb_seqi/mem_reg[9][9]/SI

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
DECFF
  cb_oseqi
    q_reg[38]/CK                                        0             0 R 
    q_reg[38]/Q             DFFHQX8          13 19.3   69  +260     260 R 
  cb_oseqi/q[22] 
DECFF/q[38] 
alu/B[6] 
  qmult0/i_multiplier[6] 
    mul_153_37/B[6] 
      g7664/A                                                +0     260   
      g7664/Y               INVX4             4  7.8   69   +72     332 F 
      g7386/A                                                +0     332   
      g7386/Y               MXI2X2            1  2.4   41  +203     534 R 
      g7326/A                                                +0     534   
      g7326/Y               AND2X6            5 14.0   78  +173     707 R 
      g7303/A                                                +0     707   
      g7303/Y               INVX4             2  5.4   55   +68     775 F 
      g7168/A0                                               +0     775   
      g7168/Y               OAI22X4           1  2.8   85   +93     868 R 
      cdnfadd_017_1/A                                        +0     868   
      cdnfadd_017_1/S  (p)  ADDFHX1           1  2.7   91  +327    1195 F 
      cdnfadd_017_3/B                                        +0    1195   
      cdnfadd_017_3/CO (p)  ADDFHX1           1  2.4   84  +211    1406 F 
      cdnfadd_018_4/CI                                       +0    1406   
      cdnfadd_018_4/S  (p)  ADDFHX1           1  2.7   79  +302    1709 R 
      cdnfadd_018_5/B                                        +0    1709   
      cdnfadd_018_5/S  (p)  ADDFHX2           2  6.0  115  +376    2084 F 
      g6949/B                                                +0    2084   
      g6949/Y               NAND2X4           2  4.8   55   +78    2163 R 
      g6931/A1                                               +0    2163   
      g6931/Y               AOI21X4           2  4.2  108  +106    2268 F 
      g6917/A1                                               +0    2268   
      g6917/Y               AOI21X4           2  4.8   82  +114    2382 R 
      g6909/A1                                               +0    2382   
      g6909/Y               OAI21X4           1  4.5  115  +117    2499 F 
      g6907/B                                                +0    2499   
      g6907/Y               NOR2X8            5 12.4  104  +107    2606 R 
      g6897/A1                                               +0    2606   
      g6897/Y               OAI21X4           1  2.0   82  +109    2714 F 
      g6895/B                                                +0    2714   
      g6895/Y               XOR2X1            2  3.0   80  +182    2896 R 
    mul_153_37/Z[22] 
  qmult0/o_result[7] 
  cb_parti/qmult0_o_result[7] 
    g2079/B1                                                 +0    2896   
    g2079/Y                 AO22X4            4  9.2   96  +228    3125 R 
  cb_parti/qadd0_a[7] 
  qadd0/a[7] 
    cb_parti/a[6] 
      g798/B                                                 +0    3125   
      g798/S                ADDHX4            5 10.8  122  +259    3384 F 
    cb_parti/final_adder_sub_192_28_B[6] 
    final_adder_sub_192_28/B[7] 
      g446/B                                                 +0    3384   
      g446/Y                NOR2X6            3  5.4   76   +94    3477 R 
      g407/A1N                                               +0    3477   
      g407/Y                AOI2BB1X4         1  3.2   64  +134    3611 R 
      g397/A                                                 +0    3611   
      g397/Y                NAND2X4           1  4.5  100  +104    3715 F 
      g378/B                                                 +0    3715   
      g378/Y                NOR2X8            7 12.9  104  +102    3817 R 
      g365/A1N                                               +0    3817   
      g365/Y                AOI2BB1X2         1  2.0   74  +155    3972 R 
      g360/B                                                 +0    3972   
      g360/Y                XOR2X1            1  3.2   84  +192    4164 R 
    final_adder_sub_192_28/Z[9] 
    cb_parti608/final_adder_sub_192_28_Z[9] 
      g1854/A                                                +0    4164   
      g1854/Y               INVX4             1  3.8   46   +65    4230 F 
      g1759/B                                                +0    4230   
      g1759/Y               NOR2X6            1  3.2   51   +53    4282 R 
      g1741/B                                                +0    4282   
      g1741/Y               NOR2X4            1  3.0   49   +48    4330 F 
      g1721/B                                                +0    4330   
      g1721/Y               NAND2X4           1  3.2   43   +43    4374 R 
    cb_parti608/out[9] 
  qadd0/out[9] 
  cb_parti1017/qadd0_out[9] 
    g3518/B                                                  +0    4374   
    g3518/Y                 NAND2X4           1  2.3   73   +68    4441 F 
    g3399/B                                                  +0    4441   
    g3399/Y                 NAND2X2           1  1.8   41   +59    4500 R 
  cb_parti1017/out[9] 
alu/out[9] 
ALUFF/data[9] 
  cb_oseqi/data[8] 
    q_reg[9]/D         <<<  DFFTRX2                          +0    4500   
    q_reg[9]/CK             setup                       0  +206    4706 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                    -200    4800 R 
--------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      94ps 
Start-point  : DECFF/cb_oseqi/q_reg[38]/CK
End-point    : ALUFF/cb_oseqi/q_reg[9]/D

(p) : Instance is preserved but may be resized

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                40912        0 

             Cost Group            Target    Slack    Clock
-----------------------------------------------------------
                    C2C               132       94     5000 
                    C2O               137     4243     5000 
                    I2C                54      714     5000 
                    I2O               130     4251     5000 
    cg_enable_group_clk                66     1100     5000 
                    clk                66     1958     5000 

 
Global incremental target info
==============================
Cost Group 'C2O' target slack:    90 ps
Target path end-point (Port: DSP/read_addr_i[5])

            Pin                      Type       Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)                   <<<  launch                         0 R 
dspFetch
  cb_seqi
    program_counter_reg[5]/CK                                         
    program_counter_reg[5]/Q       SDFFRHQX4         3 53.8           
  cb_seqi/read_addr[5] 
dspFetch/read_addr[5] 
read_addr_i[5]                <<<  out port                           
(DSP.sdc_line_16_137_1)            ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                     5000 R 
                                   uncertainty                        
----------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : dspFetch/cb_seqi/program_counter_reg[5]/CK
End-point    : read_addr_i[5]

The global mapper estimates a slack for this path of 3407ps.
 
Cost Group 'I2O' target slack:    89 ps
Target path end-point (Port: DSP/write_en_2)

         Pin                   Type       Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock clk)             <<<  launch                         0 R 
(DSP.sdc_line_13)            ext delay                          
clk                     (i)  in port         202  0.0           
dspMemoryLogic/clk (i)
  cdn_pp_marker/in (i)
  cdn_pp_marker/out (i)
  cb_parti327/cdn_pp_marker_out (i)
    g1491/A                                                     
    g1491/Y                  INVX2             1  2.4           
    g1477/B                                                     
    g1477/Y                  AND2X8            1 51.6           
  cb_parti327/write_en 
dspMemoryLogic/write_en 
write_en_2              <<<  out port                           
(DSP.sdc_line_16_126_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                     5000 R 
                             uncertainty                        
----------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : clk
End-point    : write_en_2

(i) : Net is ideal.

The global mapper estimates a slack for this path of 4266ps.
 
Cost Group 'I2C' target slack:    36 ps
Target path end-point (Pin: regFile/mem_reg[9][9]/SI (SDFFNSRX4/SI))

         Pin                  Type       Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock clk)            <<<  launch                         0 R 
(DSP.sdc_line_13_24_1)      ext delay                          
read_data_2[9]              in port           1  2.3           
dspMemoryLogic/read_data_2[9] 
  cb_parti327/read_data_2[9] 
    g1409/A                                                    
    g1409/Y                 NAND2X2           1  1.8           
    g1386/B                                                    
    g1386/Y                 AND2X1            1  2.4           
    g1367/B                                                    
    g1367/Y                 NAND2X2           1  2.3           
  cb_parti327/write_back[9] 
dspMemoryLogic/write_back[9] 
regFile/write_data[9] 
  cb_seqi/write_data[9] 
    g10527/A1                                                  
    g10527/Y                AOI21X2           1  1.8           
    g10316/A                                                   
    g10316/Y                AND2X1            1  1.8           
    g10140/A                                                   
    g10140/Y                AND2X1            1  2.4           
    g10124/B                                                   
    g10124/Y                NAND2X2           1  1.8           
    g10076/B                                                   
    g10076/Y                OR3X2             2  4.4           
    mem_reg[9][9]/SI   <<<  SDFFNSRX4                          
    mem_reg[9][9]/CKN       setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                     2500 F 
                            uncertainty                        
---------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : read_data_2[9]
End-point    : regFile/cb_seqi/mem_reg[9][9]/SI

The global mapper estimates a slack for this path of 714ps.
 
Cost Group 'C2C' target slack:    94 ps
Target path end-point (Pin: ALUFF/q_reg[12]/D (DFFQX4/D))

      Pin               Type       Fanout Load Arrival   
                                          (fF)   (ps)    
---------------------------------------------------------
(clock clk)      <<<  launch                         0 R 
DECFF
  cb_oseqi
    q_reg[34]/CK                                         
    q_reg[34]/Q       DFFHQX8          14 20.6           
  cb_oseqi/q[18] 
DECFF/q[34] 
alu/B[2] 
  ialu/B[2] 
    mul_112_34/B[2] 
      g13277/A                                           
      g13277/Y        INVX2             2  3.0           
      g13095/B                                           
      g13095/Y        MX2X2             2  4.0           
      g12852/B                                           
      g12852/Y        OR2X8            11 29.5           
      g12662/A                                           
      g12662/Y        NOR2X4            1  3.8           
      g12612/B                                           
      g12612/Y        NOR2X6            1  2.8           
      g12470/A                                           
      g12470/S        ADDFHX1           1  2.4           
      g12396/CI                                          
      g12396/S        ADDFHX2           1  4.8           
      g12392/A                                           
      g12392/Y        INVX8             2  6.0           
      g12390/B                                           
      g12390/Y        NOR2X6            3  7.6           
      g12370/A1                                          
      g12370/Y        OAI21X4           1  3.0           
      g12353/B                                           
      g12353/Y        NOR2X4            1  2.4           
      g12306/CI                                          
      g12306/CO       ADDFHX2           3  5.4           
      g12294/B                                           
      g12294/Y        NOR2X4            1  3.8           
      g12290/B                                           
      g12290/Y        NOR2X6            3  5.4           
      g12270/B                                           
      g12270/Y        NOR2X4            1  3.8           
      g12256/B                                           
      g12256/Y        NOR2X6            3  5.4           
      g12235/B                                           
      g12235/Y        NOR2X4            1  3.8           
      g12224/B                                           
      g12224/Y        NOR2X6            3  6.8           
      g12221/B                                           
      g12221/Y        NOR2X4            1  4.5           
      g12216/B                                           
      g12216/Y        NOR2X8            4  9.2           
      g12210/A1                                          
      g12210/Y        OAI21X4           1  2.0           
      g12204/B                                           
      g12204/Y        XOR2X1            1  2.0           
    mul_112_34/Z[18] 
    mux_ctl_0xi/mul_112_34_Z[18] 
      g5821/A1N                                          
      g5821/Y         OAI2BB1X4         2  4.0           
      g5793/B                                            
      g5793/Y         NAND2X2           1  2.3           
      g5772/B                                            
      g5772/Y         NOR2X2            1  3.2           
      g5769/A                                            
      g5769/Y         NAND2X4           1  2.3           
      g5768/B                                            
      g5768/Y         NOR2X2            1  2.4           
      g5765/B                                            
      g5765/Y         NAND2X2           1  2.3           
      g5764/B                                            
      g5764/Y         NOR2X2            1  2.4           
      g5762/B                                            
      g5762/Y         NAND2X2           1  2.3           
      g5759/B                                            
      g5759/Y         NOR2X2            1  2.4           
      g5751/B                                            
      g5751/Y         OR2X6            12 14.9           
      g5742/A1                                           
      g5742/Y         AO21X1            1  1.8           
    mux_ctl_0xi/out[12] 
  ialu/out[12] 
  cb_parti1017/ialu_out[12] 
    g3474/A                                              
    g3474/Y           AND2X1            1  2.4           
    g3414/B                                              
    g3414/Y           NOR2X2            1  3.1           
    g3397/A                                              
    g3397/Y           NAND2X4           1  4.0           
  cb_parti1017/out[12] 
alu/out[12] 
ALUFF/data[12] 
  cb_oseqi/data[11] 
    g196/A                                               
    g196/Y            INVX6             1  3.0           
    g188/B                                               
    g188/Y            NOR2X4            1  1.8           
    q_reg[12]/D  <<<  DFFQX4                             
    q_reg[12]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)           capture                     5000 R 
                      uncertainty                        
---------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : DECFF/cb_oseqi/q_reg[34]/CK
End-point    : ALUFF/cb_oseqi/q_reg[12]/D

The global mapper estimates a slack for this path of 77ps.
 
Cost Group 'clk' target slack:    46 ps
Target path end-point (Pin: dspMemoryLogic/in)

        Pin                     Type       Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock clk)            <<<    launch                         0 R 
ALUFF
  cb_oseqi
    q_reg[74]/CK                                                 
    q_reg[74]/Q               DFFHQX8           3  6.7           
  cb_oseqi/q[72] 
ALUFF/q[74] 
dspMemoryLogic/mem_mode[0] 
  g344/A                                                         
  g344/Y                      BUFX6             1  1.8           
preserved pin        <<< (b)                                     
(clk_gating_check_7)          ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                     2500 F 
                              uncertainty                        
-----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : ALUFF/cb_oseqi/q_reg[74]/CK
End-point    : preserved pin

(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 1874ps.
 
Cost Group 'cg_enable_group_clk' target slack:    44 ps
Target path end-point (Pin: regFile/RC_CG_HIER_INST6/RC_CGIC_INST/E (TLATNTSCAX2/E))

       Pin                     Type       Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock clk)           <<<    launch                         0 R 
ALUFF
  cb_oseqi
    q_reg[67]/CK                                                
    q_reg[67]/Q              DFFHQX8           4  7.6           
  cb_oseqi/q[65] 
ALUFF/q[67] 
regFile/write_addr[3] 
  cb_oseqi/write_addr[3] 
    g17890/A                                                    
    g17890/Y                 INVX2             1  3.0           
    g17882/A                                                    
    g17882/Y                 NOR2X4            2  3.8           
    g17853/A                                                    
    g17853/Y                 INVX3             2  2.9           
    g17852/A                                                    
    g17852/Y                 BUFX3             2  3.8           
    g17851/A                                                    
    g17851/Y                 BUFX6             3  7.5           
    g17850/A                                                    
    g17850/Y                 INVX4             2  3.6           
    g17849/A                                                    
    g17849/Y                 BUFX3             2  3.4           
    g17812/B                                                    
    g17812/Y                 AND2X2            3  3.8           
    g17751/A                                                    
    g17751/Y                 AND2X1            1  1.8           
  cb_oseqi/RC_CG_HIER_INST6_enable 
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2                        
    RC_CGIC_INST/CK          setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                     2500 F 
                             uncertainty                        
----------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : ALUFF/cb_oseqi/q_reg[67]/CK
End-point    : regFile/RC_CG_HIER_INST6/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 957ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
         Pin                   Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
(DSP.sdc_line_13)            ext delay                      +200     200 F 
clk                     (i)  in port         202  0.0    0    +0     200 F 
dspMemoryLogic/clk (i)
  cdn_pp_marker/in (i)
  cdn_pp_marker/out (i)
  cb_parti327/cdn_pp_marker_out (i)
    g2/B                                                      +0     200   
    g2/Y                     NOR2BX4           1  3.6   65   +42     242 R 
    drc/A                                                     +0     242   
    drc/Y                    BUFX20            1 51.6   80  +135     377 R 
  cb_parti327/write_en 
dspMemoryLogic/write_en 
write_en_2              <<<  out port                         +0     377 R 
(DSP.sdc_line_16_126_1)      ext delay                      +100     477 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                    -200    4800 R 
---------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    4323ps 
Start-point  : clk
End-point    : write_en_2

(i) : Net is ideal.

      Pin                Type       Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock clk)            launch                                     0 R 
ALUFF
  cb_oseqi
    q_reg[46]/CK                                    0             0 R 
    q_reg[46]/Q        DFFHQX1           2   4.9  133  +257     257 F 
  cb_oseqi/q[45] 
ALUFF/q[46] 
dspMemoryLogic/data_s1[14] 
  g342/A                                                 +0     257   
  g342/Y               BUFX20            3 153.2  234  +241     498 F 
dspMemoryLogic/write_addr_2[14] 
read_addr_1[14]   <<<  out port                          +0     498 F 
(DSP.sdc_line_16)      ext delay                       +100     598 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                                 5000 R 
                       uncertainty                     -200    4800 R 
----------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    4202ps 
Start-point  : ALUFF/cb_oseqi/q_reg[46]/CK
End-point    : read_addr_1[14]

        Pin                     Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
ALUFF
  cb_oseqi
    q_reg[74]/CK                                          0             0 R 
    q_reg[74]/Q               DFFHQX1           3  5.9  158  +270     270 F 
  cb_oseqi/q[72] 
ALUFF/q[74] 
dspMemoryLogic/mem_mode[0] 
  g344/A                                                       +0     270   
  g344/Y                      BUFX2             1  1.8   40  +146     416 F 
preserved pin        <<< (b)                                   +0     416 F 
(clk_gating_check_7)          ext delay                        +0     416 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                2500 F 
                              uncertainty                    -200    2300 F 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1884ps 
Start-point  : ALUFF/cb_oseqi/q_reg[74]/CK
End-point    : preserved pin

(b) : Timing paths are broken.

       Pin                     Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
ALUFF
  cb_oseqi
    q_reg[66]/CK                                         0             0 R 
    q_reg[66]/Q              DFFHQX1           4 10.1  262  +327     327 F 
  cb_oseqi/q[64] 
ALUFF/q[66] 
regFile/write_addr[2] 
  cb_oseqi/write_addr[2] 
    g17835/B                                                  +0     327   
    g17835/Y                 OR2X6             3  5.2   55  +236     563 F 
    g17824/B                                                  +0     563   
    g17824/Y                 OR2X4             5  9.2   94  +185     748 F 
    g17755/B                                                  +0     748   
    g17755/Y                 OR2X2             2  4.1   79  +191     939 F 
    g17717/A                                                  +0     939   
    g17717/Y                 INVX1             1  1.8   58   +74    1012 R 
  cb_oseqi/RC_CG_HIER_INST16_enable 
  RC_CG_HIER_INST16/enable 
    RC_CGIC_INST/E  <<< (P)  TLATNTSCAX2                      +0    1012   
    RC_CGIC_INST/CK          setup                       0  +116    1128 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                2500 F 
                             uncertainty                    -200    2300 F 
---------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1172ps 
Start-point  : ALUFF/cb_oseqi/q_reg[66]/CK
End-point    : regFile/RC_CG_HIER_INST16/RC_CGIC_INST/E

(P) : Instance is preserved

         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
(DSP.sdc_line_13_32_1)      ext delay                      +200     200 F 
read_data_2[1]              in port           1  2.3   34    +8     208 F 
dspMemoryLogic/read_data_2[1] 
  cb_parti327/read_data_2[1] 
    g1407/A                                                  +0     208   
    g1407/Y                 NAND2X2           1  1.8   43   +42     250 R 
    g1381/B                                                  +0     250   
    g1381/Y                 AND2X1            1  3.2   82  +170     420 R 
    g1368/B                                                  +0     420   
    g1368/Y                 NAND2X4           1  2.3   75   +86     506 F 
  cb_parti327/write_back[1] 
dspMemoryLogic/write_back[1] 
regFile/write_data[1] 
  cb_seqi/write_data[1] 
    g10345/A1                                                +0     506   
    g10345/Y                AOI21X2           1  1.8   77   +95     600 R 
    g10305/A                                                 +0     600   
    g10305/Y                AND2X1            1  1.8   53  +160     761 R 
    g10129/A                                                 +0     761   
    g10129/Y                AND2X1            1  2.4   65  +156     916 R 
    g10113/B                                                 +0     916   
    g10113/Y                NAND2X2           1  1.8   88   +90    1006 F 
    g10082/B                                                 +0    1006   
    g10082/Y                OR2X1             1  1.9   64  +148    1154 F 
    g10068/B                                                 +0    1154   
    g10068/Y                OR2X4             1  2.7   52  +166    1321 F 
    drc_bufs11001/A                                          +0    1321   
    drc_bufs11001/Y         INVX3             4  8.8   74   +67    1388 R 
    drc_bufs11000/A                                          +0    1388   
    drc_bufs11000/Y         INVX3             8  9.5  100   +91    1479 F 
    mem_reg[0][1]/D    <<<  DFFRHQX4                         +0    1479   
    mem_reg[0][1]/CK        setup                       0  +100    1579 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                2500 F 
                            uncertainty                    -200    2300 F 
--------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     721ps 
Start-point  : read_data_2[1]
End-point    : regFile/cb_seqi/mem_reg[0][1]/D

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)                launch                                    0 R 
ALUFF
  cb_oseqi
    q_reg[66]/CK                                       0             0 R 
    q_reg[66]/Q            DFFHQX1           4 10.1  262  +327     327 F 
  cb_oseqi/q[64] 
ALUFF/q[66] 
regFile/write_addr[2] 
  cb_oseqi/write_addr[2] 
    g17899/A                                                +0     327   
    g17899/Y               INVX1             1  1.8   88  +177     504 R 
    g17836/B                                                +0     504   
    g17836/Y               OR2X2             3  6.0   80  +152     656 R 
    g17822/B                                                +0     656   
    g17822/Y               OR2X4             4  8.0   61  +135     791 R 
    g17683/A                                                +0     791   
    g17683/Y               NOR2X4            3  4.3   54   +65     856 F 
    g17633/A                                                +0     856   
    g17633/Y               INVX2             2  5.6   72   +68     924 R 
    g17337/B                                                +0     924   
    g17337/Y               NOR2X4            1  2.3   44   +56     980 F 
  cb_oseqi/cb_seqi_g3361_z 
  cb_seqi/g3361_z 
    drc_bufs11287/A                                         +0     980   
    drc_bufs11287/Y        INVX2             1  2.4   38   +44    1025 R 
    drc_bufs11285/A                                         +0    1025   
    drc_bufs11285/Y        INVX2             2  3.8   62   +56    1081 F 
    g10867_dup/A                                            +0    1081   
    g10867_dup/Y           BUFX6             8 12.7   73  +112    1194 F 
    g10509/A1                                               +0    1194   
    g10509/Y               AOI21X2           1  1.8   77   +94    1288 R 
    g10271/A                                                +0    1288   
    g10271/Y               AND2X1            1  2.4   65  +167    1455 R 
    g10179/A                                                +0    1455   
    g10179/Y               NAND2X2           1  1.8   88   +98    1553 F 
    g10107/B                                                +0    1553   
    g10107/Y               OR2X1             1  1.8   61  +147    1700 F 
    g10076/C                                                +0    1700   
    g10076/Y               OR3X2             2  4.4   99  +244    1944 F 
    mem_reg[9][9]/SI  <<<  SDFFNSRX4                        +0    1944   
    mem_reg[9][9]/CKN      setup                       0  +283    2227 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                                2500 F 
                           uncertainty                    -200    2300 F 
-------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      73ps 
Start-point  : ALUFF/cb_oseqi/q_reg[66]/CK
End-point    : regFile/cb_seqi/mem_reg[9][9]/SI

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               39518        0 

             Cost Group            Target    Slack    Clock
-----------------------------------------------------------
                    C2C                94       73     5000 
                    C2O                90     4202     5000 
                    I2C                36      721     5000 
                    I2O                89     4323     5000 
    cg_enable_group_clk                44     1172     5000 
                    clk                46     1884     5000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'DSP'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            92             77             -0 ps           72.7 ps  syn_map
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 04:52:27 PM(Apr07) | 294.81 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:06) |  00:00:03(00:00:06) |   3.1(  5.9) | 04:52:33 PM(Apr07) | 395.97 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:24) |  00:00:18(00:00:18) |  18.5( 17.8) | 04:52:51 PM(Apr07) | 406.17 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:01:41) |  00:01:16(00:01:17) |  78.4( 76.2) | 04:54:08 PM(Apr07) | 465.81 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing arrivals and requireds.
Finished exporting design database to file 'reports/map/DSP.db' for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:02).


Working Directory = /afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP
QoS Summary for DSP
========================================================================================
Metric                  generic    map       
========================================================================================
Slack (ps):               -328.1       72.7
  R2R (ps):               -328.1       72.7
  I2R (ps):                936.5      721.1
  R2O (ps):               4289.1     4201.6
  I2O (ps):               4116.4     4323.0
  CG  (ps):               1997.1     1883.6
TNS (ps):                    420          0
  R2R (ps):                420.0        0.0
  I2R (ps):                  0.0        0.0
  R2O (ps):                  0.0        0.0
  I2O (ps):                  0.0        0.0
  CG  (ps):                  0.0        0.0
Failing Paths:                 3          0
Area:                        214      28523
Instances:                  7721       9929
Utilization (%):            0.00       0.00
Tot. Net Length (um):   no_value   no_value
Avg. Net Length (um):   no_value   no_value
Total Overflow H:              0          0
Total Overflow V:              0          0
Route Overflow H (%):   no_value   no_value
Route Overflow V (%):   no_value   no_value
========================================================================================
CPU  Runtime (m:s):        00:21      01:32
Real Runtime (m:s):        00:24      01:17
CPU  Elapsed (m:s):        00:25      01:57
Real Elapsed (m:s):        00:25      01:42
Memory (MB):              406.17     465.81
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (m:s): 01:43
Total Memory (MB):   465.81
Executable Version:  15.21
========================================================================================




Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
Info    : 'Conformal LEC15.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC15.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'DSP' in file 'outputs/rtl2intermediate.lec.do' ...
  Setting attribute of root '/': 'syn_opt_effort' = high
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         1.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         1.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         1.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

        Computing net loads.
        Computing net loads.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'DSP' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 33 clock gate paths.
  Decloning clock-gating logic from design:DSP
Clock-gating declone status
===========================
Total number of clock-gating instances before: 33
Total number of clock-gating instances after : 33
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                 39518        0         0     81803        0      301
 const_prop                39515        0         0     81803        0      300
 simp_cc_inputs            39377        0         0     81359        0      297
 hi_fo_buf                 39377        0         0     81359        0      297

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                39377        0         0     81359        0      297

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  39377        0         0     81359        0      297
 incr_max_trans            40362        0         0     10480        0      278
 incr_max_trans            40828        0         0      5440        0      278
 incr_max_trans            41117        0         0      2531        0      278
 incr_max_trans            41291        0         0      2011        0      278

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       711  (        0 /        0 )  0.00
        plc_star       711  (        0 /        0 )  0.00
        drc_bufs      1535  (      231 /      824 )  0.92
        drc_fopt       480  (        1 /       28 )  0.15
        drc_bufb       479  (        0 /        0 )  0.00
      simple_buf       479  (       99 /      337 )  0.81
             dup       380  (        4 /        4 )  0.04
       crit_dnsz       259  (       17 /       18 )  0.20
       crit_upsz       359  (       21 /      259 )  0.27
       crit_slew       338  (        3 /        3 )  0.20


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_fo               41669        0         0      1977        0      121
 incr_max_fo               42035        0         0      1977        0       29
 incr_max_fo               42046        0         0      1977        0       25
 incr_max_fo               42056        0         0      1977        0       21

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        94  (        0 /        0 )  0.00
        plc_star        94  (        0 /        0 )  0.00
      drc_buf_sp       635  (       17 /      541 )  1.72
        drc_bufs       530  (       29 /      453 )  1.09
        drc_fopt        48  (       25 /       46 )  0.21
        drc_bufb        23  (        0 /        0 )  0.00
             dup        23  (        1 /        1 )  0.01
       crit_dnsz        78  (       14 /       14 )  0.06
       crit_upsz         8  (        0 /        0 )  0.00

 init_tns                  42056        0         0      1977        0       21

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 42056        0         0      1977        0       21
 undup                     42053        0         0      1977        0       21
 rem_buf                   39717        0         0      1647        0       21
 rem_inv                   39609        0         0      1629        0       21
 merge_bi                  39507        0         0      1516        0       16
 merge_bi                  39504        0         0      1516        0       16
 seq_res_area              39296        0         0      1516        0       16
 io_phase                  39252        0         0      1516        0       16
 gate_comp                 37631        0         0      1488        0       16
 gcomp_mog                 37630        0         0      1488        0       16
 glob_area                 36958        0         0      1432        0       16
 area_down                 35952        0         0      1428        0       16
 rem_buf                   35888        0         0      1428        0       16
 rem_inv                   35877        0         0      1428        0       16
 merge_bi                  35868        0         0      1428        0       16
 merge_bi                  35867        0         0      1428        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         8  (        1 /        1 )  0.02
         rem_buf      1458  (      699 /      775 )  1.45
         rem_inv       425  (       51 /       61 )  0.42
        merge_bi       504  (       56 /       92 )  0.59
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         9  (        2 /        3 )  2.00
        io_phase       226  (       20 /       24 )  0.30
       gate_comp      4402  (      468 /      533 )  7.24
       gcomp_mog         8  (        1 /        1 )  0.46
       glob_area        53  (       49 /       53 )  1.65
       area_down      1512  (      307 /      349 )  4.05
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf       736  (       32 /       69 )  0.69
         rem_inv       338  (        8 /       10 )  0.32
        merge_bi       445  (        9 /       31 )  0.53
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                35867        0         0      1428        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  35867        0         0      1428        0       16
 incr_max_trans            35903        0         0      1324        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       320  (        0 /        0 )  0.00
        plc_star       320  (        0 /        0 )  0.00
        drc_bufs       649  (        6 /      329 )  0.27
        drc_fopt       314  (        2 /        7 )  0.07
        drc_bufb       312  (        0 /        0 )  0.00
      simple_buf       312  (        2 /      212 )  0.55
             dup       310  (        0 /        0 )  0.01
       crit_dnsz       179  (        2 /        2 )  0.15
       crit_upsz       308  (        1 /      222 )  0.31
       crit_slew       307  (        0 /        0 )  0.28


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 incr_max_fo               35911        0         0      1324        0       14
 incr_max_fo               35910        0         0      1324        0       14

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs       108  (        0 /       96 )  0.65
        drc_fopt        12  (        2 /       11 )  0.04
        drc_bufb        10  (        0 /        0 )  0.00
             dup        10  (        0 /        0 )  0.00
       crit_dnsz        41  (        0 /        0 )  0.03
       crit_upsz        10  (        2 /        2 )  0.01

 init_tns                  35910        0         0      1324        0       14

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 35910        0         0      1324        0       14
 rem_buf                   35885        0         0      1324        0       14
 io_phase                  35883        0         0      1324        0       14
 gate_comp                 35830        0         0      1321        0       14
 glob_area                 35790        0         0      1318        0       14
 area_down                 35767        0         0      1313        0       14

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         7  (        0 /        0 )  0.02
         rem_buf       715  (       11 /       45 )  0.65
         rem_inv       324  (        0 /        2 )  0.28
        merge_bi       434  (        0 /       22 )  0.50
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase       198  (        3 /        5 )  0.25
       gate_comp      3699  (       22 /       78 )  6.05
       gcomp_mog         6  (        0 /        0 )  0.46
       glob_area        51  (       23 /       51 )  1.67
       area_down      1478  (       29 /       70 )  3.48
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                35767        0         0      1313        0       14

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  35767        0         0      1313        0       14
 incr_max_trans            35767        0         0      1303        0       14

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       309  (        0 /        0 )  0.00
        plc_star       309  (        0 /        0 )  0.00
        drc_bufs       623  (        0 /      314 )  0.24
        drc_fopt       309  (        0 /        4 )  0.08
        drc_bufb       309  (        0 /        0 )  0.00
      simple_buf       309  (        0 /      211 )  0.53
             dup       309  (        0 /        0 )  0.01
       crit_dnsz       176  (        1 /        1 )  0.14
       crit_upsz       308  (        0 /      222 )  0.30
       crit_slew       308  (        0 /        0 )  0.29


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         9  (        0 /        0 )  0.00
        plc_star         9  (        0 /        0 )  0.00
        drc_bufs        81  (        0 /       72 )  0.49
        drc_fopt         9  (        0 /        8 )  0.03
        drc_bufb         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
       crit_dnsz        36  (        0 /        0 )  0.02
       crit_upsz         9  (        0 /        0 )  0.01

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'DSP'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            46             48             -0 ps            0.1 ps  syn_opt
        Computing arrivals and requireds.
Finished exporting design database to file 'reports/syn_opt/DSP.db' for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).


Working Directory = /afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP
QoS Summary for DSP
========================================================================================
Metric                  generic    map        syn_opt   
========================================================================================
Slack (ps):               -328.1       72.7        0.1
  R2R (ps):               -328.1       72.7        0.1
  I2R (ps):                936.5      721.1      611.0
  R2O (ps):               4289.1     4201.6     4172.6
  I2O (ps):               4116.4     4323.0     4323.0
  CG  (ps):               1997.1     1883.6     1981.2
TNS (ps):                    420          0          0
  R2R (ps):                420.0        0.0        0.0
  I2R (ps):                  0.0        0.0        0.0
  R2O (ps):                  0.0        0.0        0.0
  I2O (ps):                  0.0        0.0        0.0
  CG  (ps):                  0.0        0.0        0.0
Failing Paths:                 3          0          0
Area:                        214      28523      25457
Instances:                  7721       9929       9032
Utilization (%):            0.00       0.00       0.00
Tot. Net Length (um):   no_value   no_value   no_value
Avg. Net Length (um):   no_value   no_value   no_value
Total Overflow H:              0          0          0
Total Overflow V:              0          0          0
Route Overflow H (%):   no_value   no_value   no_value
Route Overflow V (%):   no_value   no_value   no_value
========================================================================================
CPU  Runtime (m:s):        00:21      01:32      00:46
Real Runtime (m:s):        00:24      01:17      00:48
CPU  Elapsed (m:s):        00:25      01:57      02:43
Real Elapsed (m:s):        00:25      01:42      02:30
Memory (MB):              406.17     465.81     465.81
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (m:s): 02:30
Total Memory (MB):   465.81
Executable Version:  15.21
========================================================================================




Runtime & Memory after incremental synthesis
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 04:52:27 PM(Apr07) | 294.81 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:06) |  00:00:03(00:00:06) |   2.1(  4.0) | 04:52:33 PM(Apr07) | 395.97 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:24) |  00:00:18(00:00:18) |  12.6( 12.0) | 04:52:51 PM(Apr07) | 406.17 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:01:41) |  00:01:16(00:01:17) |  53.2( 51.3) | 04:54:08 PM(Apr07) | 465.81 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:30) |  00:00:46(00:00:49) |  32.1( 32.7) | 04:54:57 PM(Apr07) | 465.81 MB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        Computing arrivals and requireds.
Finished exporting design database to file 'reports/final/DSP.db' for 'DSP' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).


Working Directory = /afs/ee.cooper.edu/user/k/u/kurutu/Digital_VLSI/DVLSIReceiver/Genus/DSP
QoS Summary for DSP
========================================================================================
Metric                  generic    map        syn_opt    final     
========================================================================================
Slack (ps):               -328.1       72.7        0.1        0.1
  R2R (ps):               -328.1       72.7        0.1        0.1
  I2R (ps):                936.5      721.1      611.0      611.0
  R2O (ps):               4289.1     4201.6     4172.6     4172.6
  I2O (ps):               4116.4     4323.0     4323.0     4323.0
  CG  (ps):               1997.1     1883.6     1981.2     1981.2
TNS (ps):                    420          0          0          0
  R2R (ps):                420.0        0.0        0.0        0.0
  I2R (ps):                  0.0        0.0        0.0        0.0
  R2O (ps):                  0.0        0.0        0.0        0.0
  I2O (ps):                  0.0        0.0        0.0        0.0
  CG  (ps):                  0.0        0.0        0.0        0.0
Failing Paths:                 3          0          0          0
Area:                        214      28523      25457      25457
Instances:                  7721       9929       9032       9032
Utilization (%):            0.00       0.00       0.00       0.00
Tot. Net Length (um):   no_value   no_value   no_value   no_value
Avg. Net Length (um):   no_value   no_value   no_value   no_value
Total Overflow H:              0          0          0          0
Total Overflow V:              0          0          0          0
Route Overflow H (%):   no_value   no_value   no_value   no_value
Route Overflow V (%):   no_value   no_value   no_value   no_value
========================================================================================
CPU  Runtime (m:s):        00:21      01:32      00:46      00:00
Real Runtime (m:s):        00:24      01:17      00:48      00:02
CPU  Elapsed (m:s):        00:25      01:57      02:43      02:43
Real Elapsed (m:s):        00:25      01:42      02:30      02:32
Memory (MB):              406.17     465.81     465.81     465.81
========================================================================================

========================================================================================
Flow Settings:
========================================================================================
Total Runtime (m:s): 02:32
Total Memory (MB):   465.81
Executable Version:  15.21
========================================================================================




Finished SDC export (command execution time mm:ss (real) = 00:00).
Exporting design data for 'DSP' to outputs/DSP...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: outputs/DSP.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: outputs/DSP.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: outputs/DSP.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: outputs/DSP.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
Info    : Design has no library or power domains. [ENC_MSV-301]
        : No power domains will be created for Encounter.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file outputs//DSP.default_emulate_constraint_mode.sdc has been written
File outputs//DSP.mmmc.tcl has been written.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: outputs/DSP.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: outputs/DSP.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: outputs/DSP.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: outputs/DSP.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: outputs/DSP.genus_setup.tcl
** To load the database source outputs/DSP.invs_setup.tcl in an Innovus session.
** To load the database source outputs/DSP.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'DSP' (command execution time mm:ss cpu = 00:01, real = 00:01).
.
Info    : 'Conformal LEC15.1-p100' or later builds is recommended for verification. [WDO-600]
Generating a dofile for design 'DSP' in file 'outputs/intermediate2final.lec.do' ...
Final Runtime & Memory.
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) | 04:52:27 PM(Apr07) | 294.81 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:06) |  00:00:03(00:00:06) |   2.1(  3.9) | 04:52:33 PM(Apr07) | 395.97 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:24) |  00:00:18(00:00:18) |  12.5( 11.8) | 04:52:51 PM(Apr07) | 406.17 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:01:41) |  00:01:16(00:01:17) |  52.8( 50.3) | 04:54:08 PM(Apr07) | 465.81 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:30) |  00:00:46(00:00:49) |  31.9( 32.0) | 04:54:57 PM(Apr07) | 465.81 MB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:28(00:02:33) |  00:00:01(00:00:03) |   0.7(  2.0) | 04:55:00 PM(Apr07) | 465.81 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4      (id: default, time_info v1.52)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
============================
Synthesis Finished .........
============================
