<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637130595959650000%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dJSJC201904013%26RESULT%3d1%26SIGN%3d2UvGra1%252fH4W9UnZEZHHkvV%252fpVbs%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=JSJC201904013&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=JSJC201904013&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJC201904013&amp;v=MjYxMzZxQnRHRnJDVVJMT2VaZVJvRnkva1ZMM0lMejdCYmJHNEg5ak1xNDlFWjRRS0RIODR2UjRUNmo1NE8zenE=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#39" data-title="0 概述 ">0 概述</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#43" data-title="1 极化码编码原理 ">1 极化码编码原理</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#63" data-title="2 32 bit并行级联编码器 ">2 32 bit并行级联编码器</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#64" data-title="2.1 并行级联原理">2.1 并行级联原理</a></li>
                                                <li><a href="#86" data-title="2.2 编码器结构">2.2 编码器结构</a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#124" data-title="3 性能分析与比较 ">3 性能分析与比较</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#127" data-title="3.1 FPGA综合结果比较">3.1 FPGA综合结果比较</a></li>
                                                <li><a href="#132" data-title="3.2 ASIC实现">3.2 ASIC实现</a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#136" data-title="4 结束语 ">4 结束语</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#62" data-title="&lt;b&gt;图1 8 bit编码器的FFT结构&lt;/b&gt;"><b>图1 8 bit编码器的FFT结构</b></a></li>
                                                <li><a href="#91" data-title="&lt;b&gt;图2 编码器整体结构&lt;/b&gt;"><b>图2 编码器整体结构</b></a></li>
                                                <li><a href="#106" data-title="&lt;b&gt;图3 &lt;i&gt;G&lt;/i&gt;&lt;/b&gt;&lt;sub&gt;&lt;b&gt;32&lt;/b&gt;&lt;/sub&gt;&lt;b&gt;并行&lt;/b&gt;FFT&lt;b&gt;预编码模块结构&lt;/b&gt;"><b>图3 <i>G</i></b><sub><b>32</b></sub><b>并行</b>FFT<b>预编码模块结构</b></a></li>
                                                <li><a href="#113" data-title="&lt;b&gt;图4 &lt;i&gt;G&lt;/i&gt;&lt;/b&gt;&lt;sub&gt;&lt;b&gt;&lt;i&gt;N&lt;/i&gt;/32&lt;/b&gt;&lt;/sub&gt;&lt;b&gt;编码矩阵索引模块结构&lt;/b&gt;"><b>图4 <i>G</i></b><sub><b><i>N</i>/32</b></sub><b>编码矩阵索引模块结构</b></a></li>
                                                <li><a href="#120" data-title="&lt;b&gt;图5 &lt;i&gt;G&lt;/i&gt;&lt;/b&gt;&lt;sub&gt;&lt;b&gt;&lt;i&gt;N&lt;/i&gt;/32&lt;/b&gt;&lt;/sub&gt;&lt;b&gt;并行克罗内克积编码模块结构&lt;/b&gt;"><b>图5 <i>G</i></b><sub><b><i>N</i>/32</b></sub><b>并行克罗内克积编码模块结构</b></a></li>
                                                <li><a href="#123" data-title="&lt;b&gt;图6 并行输出模块结构&lt;/b&gt;"><b>图6 并行输出模块结构</b></a></li>
                                                <li><a href="#126" data-title="&lt;b&gt;图7 编码器modelsim软件功能仿真结果&lt;/b&gt;"><b>图7 编码器modelsim软件功能仿真结果</b></a></li>
                                                <li><a href="#129" data-title="&lt;b&gt;表1 本文编码器结构的FPGA综合结果&lt;/b&gt;"><b>表1 本文编码器结构的FPGA综合结果</b></a></li>
                                                <li><a href="#131" data-title="&lt;b&gt;表2 不同结构的FPGA综合结果比较&lt;/b&gt;"><b>表2 不同结构的FPGA综合结果比较</b></a></li>
                                                <li><a href="#134" data-title="&lt;b&gt;图8 编码器layout示意图&lt;/b&gt;"><b>图8 编码器layout示意图</b></a></li>
                                                <li><a href="#135" data-title="&lt;b&gt;图9 后仿真时序波形&lt;/b&gt;"><b>图9 后仿真时序波形</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" SHANNON C E.A mathematical theory of commu-nication[J].Bell Labs Technical Journal, 1948, 27 (4) :379-423." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=The mathematical theory of communication">
                                        <b>[1]</b>
                                         SHANNON C E.A mathematical theory of commu-nication[J].Bell Labs Technical Journal, 1948, 27 (4) :379-423.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" ARIKAN E.Channel polarization:a method for constructing capacity achieving codes for symmetric binary-input memoryless channels[J].IEEE Transactions on Information Theory, 2009, 55 (7) :3051-3073." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels">
                                        <b>[2]</b>
                                         ARIKAN E.Channel polarization:a method for constructing capacity achieving codes for symmetric binary-input memoryless channels[J].IEEE Transactions on Information Theory, 2009, 55 (7) :3051-3073.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" 赵玮, 郑博, 张衡阳, 等.基于RS-Polar编码的机载战术网络MAC协议[J].计算机工程, 2017, 43 (12) :83-87." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJC201712016&amp;v=MjEwOTA1NE8zenFxQnRHRnJDVVJMT2VaZVJvRnkva1ZMM0lMejdCYmJHNEg5Yk5yWTlFWW9RS0RIODR2UjRUNmo=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[3]</b>
                                         赵玮, 郑博, 张衡阳, 等.基于RS-Polar编码的机载战术网络MAC协议[J].计算机工程, 2017, 43 (12) :83-87.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" MORI R, TANAKA T.Performance of polar codes with the construction using density evolution[J].IEEE Communications Letters, 2009, 13 (7) :514-521." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Performance of polar codes with the construction using density evolution">
                                        <b>[4]</b>
                                         MORI R, TANAKA T.Performance of polar codes with the construction using density evolution[J].IEEE Communications Letters, 2009, 13 (7) :514-521.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" WU D, LI Y, SUN Y.Construction and block error rate analysis of polar codes over AWGN channel based on Gaussian approximation[J].IEEE Communications Letters, 2014, 18 (7) :1099-1102." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Construction and block error rate analysis of polar codes over AWGN channel based on gaussian approximation">
                                        <b>[5]</b>
                                         WU D, LI Y, SUN Y.Construction and block error rate analysis of polar codes over AWGN channel based on Gaussian approximation[J].IEEE Communications Letters, 2014, 18 (7) :1099-1102.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" 舒长青, 沙金.极化码编码器的硬件实现[J].电视技术, 2014, 38 (13) :59-61." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DSSS201413017&amp;v=MTg3ODZHNEg5WE5ySTlFWTRRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVJvRnkva1ZMM0lJVDdZZmI=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[6]</b>
                                         舒长青, 沙金.极化码编码器的硬件实现[J].电视技术, 2014, 38 (13) :59-61.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" LEROUX C, TAL I, VARDY A, et al.Hardware architectures for successive cancellation decoding of polar codes[C]//Proceedings of 2011 IEEE International Conference on Acoustics, Speech and Signal Processing.Washington D.C., USA:IEEE Press, 2011:1665-1668." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Hardware architectures for successive cancellation decoding of polar codes">
                                        <b>[7]</b>
                                         LEROUX C, TAL I, VARDY A, et al.Hardware architectures for successive cancellation decoding of polar codes[C]//Proceedings of 2011 IEEE International Conference on Acoustics, Speech and Signal Processing.Washington D.C., USA:IEEE Press, 2011:1665-1668.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" BERHAULT G, LEROUX C, JEGO C, et al.Partial sums generation architecture for successive cancellation decoding of polar codes[C]//Proceedings of 2013 IEEE Workshop on Signal Processing Systems.Washington D.C., USA:IEEE Press, 2013:407-412." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Partial sums generation architecture forsuccessive cancellation decoding of polar codes &amp;quot;">
                                        <b>[8]</b>
                                         BERHAULT G, LEROUX C, JEGO C, et al.Partial sums generation architecture for successive cancellation decoding of polar codes[C]//Proceedings of 2013 IEEE Workshop on Signal Processing Systems.Washington D.C., USA:IEEE Press, 2013:407-412.
                                    </a>
                                </li>
                                <li id="19">


                                    <a id="bibliography_9" title=" OOMMEN M S, RAVISHANKAR S.FPGA implementation of an advanced encoding and decoding architecture of polar codes[C]//Proceedings of International Conference on Vlsi Systems.Washington D.C., USA:IEEE Press, 2015:56-60." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=FPGA implementation of an advanced encoding and decoding architecture of polar codes">
                                        <b>[9]</b>
                                         OOMMEN M S, RAVISHANKAR S.FPGA implementation of an advanced encoding and decoding architecture of polar codes[C]//Proceedings of International Conference on Vlsi Systems.Washington D.C., USA:IEEE Press, 2015:56-60.
                                    </a>
                                </li>
                                <li id="21">


                                    <a id="bibliography_10" title=" YOO H, PARK I C.Partially parallel encoder architecture for long polar codes[J].IEEE Transactions on Circuits and Systems II:Express Briefs, 2015, 62 (3) :306-310." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Partially parallel encoder architecture for long polar codes">
                                        <b>[10]</b>
                                         YOO H, PARK I C.Partially parallel encoder architecture for long polar codes[J].IEEE Transactions on Circuits and Systems II:Express Briefs, 2015, 62 (3) :306-310.
                                    </a>
                                </li>
                                <li id="23">


                                    <a id="bibliography_11" title=" RAJ U M N, NARAYANA E V.An advanced architecture with low complexity of partially parallel polar encoder[C]//Proceedings of International Conference on Communication and Electronics Systems.Washington D.C., USA:IEEE Press, 2016:1-5." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An advanced architecture with low complexity of partially parallel polar encoder">
                                        <b>[11]</b>
                                         RAJ U M N, NARAYANA E V.An advanced architecture with low complexity of partially parallel polar encoder[C]//Proceedings of International Conference on Communication and Electronics Systems.Washington D.C., USA:IEEE Press, 2016:1-5.
                                    </a>
                                </li>
                                <li id="25">


                                    <a id="bibliography_12" title=" ARPURE A, GUGULOTHU S.FPGA implementation of polar code based encoder architecture[C]//Proceedings of 2016 International Conference on Communication and Signal Processing.Washington D.C., USA:IEEE Press, 2016:691-695." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=FPGA implementation of polar code based encoder architecture">
                                        <b>[12]</b>
                                         ARPURE A, GUGULOTHU S.FPGA implementation of polar code based encoder architecture[C]//Proceedings of 2016 International Conference on Communication and Signal Processing.Washington D.C., USA:IEEE Press, 2016:691-695.
                                    </a>
                                </li>
                                <li id="27">


                                    <a id="bibliography_13" title=" ZHANG C, YANG J, YOU X, et al.Pipelined implementations of polar encoder and feed-back part for SC polar decoder[C]//Proceedings of 2015 IEEE International Symposium on Circuits and Systems.Washington D.C., USA:IEEE Press, 2015:3032-3035." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Pipelined Implementations of Polar Encoder and Feed-Back Part for SC Polar Decoder">
                                        <b>[13]</b>
                                         ZHANG C, YANG J, YOU X, et al.Pipelined implementations of polar encoder and feed-back part for SC polar decoder[C]//Proceedings of 2015 IEEE International Symposium on Circuits and Systems.Washington D.C., USA:IEEE Press, 2015:3032-3035.
                                    </a>
                                </li>
                                <li id="29">


                                    <a id="bibliography_14" title=" SHIH X Y, HUANG P C, CHEN Y C.High-speed low-area-cost VLSI design of polar codes encoder architecture using radix-k processing engines[C]//Proceedings of 2016 IEEE Global Conference on Consumer Electronics.Washington D.C., USA:IEEE Press, 2016:1-2." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=High-speed lowarea-cost VLSI design of polar codes encoder architecture using radix-k processing engines">
                                        <b>[14]</b>
                                         SHIH X Y, HUANG P C, CHEN Y C.High-speed low-area-cost VLSI design of polar codes encoder architecture using radix-k processing engines[C]//Proceedings of 2016 IEEE Global Conference on Consumer Electronics.Washington D.C., USA:IEEE Press, 2016:1-2.
                                    </a>
                                </li>
                                <li id="31">


                                    <a id="bibliography_15" title=" 张青, 王珂, 张春艳, 等.基于高性能并行计算的旋转网球空气动力学模拟[J].计算机工程, 2017, 43 (12) :45-50." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJC201712008&amp;v=MjM4MDNVUkxPZVplUm9GeS9rVkwzSUx6N0JiYkc0SDliTnJZOUZiSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckM=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[15]</b>
                                         张青, 王珂, 张春艳, 等.基于高性能并行计算的旋转网球空气动力学模拟[J].计算机工程, 2017, 43 (12) :45-50.
                                    </a>
                                </li>
                                <li id="33">


                                    <a id="bibliography_16" title=" GOLUB G H, VANLOAN C F.Matrix computations[M].Baltimore, USA:Johns Hopkins University Press, 1983." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Matrix Computations">
                                        <b>[16]</b>
                                         GOLUB G H, VANLOAN C F.Matrix computations[M].Baltimore, USA:Johns Hopkins University Press, 1983.
                                    </a>
                                </li>
                                <li id="35">


                                    <a id="bibliography_17" title=" PFISTER H D.A brief introduction to polar codes[EB/OL].[2017-12-10].http://pfister.ee.duke.edu/courses/ecen655/polar.pdf." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A brief introduction to polar codes">
                                        <b>[17]</b>
                                         PFISTER H D.A brief introduction to polar codes[EB/OL].[2017-12-10].http://pfister.ee.duke.edu/courses/ecen655/polar.pdf.
                                    </a>
                                </li>
                                <li id="37">


                                    <a id="bibliography_18" title=" ARIKAN E.Systematic polar coding[J].IEEE Commu-nications Letters, 2011, 15 (8) :860-862." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Systematic Polar Coding">
                                        <b>[18]</b>
                                         ARIKAN E.Systematic polar coding[J].IEEE Commu-nications Letters, 2011, 15 (8) :860-862.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=JSJC" target="_blank">计算机工程</a>
                2019,45(04),72-77 DOI:10.19678/j.issn.1000-3428.0049763            </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>并行高吞吐率多模极化码编码器设计</b></span>
 <span class="shoufa"></span>                                     </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%88%98%E4%B8%BD%E5%8D%8E&amp;code=38705119&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">刘丽华</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E7%AE%A1%E6%AD%A6&amp;code=26380275&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">管武</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%A2%81%E5%88%A9%E5%B9%B3&amp;code=22484728&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">梁利平</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E5%BE%AE%E7%94%B5%E5%AD%90%E7%A0%94%E7%A9%B6%E6%89%80&amp;code=0052330&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院微电子研究所</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E5%A4%A7%E5%AD%A6&amp;code=1698842&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院大学</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>为获得可以支持多种码长、具有更高吞吐率的极化码编码器, 提出一种32 bit并行级联的多模极化码编码器结构。每时钟周期内更新生成矩阵的32行, 进行32 bit并行编码, 从而加快编码速度。通过两级编码结构的级联简化编码器结构, 以支持64 bit～4 096 bit码长的极化码编码。实验结果表明, 在Xilinx XC6VLX240t的FPGA上, 该编码器主频为303.82 MHz, 吞吐率为9.72 Gb/s, 寄存器与查找表资源相比快速傅里叶变换结构分别降低了77.6%与63.3%, 在65 nm CMOS工艺下主频可达0.796 GHz, 吞吐率可达24.615 Gb/s。</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%9E%81%E5%8C%96%E7%A0%81%E7%BC%96%E7%A0%81%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">极化码编码器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E9%AB%98%E5%90%9E%E5%90%90%E7%8E%87&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">高吞吐率;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%B9%B6%E8%A1%8C&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">并行;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%A4%9A%E6%A8%A1&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">多模;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=ASIC%E5%AE%9E%E7%8E%B0&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">ASIC实现;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    刘丽华 (1993—) , 女, 硕士研究生, 主研方向为通信与信息处理, E-mail:liulihua5@hilicon.com;;
                                </span>
                                <span>
                                    管武, 副研究员;;
                                </span>
                                <span>
                                    梁利平, 研究员。;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2017-12-20</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金面上项目 (61471354);</span>
                    </p>
            </div>
                    <h1><b>Design of Parallel High Throughput Multi-mode Polar Codes Encoder</b></h1>
                    <h2>
                    <span>LIU Lihua</span>
                    <span>GUAN Wu</span>
                    <span>LIANG Liping</span>
            </h2>
                    <h2>
                    <span>Institute of Microelectronics of the Chinese Academy of Sciences</span>
                    <span>University of Chinese Academy of Sciences</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>A 32 bit parallel concatenated multi-mode polar codes encoder structure is proposed to obtain a polar codes encoder which support multiple codes lengths and have higher throughput.32 rows of the generated matrix are updated in each clock cycle, and 32 bit parallel coding is performed to speed up the coding.The structure of the encoder is simplified by a cascade of two-level coding structures to support 64 bit to 4 096 bit polarization coding.Experimental results show that on Xilinx XC6 VLX240 t FPGA, the main frequency of the proposed encoder is 303.82 MHz and the throughput is 9.72 Gb/s, compared with Fast Fourier Transform (FFT) structure, its register and lookup table resources are 77.6% and 63.3% lower, respectively, the main frequency can reach 0.796 GHz and the throughput can reach 24.615 Gb/s under 65 nm CMOS process.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=polar%20codes%20encoder&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">polar codes encoder;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=high%20throughput&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">high throughput;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=parallel&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">parallel;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=multi-mode&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">multi-mode;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=ASIC%20implementation&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">ASIC implementation;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2017-12-20</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="39" name="39" class="anchor-tag">0 概述</h3>
                <div class="p1">
                    <p id="40">自香农提出信道编码定理<citation id="138" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>以来, 各种可以逼近香农极限的码被提出, LDPC码和Turbo码可以在码长趋于无穷时无限接近香农信道容量, 但始终不能证明其可以达到香农极限。极化码是由文献<citation id="157" type="reference">[<a class="sup">2</a>]</citation>提出的一种新的编码方式, 它是唯一一种在理论上被证明可以达到香农极限的纠错码。由于信道容量的特性, 极化码被认为是编码领域的一大突破, 已广泛应用于信源编码、多进制信道编码、窃听信道、密钥协议以及网络安全等多个领域<citation id="140" type="reference"><link href="7" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>, 并于2016年被确定为5G增强移动宽带场景的控制信道编码方案。</p>
                </div>
                <div class="p1">
                    <p id="41">极化码的构建、编码和译码算法<citation id="148" type="reference"><link href="9" rel="bibliography" /><link href="11" rel="bibliography" /><sup>[<a class="sup">4</a>,<a class="sup">5</a>]</sup></citation>已趋于成熟, 但其硬件实现仍是一大难题, 国内外学者对此进行了大量研究<citation id="141" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>。文献<citation id="158" type="reference">[<a class="sup">2</a>]</citation>提出基于快速傅里叶变换 (Fast Fourier Transform, FFT) 结构的全并行极化码编码器, 但随着码长的增加, 其硬件复杂度<i>Ο</i> (<i>N</i>·lg <i>N</i>) 会大幅增加。文献<citation id="159" type="reference">[<a class="sup">7</a>]</citation>基于硬件实现了极化码编译码器, 但该译码器工作频率和吞吐率较低。文献<citation id="160" type="reference">[<a class="sup">8</a>]</citation>基于接续删除 (Successive Cancellation, SC) 译码器中的部分和网络 (Partial-Sum Network, PSN) 实现编码器, 但在通常情况下, PSN一次只能处理1 bit～2 bit, 编码速率较慢。文献<citation id="161" type="reference">[<a class="sup">9</a>]</citation>为降低寄存器等资源的使用, 将<i>N</i> bit减为 (<i>N</i>-<i>R</i>′) bit进行编码, 其中, <i>R</i>′为固定比特0的数目。该结构在一定程度上降低了资源使用率, 但仍有很大的优化空间。文献<citation id="162" type="reference">[<a class="sup">10</a>]</citation>提出一种半并行的编码方式, 其以16 bit码长为例, 每个时钟周期内并行处理4 bit, 能够提升吞吐率并降低硬件复杂度, 但增加了内存的使用, 且其占用的寄存器资源会随着码长的增加而增加。半并行结构出现以后, 各种改进结构相继被提出, 但工作频率均较低<citation id="149" type="reference"><link href="23" rel="bibliography" /><link href="25" rel="bibliography" /><link href="27" rel="bibliography" /><sup>[<a class="sup">11</a>,<a class="sup">12</a>,<a class="sup">13</a>]</sup></citation>。文献<citation id="163" type="reference">[<a class="sup">14</a>]</citation>构建一种高速率、低面积消耗的极化码编码器结构, 但该结构为串行连接, 因此, 吞吐率较低。</p>
                </div>
                <div class="p1">
                    <p id="42">本文基于半并行结构, 采用高性能并行计算方法<citation id="150" type="reference"><link href="31" rel="bibliography" /><sup>[<a class="sup">15</a>]</sup></citation>, 设计一种多模极化码编码器, 以进行快速编码。</p>
                </div>
                <h3 id="43" name="43" class="anchor-tag">1 极化码编码原理</h3>
                <div class="p1">
                    <p id="44">极化码属于线性分组码, 其编码可以由生成矩阵实现, 定义如下<citation id="151" type="reference"><link href="5" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>:</p>
                </div>
                <div class="p1">
                    <p id="45"><b><i>x</i></b><mathml id="46"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mi>Ν</mi></msubsup></mrow></math></mathml>=<b><i>u</i></b><mathml id="47"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mi>Ν</mi></msubsup></mrow></math></mathml>·<b><i>G</i></b><sub><i>N</i></sub>      (1) </p>
                </div>
                <div class="p1">
                    <p id="48">其中, <b><i>x</i></b><mathml id="49"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mi>Ν</mi></msubsup></mrow></math></mathml>为编码比特向量, <b><i>u</i></b><mathml id="50"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mi>Ν</mi></msubsup></mrow></math></mathml>为输入信息比特向量, <b><i>G</i></b><sub><i>N</i></sub>为生成矩阵, 其公式如下:</p>
                </div>
                <div class="p1">
                    <p id="51"><b><i>G</i></b><sub><i>N</i></sub>=<b><i>B</i></b><sub><i>N</i></sub>·<b><i>F</i></b><sup>⨂<i>n</i></sup>      (2) </p>
                </div>
                <div class="p1">
                    <p id="52">其中, <b><i>B</i></b><sub><i>N</i></sub>为比特反转矩阵, <b><i>F</i></b><sup>⨂<i>n</i></sup>=<b><i>F</i></b>⨂<b><i>F</i></b><sup>⨂<i>n</i>-1</sup>为矩阵<b><i>F</i></b>的克罗内克积<citation id="152" type="reference"><link href="33" rel="bibliography" /><sup>[<a class="sup">16</a>]</sup></citation>。矩阵<b><i>F</i></b>的定义如下:</p>
                </div>
                <div class="p1">
                    <p id="53" class="code-formula">
                        <mathml id="53"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">F</mi><mo>=</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mn>2</mn></msub><mo>=</mo><mrow><mo>[</mo><mrow><mtable><mtr><mtd><mn>1</mn></mtd><mtd><mn>0</mn></mtd></mtr><mtr><mtd><mn>1</mn></mtd><mtd><mn>1</mn></mtd></mtr></mtable></mrow><mo>]</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>3</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="54">比特反转矩阵<b><i>B</i></b><sub><i>N</i></sub>为:</p>
                </div>
                <div class="p1">
                    <p id="55" class="code-formula">
                        <mathml id="55"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">B</mi><msub><mrow></mrow><mi>Ν</mi></msub><mo>=</mo><mi mathvariant="bold-italic">R</mi><msub><mrow></mrow><mi>Ν</mi></msub><mrow><mo>[</mo><mrow><mtable><mtr><mtd><mi mathvariant="bold-italic">B</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mtd><mtd><mn>0</mn></mtd></mtr><mtr><mtd><mn>0</mn></mtd><mtd><mi mathvariant="bold-italic">B</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mtd></mtr></mtable></mrow><mo>]</mo></mrow><mo>=</mo><mi mathvariant="bold-italic">R</mi><msub><mrow></mrow><mi>Ν</mi></msub><mrow><mo> (</mo><mrow><mi mathvariant="bold-italic">Ι</mi><msub><mrow></mrow><mn>2</mn></msub><mo>⊗</mo><mi mathvariant="bold-italic">B</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mrow><mo>) </mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>4</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="56">其中, <b><i>I</i></b>为单位矩阵, <b><i>R</i></b><sub><i>N</i></sub>为反向蝶形排列矩阵, 它可以将变量的比特下标循环左移一位, 从而将变量按奇偶下标重新排列<citation id="153" type="reference"><link href="35" rel="bibliography" /><sup>[<a class="sup">17</a>]</sup></citation>, 如下:</p>
                </div>
                <div class="p1">
                    <p id="57" class="code-formula">
                        <mathml id="57"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mrow><mo> (</mo><mrow><mi>s</mi><msub><mrow></mrow><mn>1</mn></msub><mo>, </mo><mi>s</mi><msub><mrow></mrow><mn>2</mn></msub><mo>, </mo><mo>⋯</mo><mo>, </mo><mi>s</mi><msub><mrow></mrow><mi>Ν</mi></msub></mrow><mo>) </mo></mrow><mi mathvariant="bold-italic">R</mi><msub><mrow></mrow><mi>Ν</mi></msub><mo>=</mo><mrow><mo> (</mo><mrow><mi>s</mi><msub><mrow></mrow><mn>1</mn></msub><mo>, </mo><mi>s</mi><msub><mrow></mrow><mn>3</mn></msub><mo>, </mo><mo>⋯</mo><mo>, </mo><mi>s</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>-</mo><mn>1</mn></mrow></msub><mo>, </mo><mi>s</mi><msub><mrow></mrow><mn>2</mn></msub><mo>, </mo><mi>s</mi><msub><mrow></mrow><mn>4</mn></msub><mo>, </mo><mo>⋯</mo><mo>, </mo><mi>s</mi><msub><mrow></mrow><mi>Ν</mi></msub></mrow><mo>) </mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>5</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="58">将式 (4) 代入式 (2) 可得:</p>
                </div>
                <div class="p1">
                    <p id="59" class="code-formula">
                        <mathml id="59"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mi>Ν</mi></msub><mo>=</mo><mi mathvariant="bold-italic">R</mi><msub><mrow></mrow><mi>Ν</mi></msub><mrow><mo> (</mo><mrow><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mn>2</mn></msub><mo>⊗</mo><mi mathvariant="bold-italic">Ι</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mrow><mo>) </mo></mrow><mrow><mo> (</mo><mrow><mi mathvariant="bold-italic">Ι</mi><msub><mrow></mrow><mn>2</mn></msub><mo>⊗</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mrow><mo>) </mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>6</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="60">其中, <b><i>G</i></b><sub><i>N</i>/2</sub>表示大小为<i>N</i>/2×<i>N</i>/2的生成矩阵。</p>
                </div>
                <div class="p1">
                    <p id="61">极化码编码算法一般基于式 (6) 的递归结构生成, 但递归结构一般不应用于硬件实现, 因此, 最初的极化码编码器的结构为直接由式 (1) 生成的FFT结构, 如图1所示<citation id="154" type="reference"><link href="5" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>。该结构的输入为已经进行比特下标反转后的信息比特, FFT结构主要实现<b><i>F</i></b>矩阵的克罗内克积, 该结构在码长较短时优势明显, 但由于其复杂度为<i>N</i>·lb <i>N</i>, 随着码长的增加, 计算复杂度、硬件开销和延时也会大幅增加。</p>
                </div>
                <div class="area_img" id="62">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_062.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 8 bit编码器的FFT结构" src="Detail/GetImg?filename=images/JSJC201904013_062.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图1 8 bit编码器的FFT结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_062.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="63" name="63" class="anchor-tag">2 32 bit并行级联编码器</h3>
                <h4 class="anchor-tag" id="64" name="64">2.1 并行级联原理</h4>
                <div class="p1">
                    <p id="65">由文献<citation id="164" type="reference">[<a class="sup">18</a>]</citation>可知, 极化码编码的生成矩阵可由式 (7) 递归产生:</p>
                </div>
                <div class="p1">
                    <p id="66" class="code-formula">
                        <mathml id="66"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mi>Ν</mi></msub><mo>=</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mn>2</mn></msub><mo>⊗</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub><mo>=</mo><mrow><mo>[</mo><mrow><mtable><mtr><mtd><mn>1</mn></mtd><mtd><mn>0</mn></mtd></mtr><mtr><mtd><mn>1</mn></mtd><mtd><mn>1</mn></mtd></mtr></mtable></mrow><mo>]</mo></mrow><mo>⊗</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub><mo>=</mo><mrow><mo>[</mo><mrow><mtable><mtr><mtd><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mtd><mtd><mn>0</mn><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mtd></mtr><mtr><mtd><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mtd><mtd><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub></mtd></mtr></mtable></mrow><mo>]</mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>7</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="67">其中, 0<sub><i>N</i>/2</sub>表示大小为<i>N</i>/2×<i>N</i>/2的全0矩阵。同理, 式 (7) 也可以等价地表示为:</p>
                </div>
                <div class="p1">
                    <p id="68" class="code-formula">
                        <mathml id="68"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mrow><mo>{</mo><mtable columnalign="left"><mtr><mtd><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mi>Ν</mi></msub><mrow><mo> (</mo><mrow><mn>1</mn><mo>∶</mo><mi>Ν</mi><mo>/</mo><mn>2</mn><mo>, </mo><mn>1</mn><mo>∶</mo><mi>Ν</mi></mrow><mo>) </mo></mrow><mo>=</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub><mo>⊗</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mn>2</mn></msub><mrow><mo> (</mo><mrow><mn>1</mn><mo>, </mo><mn>1</mn><mo>∶</mo><mn>2</mn></mrow><mo>) </mo></mrow></mtd></mtr><mtr><mtd><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mi>Ν</mi></msub><mrow><mo> (</mo><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn><mo>+</mo><mn>1</mn><mo>∶</mo><mi>Ν</mi><mo>, </mo><mn>1</mn><mo>∶</mo><mi>Ν</mi></mrow><mo>) </mo></mrow><mo>=</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>2</mn></mrow></msub><mo>⊗</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mn>2</mn></msub><mrow><mo> (</mo><mrow><mn>2</mn><mo>, </mo><mn>1</mn><mo>∶</mo><mn>2</mn></mrow><mo>) </mo></mrow></mtd></mtr></mtable></mrow></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="69">根据上述性质, 极化码编码公式有如下变形:</p>
                </div>
                <div class="p1">
                    <p id="70" class="code-formula">
                        <mathml id="70"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">x</mi><msubsup><mrow></mrow><mn>1</mn><mi>Ν</mi></msubsup><mo>=</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>i</mi><mo>=</mo><mn>1</mn></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></munderover><mi mathvariant="bold-italic">u</mi></mstyle><msubsup><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mrow><mo> (</mo><mrow><mi>i</mi><mo>-</mo><mn>1</mn></mrow><mo>) </mo></mrow><mo>+</mo><mn>1</mn></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msubsup><mo>⋅</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mi>Ν</mi></msub><mrow><mo> (</mo><mrow><mn>3</mn><mn>2</mn><mrow><mo> (</mo><mrow><mi>i</mi><mo>-</mo><mn>1</mn></mrow><mo>) </mo></mrow><mo>+</mo><mn>1</mn><mo>∶</mo><mn>3</mn><mn>2</mn><mi>i</mi><mo>, </mo><mn>1</mn><mo>∶</mo><mi>Ν</mi></mrow><mo>) </mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>8</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="71">其中, <i>i</i>为时钟周期数, <b><i>u</i></b><mathml id="72"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mo stretchy="false"> (</mo><mi>i</mi><mo>-</mo><mn>1</mn><mo stretchy="false">) </mo><mo>+</mo><mn>1</mn></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msubsup></mrow></math></mathml>表示第i个时钟周期输入的32 <i>bit</i>信息比特向量, <b><i>G</i></b><sub><i>N</i></sub> (32 (<i>i</i>-1) +1∶32<i>i</i>, 1∶<i>N</i>) 表示第<i>i</i>个时钟周期输入的32 bit信息比特向量对应的生成矩阵的32行。由于该编码器实现了64 bit～4 096 bit码长的编码, 因此<i>N</i>/32为整数。</p>
                </div>
                <div class="p1">
                    <p id="73">由式 (8) 能够看出, 整个编码过程可以看成是将32 bit输入信息比特向量与分块的生成矩阵子矩阵相乘再累加求和的过程。子矩阵<b><i>G</i></b><sub><i>N</i></sub> (32 (<i>i</i>-1) +1∶32<i>i</i>, 1∶<i>N</i>) 定义如下:</p>
                </div>
                <div class="p1">
                    <p id="74"><b><i>G</i></b><sub><i>N</i></sub> (32 (<i>i</i>-1) +1∶32<i>i</i>, 1∶<i>N</i>) =<b><i>G</i></b><sub>32</sub>⨂ <b><i>G</i></b><sub><i>N</i>/32</sub> (<i>i</i>, 1∶<i>N</i>/32) =<b><i>G</i></b><sub>32</sub>⨂ <b><i>g</i></b><sub><i>n</i></sub> (<i>i</i>)      (9) </p>
                </div>
                <div class="p1">
                    <p id="76">其中, <b><i>G</i></b><sub>32</sub>表示码长为32 bit时极化码编码对应的生成矩阵, <mathml id="77"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></msub><mrow><mo> (</mo><mrow><mi>i</mi><mo>, </mo><mn>1</mn><mo>∶</mo><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow><mo>) </mo></mrow></mrow></math></mathml>表示由码长为N/32 <i>bit</i>时极化码编码对应的生成矩阵<b><i>G</i></b><sub><i>N</i>/32</sub>的第<i>i</i>行、所有列元素构成的子矩阵, 该矩阵用<b><i>g</i></b><sub><i>n</i></sub> (<i>i</i>) 表示, <i>n</i>=<i>N</i>/32。</p>
                </div>
                <div class="p1">
                    <p id="78">将式 (9) 代入式 (8) , 可得到一个整体的编码公式:</p>
                </div>
                <div class="p1">
                    <p id="79" class="code-formula">
                        <mathml id="79"><math xmlns="http://www.w3.org/1998/Math/MathML"><mtable columnalign="left"><mtr><mtd><mi mathvariant="bold-italic">x</mi><msubsup><mrow></mrow><mn>1</mn><mi>Ν</mi></msubsup><mo>=</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>i</mi><mo>=</mo><mn>1</mn></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></munderover><mi mathvariant="bold-italic">v</mi></mstyle><msubsup><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mrow><mo> (</mo><mrow><mi>i</mi><mo>-</mo><mn>1</mn></mrow><mo>) </mo></mrow><mo>+</mo><mn>1</mn></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msubsup><mo>⊗</mo><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo> (</mo><mi>i</mi><mo>) </mo></mrow><mo>=</mo></mtd></mtr><mtr><mtd><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext></mrow><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>i</mi><mo>=</mo><mn>1</mn></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></munderover><mrow><mrow><mo>[</mo><mtable columnalign="left"><mtr><mtd><mi mathvariant="bold-italic">v</mi><msub><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mo stretchy="false"> (</mo><mi>i</mi><mo>-</mo><mn>1</mn><mo stretchy="false">) </mo><mo>+</mo><mn>1</mn></mrow></msub><mo>⋅</mo><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mo stretchy="false"> (</mo><mi>i</mi><mo stretchy="false">) </mo><mo>, </mo><mi mathvariant="bold-italic">v</mi><msub><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mo stretchy="false"> (</mo><mi>i</mi><mo>-</mo><mn>1</mn><mo stretchy="false">) </mo></mrow></msub><mo>⋅</mo></mtd></mtr><mtr><mtd><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mrow><mi>n</mi><mo stretchy="false"> (</mo><mi>i</mi><mo stretchy="false">) </mo></mrow></msub><mo>, </mo><mo>⋯</mo><mo>, </mo><mi mathvariant="bold-italic">v</mi><msub><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msub><mo>⋅</mo><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mo stretchy="false"> (</mo><mi>i</mi><mo stretchy="false">) </mo></mtd></mtr></mtable><mo>]</mo></mrow></mrow></mstyle><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>1</mn><mn>0</mn><mo stretchy="false">) </mo></mtd></mtr></mtable></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="80">其中, <mathml id="81"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">v</mi><msubsup><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mrow><mo> (</mo><mrow><mi>i</mi><mo>-</mo><mn>1</mn></mrow><mo>) </mo></mrow><mo>+</mo><mn>1</mn></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msubsup><mo>=</mo><mi mathvariant="bold-italic">u</mi><msubsup><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mrow><mo> (</mo><mrow><mi>i</mi><mo>-</mo><mn>1</mn></mrow><mo>) </mo></mrow><mo>+</mo><mn>1</mn></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msubsup><mo>⋅</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mn>3</mn><mn>2</mn></mrow></msub></mrow></math></mathml>表示输入的32 <i>bit</i>信息向量<mathml id="82"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">u</mi><msubsup><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mrow><mo> (</mo><mrow><mi>i</mi><mo>-</mo><mn>1</mn></mrow><mo>) </mo></mrow><mo>+</mo><mn>1</mn></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msubsup></mrow></math></mathml>进行极化码编码的结果, <mathml id="83"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">v</mi><msubsup><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mrow><mo> (</mo><mrow><mi>i</mi><mo>-</mo><mn>1</mn></mrow><mo>) </mo></mrow><mo>+</mo><mn>1</mn></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msubsup><mo>⊗</mo><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo> (</mo><mi>i</mi><mo>) </mo></mrow></mrow></math></mathml>表示向量<mathml id="84"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">v</mi><msubsup><mrow></mrow><mrow><mn>3</mn><mn>2</mn><mrow><mo> (</mo><mrow><mi>i</mi><mo>-</mo><mn>1</mn></mrow><mo>) </mo></mrow><mo>+</mo><mn>1</mn></mrow><mrow><mn>3</mn><mn>2</mn><mi>i</mi></mrow></msubsup></mrow></math></mathml>中的每个元素分别与向量<mathml id="85"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo> (</mo><mi>i</mi><mo>) </mo></mrow></mrow></math></mathml>相乘, 再将所有结果拼接在一起的过程。</p>
                </div>
                <h4 class="anchor-tag" id="86" name="86">2.2 编码器结构</h4>
                <div class="p1">
                    <p id="87">根据式 (10) 的递归结构, 32 <i>bit</i>并行级联极化码编码器结构如图2所示。编码时, 首先进行<b><i>u</i></b><mathml id="88"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>·<b><i>G</i></b><sub>32</sub>的运算, 然后将运算结果<b><i>v</i></b><mathml id="89"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>的每个值<b><i>v</i></b><sub><i>j</i></sub> (<i>j</i>=1, 2, …, 32) 与<mathml id="90"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo> (</mo><mi>i</mi><mo>) </mo></mrow></mrow></math></mathml>进行并行克罗内克积编码, 得到长度为N的未完成编码码字, 将所有时钟周期的未完成编码码字累加得到完成编码码字, 最后将完成编码码字按每次32 <i>bit</i>并行输出。该编码器与已有编码器的不同之处在于, 其没有较冗余的比特反转 (地址变换) 模块, 而直接定时更新生成矩阵的子矩阵, 不仅节省了寄存器资源, 而且使得编码速度大幅提高。</p>
                </div>
                <div class="area_img" id="91">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_091.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 编码器整体结构" src="Detail/GetImg?filename=images/JSJC201904013_091.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图2 编码器整体结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_091.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="92"><b><i>u</i></b><mathml id="93"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>·<b><i>G</i></b><sub>32</sub>由<b><i>G</i></b><sub>32</sub>并行FFT预编码模块实现, 该模块预先对输入的32 bit信息比特进行全并行FFT结构极化码编码。<i>R</i><sub>32</sub>寄存器用来存放预编码模块的结果<b><i>v</i></b><mathml id="94"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>, 其大小为32 <i>bit</i>。<b><i>G</i></b><sub><i>N</i>/32</sub>编码矩阵索引模块通过码长<i>N</i>的配置生成矩阵<b><i>G</i></b><sub><i>N</i>/32</sub>, 并将其预先存放在ROM组中, 每个时钟周期输出矩阵的一行<mathml id="95"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo> (</mo><mi>i</mi><mo>) </mo></mrow></mrow></math></mathml>。<b><i>G</i></b><sub><i>N</i>/32</sub>并行克罗内克积编码模块是第2级编码结构, 其计算<mathml id="96"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>i</mi><mo>=</mo><mn>1</mn></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></munderover><mi mathvariant="bold-italic">v</mi></mstyle><msub><mrow></mrow><mi>j</mi></msub><mo>⋅</mo><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo> (</mo><mi>i</mi><mo>) </mo></mrow><mo stretchy="false"> (</mo><mi>j</mi><mo>=</mo><mn>1</mn><mo>, </mo><mn>2</mn><mo>, </mo><mo>⋯</mo><mo>, </mo><mn>3</mn><mn>2</mn><mo stretchy="false">) </mo></mrow></math></mathml>, 由<i>N</i>/32个克罗内克积编码模块并行运算, 编码结果存储在寄存器组<i>C</i><sub>128×32</sub>中, 每时钟周期累加更新。寄存器组<i>C</i><sub>128×32</sub>为128个32 bit的寄存器, 所有编码结果并行写入。并行输出模块将寄存器组<i>C</i><sub>128×32</sub>中的码字按每次32 bit并行输出。</p>
                </div>
                <h4 class="anchor-tag" id="97" name="97">2.2.1 <b><i>G</i></b><sub>32</sub>并行FFT预编码模块</h4>
                <div class="p1">
                    <p id="98"><b><i>G</i></b><sub>32</sub>并行FFT预编码模块为32 bit全并行FFT结构, 其将每个时钟周期输入的信息比特向量<b><i>u</i></b><mathml id="99"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>与生成矩阵<b><i>G</i></b><sub>32</sub>相乘, 得到第1级编码结果<b><i>v</i></b><mathml id="100"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>, <b><i>v</i></b><mathml id="101"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>表达式如下:</p>
                </div>
                <div class="p1">
                    <p id="102"><b><i>v</i></b><mathml id="103"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>=<b><i>u</i></b><mathml id="104"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>·<b><i>G</i></b><sub>32</sub>      (11) </p>
                </div>
                <div class="p1">
                    <p id="105">生成矩阵<b><i>G</i></b><sub>32</sub>和32 bit全并行FFT结构如图3所示。根据生成矩阵<b><i>G</i></b><sub>32</sub>, 编码比特与矩阵的每一行先进行与运算, 再将每行的与结构累加在一起, 即得到相应的<b><i>v</i></b><sub><i>j</i></sub>, 整个运算均为比特运算, 复杂度较小。</p>
                </div>
                <div class="area_img" id="106">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_106.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 G32并行FFT预编码模块结构" src="Detail/GetImg?filename=images/JSJC201904013_106.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图3 <i>G</i></b><sub><b>32</b></sub><b>并行</b>FFT<b>预编码模块结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_106.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="107" name="107">2.2.2 <b><i>G</i></b><sub><i>N</i>/32</sub>编码矩阵索引模块</h4>
                <div class="p1">
                    <p id="108"><b><i>G</i></b><sub><i>N</i>/32</sub>编码矩阵索引模块预先生成大小为<i>n</i>×<i>n</i>的生成矩阵<b><i>G</i></b><sub><i>N</i>/32</sub>, 其中, <i>n</i>=<i>N</i>/32, <i>N</i>=64, 128, …, 4 096, 并将它们分别存放在不同的ROM组中。当码长<i>N</i>≤1 024 bit时, 即<i>n</i>≤32, 矩阵<b><i>G</i></b><sub><i>N</i>/32</sub>存放在<i>n</i>个位宽为<i>n</i> bit的ROM中, 每个ROM中的<i>n</i> bit即为要输出的<b><i>g</i></b><sub><i>n</i></sub> (<i>i</i>) ;当码长<i>N</i>&gt;1 024 bit时, <i>n</i>&gt;32, 需要定义<i>n</i>个 (<i>n</i>/32) ×32大小的ROM组, 每个ROM组对应要输出的<b><i>g</i></b><sub><i>n</i></sub> (<i>i</i>) 。将ROM组中的每个ROM表示为<b><i>g</i></b><sub><i>n</i></sub>[<i>i</i>][<i>k</i>], <i>k</i>=1, 2, …, <i>n</i>/32, 顺序存放<b><i>g</i></b><sub><i>n</i></sub> (<i>i</i>) 中的32 bit数据。<b><i>g</i></b><sub><i>n</i></sub>[<i>i</i>][<i>k</i>]与<mathml id="109"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></msub><mrow><mo> (</mo><mrow><mi>i</mi><mo>, </mo><mn>1</mn><mo>∶</mo><mi>n</mi></mrow><mo>) </mo></mrow></mrow></math></mathml>的对应关系如下:</p>
                </div>
                <div class="p1">
                    <p id="110" class="code-formula">
                        <mathml id="110"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo>[</mo><mi>i</mi><mo>]</mo></mrow><mrow><mo>[</mo><mrow><mi>n</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow><mo>]</mo></mrow><mo>=</mo><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></msub><mrow><mo> (</mo><mrow><mi>i</mi><mo>, </mo><mrow><mo> (</mo><mrow><mi>n</mi><mo>-</mo><mn>3</mn><mn>1</mn></mrow><mo>) </mo></mrow><mo>∶</mo><mi>n</mi></mrow><mo>) </mo></mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>1</mn><mn>2</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="111">其中, 当n取32时, 式 (12) 右边可写为<mathml id="112"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">G</mi><msub><mrow></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></msub><mrow><mo> (</mo><mrow><mi>i</mi><mo>, </mo><mn>1</mn><mo>∶</mo><mn>3</mn><mn>2</mn></mrow><mo>) </mo></mrow></mrow></math></mathml>, 表示矩阵<b><i>G</i></b><sub><i>N</i>/32</sub>第<i>i</i>行、第1列～第32列的数据。编码时, 配置码长<i>N</i>, 选择存储矩阵<b><i>G</i></b><sub><i>N</i>/32</sub>对应的ROM组, 如图4所示。</p>
                </div>
                <div class="area_img" id="113">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_113.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 GN/32编码矩阵索引模块结构" src="Detail/GetImg?filename=images/JSJC201904013_113.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图4 <i>G</i></b><sub><b><i>N</i>/32</b></sub><b>编码矩阵索引模块结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_113.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="114">每个时钟周期输出矩阵<b><i>G</i></b><sub><i>N</i>/32</sub>的一行<mathml id="115"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo> (</mo><mi>i</mi><mo>) </mo></mrow></mrow></math></mathml>, 对应<i>n</i> bit或多个32 bit。所有ROM组中最多只有32×32个数据, 存储量小, 从而大幅节省了寄存器资源。</p>
                </div>
                <h4 class="anchor-tag" id="116" name="116">2.2.3 <b><i>G</i></b><sub><i>N</i>/32</sub>并行克罗内克积编码模块</h4>
                <div class="p1">
                    <p id="117">克罗内克积编码模块计算<mathml id="118"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>i</mi><mo>=</mo><mn>1</mn></mrow><mrow><mi>Ν</mi><mo>/</mo><mn>3</mn><mn>2</mn></mrow></munderover><mi mathvariant="bold-italic">v</mi></mstyle><msub><mrow></mrow><mi>j</mi></msub><mo>⋅</mo><mi mathvariant="bold-italic">g</mi><msub><mrow></mrow><mi>n</mi></msub><mrow><mo> (</mo><mi>i</mi><mo>) </mo></mrow><mo>, </mo><mi>j</mi><mo>=</mo><mn>1</mn><mo>, </mo><mrow><mn>2</mn><mo>, </mo><mo>⋯</mo><mo>, </mo></mrow><mn>3</mn><mn>2</mn></mrow></math></mathml>, 如图5所示。首先对<b><i>v</i></b><sub><i>j</i></sub>和<b><i>g</i></b><sub><i>n</i></sub> (<i>i</i>) 或<b><i>g</i></b><sub><i>n</i></sub>[<i>i</i>][<i>k</i>]进行位宽匹配, 使得位宽一致, 然后将位宽相同的2个向量中的元素分别对应相乘, 即二进制相与, 最后将相乘的结果<i>sum</i>累加, 实现并行卷积编码。该模块对<b><i>G</i></b><sub>32</sub>并行FFT预编码模块的输出结果<b><i>v</i></b><mathml id="119"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><msubsup><mrow></mrow><mn>1</mn><mrow><mn>3</mn><mn>2</mn></mrow></msubsup></mrow></math></mathml>进行并行卷积编码, 每个时钟周期的编码结果sum存放在寄存器组C<sub>128×32</sub>中, 通过N/32个克罗内克积编码模块, 并行计算每个时钟周期32 <i>bit</i>的输入对N <i>bit</i>编码码字的贡献, 再将所有时钟周期的结果累加即可得到编码结果<b><i>x</i></b>。此处, 每个克罗内克积编码模块仅需一个32 bit与及32 bit累加异或, 结构简单, 运算速度快。整个编码过程最多需要128个克罗内克积编码模块并行编码, 整体资源消耗较少, 硬件复杂度较低。</p>
                </div>
                <div class="area_img" id="120">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_120.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 GN/32并行克罗内克积编码模块结构" src="Detail/GetImg?filename=images/JSJC201904013_120.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图5 <i>G</i></b><sub><b><i>N</i>/32</b></sub><b>并行克罗内克积编码模块结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_120.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="121" name="121">2.2.4 并行输出模块</h4>
                <div class="p1">
                    <p id="122">并行输出模块将所有时钟周期累加的编码结果并行输出, 即将寄存器组<i>C</i><sub>128×32</sub>中的数据按每次32 bit并行输出, 如图6所示。寄存器组<i>C</i><sub>128×32</sub>为128个32 bit的寄存器组, 每个克罗内克积编码模块将每个时钟周期的计算结果存储到寄存器组的一行, 所有克罗内克积编码模块的编码结果并行存储到寄存器组中, 如图6中的<i>sum</i>1～<i>sum</i>128, 行与行之间相互独立, 进行累加更新。当所有输入结束时, 经过克罗内克积编码模块的编码, 该寄存器组中的数据即为最终编码结果。并行输出时, 每个时钟周期顺序输出寄存器组中的一行, 无需额外的硬件开销, 从而降低了硬件复杂度。</p>
                </div>
                <div class="area_img" id="123">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_123.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 并行输出模块结构" src="Detail/GetImg?filename=images/JSJC201904013_123.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图6 并行输出模块结构</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_123.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="124" name="124" class="anchor-tag">3 性能分析与比较</h3>
                <div class="p1">
                    <p id="125">本文提出的32 bit并行级联结构的极化码编码器, 首先用Matlab工具进行算法实现, 再分别用modelsim软件和vivado软件进行基于现场可编程门阵列 (Field-Programmable Gate Array, FPGA) 平台的功能验证和性能分析。图7所示为码长为64 bit时本文编码器的modelsim软件功能仿真结果, 该结果与Matlab仿真结果一致, 由此说明本文编码器功能完善。由图7可以看出, 在每个时钟的上升沿, 置位信号rst_n为下降沿或低电平有效;start信号为高电平时, 输入信息比特, 每个时钟周期输入32 bit, 2个时钟周期输入完毕。经过2个时钟周期的编码, 输出编码结果。该编码器采用生成矩阵构造的方法, 当每次输入32 bit编码比特时, 首先进行32 bit并行编码, 待所有输入的编码比特并行编码后, 再进行克罗内克积编码求和, 最后输出编码后的比特。在所有需要编码的比特输入结束后, 仅需要2个时钟周期就可完成编码, 从而实现了快速编码的目的。</p>
                </div>
                <div class="area_img" id="126">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_126.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 编码器modelsim软件功能仿真结果" src="Detail/GetImg?filename=images/JSJC201904013_126.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图7 编码器modelsim软件功能仿真结果</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_126.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="127" name="127">3.1 FPGA综合结果比较</h4>
                <div class="p1">
                    <p id="128">本次实验将编码器在Xilinx XC 6VLX240t的FPGA上进行实现, 结果表明, 该编码器最高运行主频为303.82 MHz, 吞吐率为9.72 Gb/s, 资源消耗较低。表1所示为本文可配置码长编码器结构的FPGA综合结果, 该编码器结构支持64 bit～4 096 bit码长的编码。</p>
                </div>
                <div class="area_img" id="129">
                    <p class="img_tit"><b>表1 本文编码器结构的FPGA综合结果</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="129" border="1"><tr><td>资源</td><td>使用数量</td><td>总数量</td><td>使用率/%</td></tr><tr><td>寄存器</td><td>4 235</td><td>301 440</td><td>1</td></tr><tr><td><br />查找表</td><td>11 062</td><td>150 720</td><td>7</td></tr><tr><td><br />端口</td><td>70</td><td>600</td><td>12</td></tr><tr><td><br />缓存器</td><td>2</td><td>32</td><td>6</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="130">为展示本文32 bit并行高速多模编码器结构的优势, 将其分别与FFT结构和削减比特的编码器结构<citation id="156" type="reference"><link href="19" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>进行资源消耗比较, 其中, 码长固定为256 bit, 比较结果如表2所示, 括号内的百分数为本文编码器结构相对其他编码器结构占用资源的减少比例。由表2可以看出, 相比FFT结构和削减比特的编码器结构, 本文编码器结构占用的寄存器资源和查找表资源大幅降低, 尤其是寄存器资源。造成该结果的原因在于, 本文编码器结构省去了比特反转结构, 可以节省寄存器资源、简化电路, 此外, 该结构为32 bit并行级联流水线结构, 每个模块仅需一个寄存器传递计算结果, 且电路简单, 仅由与门和或非门实现计算。</p>
                </div>
                <div class="area_img" id="131">
                    <p class="img_tit"><b>表2 不同结构的FPGA综合结果比较</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="131" border="1"><tr><td>参数</td><td>FFT结构</td><td>削减比特的<br />编码器结构</td><td>本文编码器<br />结构</td></tr><tr><td>并行度</td><td>1</td><td>1</td><td>32</td></tr><tr><td><br />寄存器</td><td>1 664 (77.6%) </td><td>1 152 (67.7%) </td><td>372</td></tr><tr><td><br />查找表</td><td>1 440 (63.3%) </td><td>1 056 (50.0%) </td><td>528</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h4 class="anchor-tag" id="132" name="132">3.2 ASIC实现</h4>
                <div class="p1">
                    <p id="133">将本文编码器在65 nm CMOS工艺下进行ASIC (Application Specific Integrated Circuit, 一种为专门目的而设计的集成电路) 实现:对该编码器进行dc综合, 并实现layout及后仿真。该编码器结构的layout结果如图8所示。其中, 编码器结构可分成预编码模块、编码矩阵索引模块、并行克罗内克积编码模块以及寄存器组模块4个部分。在modelsim软件中进行sdf反标, 得到后仿真波形如图9所示。仿真最高主频可达0.796 GHz, 吞吐率为24.615 Gb/s。由图9可以看出, 后仿真时序波形与前仿真结果一致, 只是后仿真波形中体现出了中间计算及最后输出结果的延迟。</p>
                </div>
                <div class="area_img" id="134">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_134.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图8 编码器layout示意图" src="Detail/GetImg?filename=images/JSJC201904013_134.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图8 编码器layout示意图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_134.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="135">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JSJC201904013_135.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图9 后仿真时序波形" src="Detail/GetImg?filename=images/JSJC201904013_135.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图9 后仿真时序波形</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JSJC201904013_135.jpg&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="136" name="136" class="anchor-tag">4 结束语</h3>
                <div class="p1">
                    <p id="137">本文提出一种32 bit并行高吞吐率多模极化码编码器结构。利用生成矩阵的递归性质, 每时钟周期更新并存储生成矩阵的32行, 以节约寄存器资源。利用<b><i>G</i></b><sub>32</sub>并行FFT预编码模块与<b><i>G</i></b><sub><i>N</i>/32</sub>并行克罗内克积编码模块的级联, 简化编码器结构, 实现64 bit～4 096 bit码长的高速编码。实验结果表明, 该编码器结构具有较高的吞吐率与较低的资源消耗。一个完整的编译码系统不仅需要高性能的编码器, 还需要与之匹配的极化码译码器, 下一步将对高性能极化码译码器结构进行研究。</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=The mathematical theory of communication">

                                <b>[1]</b> SHANNON C E.A mathematical theory of commu-nication[J].Bell Labs Technical Journal, 1948, 27 (4) :379-423.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels">

                                <b>[2]</b> ARIKAN E.Channel polarization:a method for constructing capacity achieving codes for symmetric binary-input memoryless channels[J].IEEE Transactions on Information Theory, 2009, 55 (7) :3051-3073.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJC201712016&amp;v=Mjk2NTVFWW9RS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVJvRnkva1ZMM0lMejdCYmJHNEg5Yk5yWTk=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[3]</b> 赵玮, 郑博, 张衡阳, 等.基于RS-Polar编码的机载战术网络MAC协议[J].计算机工程, 2017, 43 (12) :83-87.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Performance of polar codes with the construction using density evolution">

                                <b>[4]</b> MORI R, TANAKA T.Performance of polar codes with the construction using density evolution[J].IEEE Communications Letters, 2009, 13 (7) :514-521.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Construction and block error rate analysis of polar codes over AWGN channel based on gaussian approximation">

                                <b>[5]</b> WU D, LI Y, SUN Y.Construction and block error rate analysis of polar codes over AWGN channel based on Gaussian approximation[J].IEEE Communications Letters, 2014, 18 (7) :1099-1102.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DSSS201413017&amp;v=MTg0Mjc0SDlYTnJJOUVZNFFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplUm9GeS9rVkwzSUlUN1lmYkc=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[6]</b> 舒长青, 沙金.极化码编码器的硬件实现[J].电视技术, 2014, 38 (13) :59-61.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Hardware architectures for successive cancellation decoding of polar codes">

                                <b>[7]</b> LEROUX C, TAL I, VARDY A, et al.Hardware architectures for successive cancellation decoding of polar codes[C]//Proceedings of 2011 IEEE International Conference on Acoustics, Speech and Signal Processing.Washington D.C., USA:IEEE Press, 2011:1665-1668.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=&amp;quot;Partial sums generation architecture forsuccessive cancellation decoding of polar codes &amp;quot;">

                                <b>[8]</b> BERHAULT G, LEROUX C, JEGO C, et al.Partial sums generation architecture for successive cancellation decoding of polar codes[C]//Proceedings of 2013 IEEE Workshop on Signal Processing Systems.Washington D.C., USA:IEEE Press, 2013:407-412.
                            </a>
                        </p>
                        <p id="19">
                            <a id="bibliography_9" target="_blank" href="http://scholar.cnki.net/result.aspx?q=FPGA implementation of an advanced encoding and decoding architecture of polar codes">

                                <b>[9]</b> OOMMEN M S, RAVISHANKAR S.FPGA implementation of an advanced encoding and decoding architecture of polar codes[C]//Proceedings of International Conference on Vlsi Systems.Washington D.C., USA:IEEE Press, 2015:56-60.
                            </a>
                        </p>
                        <p id="21">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Partially parallel encoder architecture for long polar codes">

                                <b>[10]</b> YOO H, PARK I C.Partially parallel encoder architecture for long polar codes[J].IEEE Transactions on Circuits and Systems II:Express Briefs, 2015, 62 (3) :306-310.
                            </a>
                        </p>
                        <p id="23">
                            <a id="bibliography_11" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An advanced architecture with low complexity of partially parallel polar encoder">

                                <b>[11]</b> RAJ U M N, NARAYANA E V.An advanced architecture with low complexity of partially parallel polar encoder[C]//Proceedings of International Conference on Communication and Electronics Systems.Washington D.C., USA:IEEE Press, 2016:1-5.
                            </a>
                        </p>
                        <p id="25">
                            <a id="bibliography_12" target="_blank" href="http://scholar.cnki.net/result.aspx?q=FPGA implementation of polar code based encoder architecture">

                                <b>[12]</b> ARPURE A, GUGULOTHU S.FPGA implementation of polar code based encoder architecture[C]//Proceedings of 2016 International Conference on Communication and Signal Processing.Washington D.C., USA:IEEE Press, 2016:691-695.
                            </a>
                        </p>
                        <p id="27">
                            <a id="bibliography_13" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Pipelined Implementations of Polar Encoder and Feed-Back Part for SC Polar Decoder">

                                <b>[13]</b> ZHANG C, YANG J, YOU X, et al.Pipelined implementations of polar encoder and feed-back part for SC polar decoder[C]//Proceedings of 2015 IEEE International Symposium on Circuits and Systems.Washington D.C., USA:IEEE Press, 2015:3032-3035.
                            </a>
                        </p>
                        <p id="29">
                            <a id="bibliography_14" target="_blank" href="http://scholar.cnki.net/result.aspx?q=High-speed lowarea-cost VLSI design of polar codes encoder architecture using radix-k processing engines">

                                <b>[14]</b> SHIH X Y, HUANG P C, CHEN Y C.High-speed low-area-cost VLSI design of polar codes encoder architecture using radix-k processing engines[C]//Proceedings of 2016 IEEE Global Conference on Consumer Electronics.Washington D.C., USA:IEEE Press, 2016:1-2.
                            </a>
                        </p>
                        <p id="31">
                            <a id="bibliography_15" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJC201712008&amp;v=MDYyMjllUm9GeS9rVkwzSUx6N0JiYkc0SDliTnJZOUZiSVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVo=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[15]</b> 张青, 王珂, 张春艳, 等.基于高性能并行计算的旋转网球空气动力学模拟[J].计算机工程, 2017, 43 (12) :45-50.
                            </a>
                        </p>
                        <p id="33">
                            <a id="bibliography_16" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Matrix Computations">

                                <b>[16]</b> GOLUB G H, VANLOAN C F.Matrix computations[M].Baltimore, USA:Johns Hopkins University Press, 1983.
                            </a>
                        </p>
                        <p id="35">
                            <a id="bibliography_17" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A brief introduction to polar codes">

                                <b>[17]</b> PFISTER H D.A brief introduction to polar codes[EB/OL].[2017-12-10].http://pfister.ee.duke.edu/courses/ecen655/polar.pdf.
                            </a>
                        </p>
                        <p id="37">
                            <a id="bibliography_18" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Systematic Polar Coding">

                                <b>[18]</b> ARIKAN E.Systematic polar coding[J].IEEE Commu-nications Letters, 2011, 15 (8) :860-862.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="JSJC201904013" />
        <input id="dpi" type="hidden" value="600" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJC201904013&amp;v=MjYxMzZxQnRHRnJDVVJMT2VaZVJvRnkva1ZMM0lMejdCYmJHNEg5ak1xNDlFWjRRS0RIODR2UjRUNmo1NE8zenE=&amp;uid=WEEvREcwSlJHSldRa1FhcTdWa2FjcW9vRlJTQ2JLUmN2amRwVFpsWThsTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
