Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 14 11:06:33 2022
| Host         : 507-43 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_Control/alu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_Control/alu_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_Control/alu_op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_Control/alu_op_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_10/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_11/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_12/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_13/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_14/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_15/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_2/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_3/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_4/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_5/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_6/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_7/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_8/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[6]_replica_9/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u_cpu_top/u_PC/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.276        0.000                      0                82853        0.243        0.000                      0                82853        2.633        0.000                       0                  8461  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 14.286}     28.571          35.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk        2.276        0.000                      0                82852        0.243        0.000                      0                82852       13.036        0.000                       0                  8457  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         26.018        0.000                      0                    1        0.797        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.543ns  (logic 4.178ns (16.356%)  route 21.365ns (83.644%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 26.684 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.865    23.190    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WE
    SLICE_X84Y146        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.597    26.684    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WCLK
    SLICE_X84Y146        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.508    26.177    
                         clock uncertainty           -0.178    25.999    
    SLICE_X84Y146        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.466    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                         -23.190    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.543ns  (logic 4.178ns (16.356%)  route 21.365ns (83.644%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 26.684 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.865    23.190    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WE
    SLICE_X84Y146        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.597    26.684    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WCLK
    SLICE_X84Y146        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.508    26.177    
                         clock uncertainty           -0.178    25.999    
    SLICE_X84Y146        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.466    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                         -23.190    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.543ns  (logic 4.178ns (16.356%)  route 21.365ns (83.644%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 26.684 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.865    23.190    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WE
    SLICE_X84Y146        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.597    26.684    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WCLK
    SLICE_X84Y146        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.508    26.177    
                         clock uncertainty           -0.178    25.999    
    SLICE_X84Y146        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.466    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                         -23.190    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.543ns  (logic 4.178ns (16.356%)  route 21.365ns (83.644%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 26.684 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.865    23.190    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WE
    SLICE_X84Y146        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.597    26.684    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/WCLK
    SLICE_X84Y146        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.508    26.177    
                         clock uncertainty           -0.178    25.999    
    SLICE_X84Y146        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.466    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                         -23.190    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.397ns  (logic 4.178ns (16.451%)  route 21.219ns (83.549%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 26.587 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.718    23.044    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/WE
    SLICE_X38Y135        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.500    26.587    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/WCLK
    SLICE_X38Y135        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_A/CLK
                         clock pessimism             -0.508    26.080    
                         clock uncertainty           -0.178    25.902    
    SLICE_X38Y135        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.369    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         25.369    
                         arrival time                         -23.044    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.397ns  (logic 4.178ns (16.451%)  route 21.219ns (83.549%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 26.587 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.718    23.044    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/WE
    SLICE_X38Y135        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.500    26.587    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/WCLK
    SLICE_X38Y135        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_B/CLK
                         clock pessimism             -0.508    26.080    
                         clock uncertainty           -0.178    25.902    
    SLICE_X38Y135        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.369    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         25.369    
                         arrival time                         -23.044    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.397ns  (logic 4.178ns (16.451%)  route 21.219ns (83.549%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 26.587 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.718    23.044    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/WE
    SLICE_X38Y135        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.500    26.587    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/WCLK
    SLICE_X38Y135        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_C/CLK
                         clock pessimism             -0.508    26.080    
                         clock uncertainty           -0.178    25.902    
    SLICE_X38Y135        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.369    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         25.369    
                         arrival time                         -23.044    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.397ns  (logic 4.178ns (16.451%)  route 21.219ns (83.549%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.984ns = ( 26.587 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.718    23.044    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/WE
    SLICE_X38Y135        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.500    26.587    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/WCLK
    SLICE_X38Y135        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_D/CLK
                         clock pessimism             -0.508    26.080    
                         clock uncertainty           -0.178    25.902    
    SLICE_X38Y135        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.369    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         25.369    
                         arrival time                         -23.044    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.374ns  (logic 4.178ns (16.466%)  route 21.196ns (83.534%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 26.575 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.696    23.021    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/WE
    SLICE_X54Y138        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.488    26.575    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/WCLK
    SLICE_X54Y138        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/RAMS64E_A/CLK
                         clock pessimism             -0.508    26.068    
                         clock uncertainty           -0.178    25.890    
    SLICE_X54Y138        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.357    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                         -23.021    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        25.374ns  (logic 4.178ns (16.466%)  route 21.196ns (83.534%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 26.575 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.638    -2.353    u_cpu_top/u_PC/clk
    SLICE_X30Y57         FDRE                                         r  u_cpu_top/u_PC/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.835 r  u_cpu_top/u_PC/pc_reg[3]/Q
                         net (fo=2837, routed)        2.767     0.932    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X58Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.056 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98/O
                         net (fo=1, routed)           0.606     1.663    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_98_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     1.787 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33/O
                         net (fo=1, routed)           0.735     2.521    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_33_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.645 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.645    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_14_n_0
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.247     2.892 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.892    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_5_n_0
    SLICE_X56Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.990 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.452     4.442    u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.319     4.761 r  u_cpu_top/U0_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=71, routed)          2.021     6.783    u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/ADDRB0
    SLICE_X38Y63         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     6.935 f  u_cpu_top/u_RF/regts_reg_r2_0_31_0_5/RAMB/O
                         net (fo=1, routed)           0.990     7.925    u_cpu_top/u_RF/RD20[2]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.348     8.273 f  u_cpu_top/u_RF/RD2[2]_INST_0/O
                         net (fo=309, routed)         1.074     9.347    u_cpu_top/u_ALU/RD2[2]
    SLICE_X35Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.499 f  u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16/O
                         net (fo=15, routed)          1.389    10.889    u_cpu_top/u_ALU/alu_c[31]_INST_0_i_16_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I3_O)        0.354    11.243 f  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9/O
                         net (fo=1, routed)           0.825    12.067    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_9_n_1
    SLICE_X44Y71         LUT5 (Prop_lut5_I2_O)        0.326    12.393 r  u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4/O
                         net (fo=2, routed)           1.213    13.607    u_cpu_top/u_ALU/alu_c[20]_INST_0_i_4_n_1
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.150    13.757 f  u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.694    14.451    u_cpu_top/u_ALU/alu_c[19]_INST_0_i_2_n_1
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.326    14.777 f  u_cpu_top/u_ALU/alu_c[19]_INST_0/O
                         net (fo=6, routed)           0.682    15.459    u_Bus/addr[19]
    SLICE_X32Y70         LUT4 (Prop_lut4_I2_O)        0.124    15.583 r  u_Bus/rdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.839    16.422    u_Bus/rdata[31]_INST_0_i_6_n_1
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.546 r  u_Bus/rdata[31]_INST_0_i_2/O
                         net (fo=39, routed)          1.025    17.571    u_Bus/rdata1
    SLICE_X49Y79         LUT2 (Prop_lut2_I0_O)        0.124    17.695 r  u_Bus/dram_en_INST_0/O
                         net (fo=55, routed)          1.525    19.220    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.118    19.338 f  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2/O
                         net (fo=1, routed)           0.661    19.999    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_2_n_0
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.326    20.325 r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1/O
                         net (fo=128, routed)         2.696    23.021    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/WE
    SLICE_X54Y138        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.488    26.575    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/WCLK
    SLICE_X54Y138        RAMS64E                                      r  u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.508    26.068    
                         clock uncertainty           -0.178    25.890    
    SLICE_X54Y138        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    25.357    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                         -23.021    
  -------------------------------------------------------------------
                         slack                                  2.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_en_o_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.190ns (48.942%)  route 0.198ns (51.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  u_led_digit/led_cnt_reg[1]/Q
                         net (fo=18, routed)          0.198    -0.147    u_led_digit/led_cnt[1]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.049    -0.098 r  u_led_digit/led_en_o[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    u_led_digit/led_en_o[6]_i_1_n_1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.836    -0.255    u_led_digit/clk_out1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[6]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X45Y95         FDPE (Hold_fdpe_C_D)         0.107    -0.342    u_led_digit/led_en_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_en_o_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.192ns (49.204%)  route 0.198ns (50.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  u_led_digit/led_cnt_reg[1]/Q
                         net (fo=18, routed)          0.198    -0.147    u_led_digit/led_cnt[1]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.051    -0.096 r  u_led_digit/led_en_o[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    u_led_digit/led_en_o[7]_i_1_n_1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.836    -0.255    u_led_digit/clk_out1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[7]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X45Y95         FDPE (Hold_fdpe_C_D)         0.107    -0.342    u_led_digit/led_en_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_en_o_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.411%)  route 0.198ns (51.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  u_led_digit/led_cnt_reg[1]/Q
                         net (fo=18, routed)          0.198    -0.147    u_led_digit/led_cnt[1]
    SLICE_X45Y95         LUT3 (Prop_lut3_I1_O)        0.045    -0.102 r  u_led_digit/led_en_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    u_led_digit/led_en_o[2]_i_1_n_1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.836    -0.255    u_led_digit/clk_out1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[2]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X45Y95         FDPE (Hold_fdpe_C_D)         0.092    -0.357    u_led_digit/led_en_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_en_o_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.411%)  route 0.198ns (51.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  u_led_digit/led_cnt_reg[1]/Q
                         net (fo=18, routed)          0.198    -0.147    u_led_digit/led_cnt[1]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.045    -0.102 r  u_led_digit/led_en_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    u_led_digit/led_en_o[4]_i_1_n_1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.836    -0.255    u_led_digit/clk_out1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[4]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X45Y95         FDPE (Hold_fdpe_C_D)         0.092    -0.357    u_led_digit/led_en_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_led_digit/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X47Y96         FDCE                                         r  u_led_digit/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.346 f  u_led_digit/cnt_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.165    u_led_digit/cnt[0]
    SLICE_X47Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.120 r  u_led_digit/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    u_led_digit/cnt_0[0]
    SLICE_X47Y96         FDCE                                         r  u_led_digit/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.835    -0.256    u_led_digit/clk_out1
    SLICE_X47Y96         FDCE                                         r  u_led_digit/cnt_reg[0]/C
                         clock pessimism             -0.230    -0.487    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.091    -0.396    u_led_digit/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.232ns (60.275%)  route 0.153ns (39.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  u_led_digit/led_cnt_reg[0]/Q
                         net (fo=19, routed)          0.153    -0.206    u_led_digit/led_cnt[0]
    SLICE_X48Y95         LUT4 (Prop_lut4_I0_O)        0.104    -0.102 r  u_led_digit/led_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    u_led_digit/led_cnt[2]_i_1_n_1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.835    -0.256    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[2]/C
                         clock pessimism             -0.230    -0.487    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.107    -0.380    u_led_digit/led_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.646%)  route 0.153ns (40.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  u_led_digit/led_cnt_reg[0]/Q
                         net (fo=19, routed)          0.153    -0.206    u_led_digit/led_cnt[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I0_O)        0.098    -0.108 r  u_led_digit/led_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    u_led_digit/led_cnt[1]_i_1_n_1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.835    -0.256    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[1]/C
                         clock pessimism             -0.230    -0.487    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.092    -0.395    u_led_digit/led_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_en_o_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.229ns (52.731%)  route 0.205ns (47.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  u_led_digit/led_cnt_reg[2]/Q
                         net (fo=13, routed)          0.205    -0.153    u_led_digit/led_cnt[2]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.101    -0.052 r  u_led_digit/led_en_o[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    u_led_digit/led_en_o[3]_i_1_n_1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.836    -0.255    u_led_digit/clk_out1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[3]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X45Y95         FDPE (Hold_fdpe_C_D)         0.107    -0.342    u_led_digit/led_en_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_en_o_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.230ns (52.719%)  route 0.206ns (47.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.359 r  u_led_digit/led_cnt_reg[2]/Q
                         net (fo=13, routed)          0.206    -0.152    u_led_digit/led_cnt[2]
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.102    -0.050 r  u_led_digit/led_en_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    u_led_digit/led_en_o[5]_i_1_n_1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.836    -0.255    u_led_digit/clk_out1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[5]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X45Y95         FDPE (Hold_fdpe_C_D)         0.107    -0.342    u_led_digit/led_en_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_led_digit/led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_led_digit/led_en_o_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.402%)  route 0.205ns (47.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.564    -0.487    u_led_digit/clk_out1
    SLICE_X48Y95         FDCE                                         r  u_led_digit/led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.128    -0.359 f  u_led_digit/led_cnt_reg[2]/Q
                         net (fo=13, routed)          0.205    -0.153    u_led_digit/led_cnt[2]
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.098    -0.055 r  u_led_digit/led_en_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    u_led_digit/led_en_o[0]_i_1_n_1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.836    -0.255    u_led_digit/clk_out1
    SLICE_X45Y95         FDPE                                         r  u_led_digit/led_en_o_reg[0]/C
                         clock pessimism             -0.193    -0.449    
    SLICE_X45Y95         FDPE (Hold_fdpe_C_D)         0.091    -0.358    u_led_digit/led_en_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 14.286 }
Period(ns):         28.571
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         28.571      26.416     BUFGCTRL_X0Y0   u_cpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         28.571      27.322     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         28.571      27.571     SLICE_X36Y124   u_Led/led_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         28.571      27.571     SLICE_X32Y105   u_Led/led_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         28.571      27.571     SLICE_X35Y103   u_Led/led_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         28.571      27.571     SLICE_X32Y102   u_Led/led_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         28.571      27.571     SLICE_X32Y101   u_Led/led_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         28.571      27.571     SLICE_X32Y101   u_Led/led_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         28.571      27.571     SLICE_X32Y100   u_Led/led_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         28.571      27.571     SLICE_X37Y115   u_Led/led_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       28.571      131.429    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X76Y66    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X76Y66    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X76Y66    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X60Y74    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X60Y74    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X60Y74    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X60Y74    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X76Y66    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X56Y77    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X56Y77    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X30Y76    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X30Y76    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X56Y117   u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_29_29/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X56Y117   u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_29_29/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X56Y117   u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_29_29/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X56Y117   u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X88Y74    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X88Y74    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X88Y74    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_20_20/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         14.286      13.036     SLICE_X34Y91    u_DRAM/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_21_21/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   u_cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       26.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.018ns  (required time - arrival time)
  Source:                 u_cpu_top/u_PC/rst_n_bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_cpu_top/u_PC/flag_reg/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            28.571ns  (clk_out1_cpuclk rise@28.571ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.580ns (29.815%)  route 1.365ns (70.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.970ns = ( 26.601 - 28.571 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.348ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.636    -2.355    u_cpu_top/u_PC/clk
    SLICE_X28Y62         FDRE                                         r  u_cpu_top/u_PC/rst_n_bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.899 r  u_cpu_top/u_PC/rst_n_bf_reg/Q
                         net (fo=1, routed)           0.808    -1.091    u_cpu_top/u_PC/rst_n_bf
    SLICE_X28Y62         LUT2 (Prop_lut2_I0_O)        0.124    -0.967 f  u_cpu_top/u_PC/pc[31]_i_1/O
                         net (fo=49, routed)          0.557    -0.410    u_cpu_top/u_PC/pc[31]_i_1_n_1
    SLICE_X29Y64         FDCE                                         f  u_cpu_top/u_PC/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     28.571    28.571 r  
    Y18                                               0.000    28.571 r  clk (IN)
                         net (fo=0)                   0.000    28.571    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    30.045 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    31.226    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    23.372 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    24.997    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.088 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        1.513    26.601    u_cpu_top/u_PC/clk
    SLICE_X29Y64         FDCE                                         r  u_cpu_top/u_PC/flag_reg/C
                         clock pessimism             -0.411    26.190    
                         clock uncertainty           -0.178    26.013    
    SLICE_X29Y64         FDCE (Recov_fdce_C_CLR)     -0.405    25.608    u_cpu_top/u_PC/flag_reg
  -------------------------------------------------------------------
                         required time                         25.608    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                 26.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 u_cpu_top/u_PC/rst_n_bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Destination:            u_cpu_top/u_PC/flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@14.286ns period=28.571ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.858%)  route 0.533ns (74.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.567    -0.484    u_cpu_top/u_PC/clk
    SLICE_X28Y62         FDRE                                         r  u_cpu_top/u_PC/rst_n_bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  u_cpu_top/u_PC/rst_n_bf_reg/Q
                         net (fo=1, routed)           0.285    -0.058    u_cpu_top/u_PC/rst_n_bf
    SLICE_X28Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.013 f  u_cpu_top/u_PC/pc[31]_i_1/O
                         net (fo=49, routed)          0.248     0.236    u_cpu_top/u_PC/pc[31]_i_1_n_1
    SLICE_X29Y64         FDCE                                         f  u_cpu_top/u_PC/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=8455, routed)        0.835    -0.256    u_cpu_top/u_PC/clk
    SLICE_X29Y64         FDCE                                         r  u_cpu_top/u_PC/flag_reg/C
                         clock pessimism             -0.213    -0.470    
    SLICE_X29Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.562    u_cpu_top/u_PC/flag_reg
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.797    





