Protel Design System Design Rule Check
PCB File : E:\Personal\Spring嵌入式工作室\AAA接单了\谭小威-毕设\硬件部分\PCB_51_V01\PCB_V01.PcbDoc
Date     : 2020/3/11
Time     : 17:03:33

WARNING: Unplated multi-layer pad(s) detected
   Pad USB1-6(-1770.354mil,46.929mil) on Multi-Layer on Net GND
   Pad USB1-9(-1770.354mil,196.535mil) on Multi-Layer on Net GND

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Unplated Pad USB1-9(-1770.354mil,196.535mil) on Multi-Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad USB1-4(-1723.602mil,96.142mil) on Top Layer And Pad USB1-3(-1723.602mil,121.732mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad USB1-2(-1723.602mil,147.323mil) on Top Layer And Pad USB1-3(-1723.602mil,121.732mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad USB1-2(-1723.602mil,147.323mil) on Top Layer And Pad USB1-1(-1723.602mil,172.913mil) on Top Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad USB1-4(-1723.602mil,96.142mil) on Top Layer And Pad USB1-5(-1723.602mil,70.551mil) on Top Layer 
   Violation between Clearance Constraint: (7.716mil < 10mil) Between Track (-1797.913mil,70.551mil)(-1723.602mil,70.551mil) on Top Layer And Pad USB1-4(-1723.602mil,96.142mil) on Top Layer 
Rule Violations :5

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=500mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-43(53.7mil,985.826mil) on Top Layer And Pad U3-44(22.204mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-42(85.196mil,985.826mil) on Top Layer And Pad U3-43(53.7mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-41(116.692mil,985.826mil) on Top Layer And Pad U3-42(85.196mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-40(148.188mil,985.826mil) on Top Layer And Pad U3-41(116.692mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-39(179.684mil,985.826mil) on Top Layer And Pad U3-40(148.188mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-38(211.18mil,985.826mil) on Top Layer And Pad U3-39(179.684mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-37(242.676mil,985.826mil) on Top Layer And Pad U3-38(211.18mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-36(274.172mil,985.826mil) on Top Layer And Pad U3-37(242.676mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-35(305.668mil,985.826mil) on Top Layer And Pad U3-36(274.172mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-34(337.164mil,985.826mil) on Top Layer And Pad U3-35(305.668mil,985.826mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-32(410mil,881.496mil) on Top Layer And Pad U3-33(410mil,912.992mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-31(410mil,850mil) on Top Layer And Pad U3-32(410mil,881.496mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-30(410mil,818.504mil) on Top Layer And Pad U3-31(410mil,850mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-29(410mil,787.008mil) on Top Layer And Pad U3-30(410mil,818.504mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-28(410mil,755.512mil) on Top Layer And Pad U3-29(410mil,787.008mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-27(410mil,724.016mil) on Top Layer And Pad U3-28(410mil,755.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-26(410mil,692.52mil) on Top Layer And Pad U3-27(410mil,724.016mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-25(410mil,661.024mil) on Top Layer And Pad U3-26(410mil,692.52mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-24(410mil,629.528mil) on Top Layer And Pad U3-25(410mil,661.024mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-23(410mil,598.032mil) on Top Layer And Pad U3-24(410mil,629.528mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-21(305.668mil,525.196mil) on Top Layer And Pad U3-22(337.164mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-20(274.172mil,525.196mil) on Top Layer And Pad U3-21(305.668mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-19(242.676mil,525.196mil) on Top Layer And Pad U3-20(274.172mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-18(211.18mil,525.196mil) on Top Layer And Pad U3-19(242.676mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-17(179.684mil,525.196mil) on Top Layer And Pad U3-18(211.18mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-16(148.188mil,525.196mil) on Top Layer And Pad U3-17(179.684mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-15(116.692mil,525.196mil) on Top Layer And Pad U3-16(148.188mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-14(85.196mil,525.196mil) on Top Layer And Pad U3-15(116.692mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-13(53.7mil,525.196mil) on Top Layer And Pad U3-14(85.196mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-12(22.204mil,525.196mil) on Top Layer And Pad U3-13(53.7mil,525.196mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-10(-50.63mil,629.528mil) on Top Layer And Pad U3-11(-50.63mil,598.032mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-9(-50.63mil,661.024mil) on Top Layer And Pad U3-10(-50.63mil,629.528mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-8(-50.63mil,692.52mil) on Top Layer And Pad U3-9(-50.63mil,661.024mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-7(-50.63mil,724.016mil) on Top Layer And Pad U3-8(-50.63mil,692.52mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-6(-50.63mil,755.512mil) on Top Layer And Pad U3-7(-50.63mil,724.016mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-5(-50.63mil,787.008mil) on Top Layer And Pad U3-6(-50.63mil,755.512mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-4(-50.63mil,818.504mil) on Top Layer And Pad U3-5(-50.63mil,787.008mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-3(-50.63mil,850mil) on Top Layer And Pad U3-4(-50.63mil,818.504mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-2(-50.63mil,881.496mil) on Top Layer And Pad U3-3(-50.63mil,850mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-1(-50.63mil,912.992mil) on Top Layer And Pad U3-2(-50.63mil,881.496mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad USB1-4(-1723.602mil,96.142mil) on Top Layer And Pad USB1-3(-1723.602mil,121.732mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad USB1-2(-1723.602mil,147.323mil) on Top Layer And Pad USB1-3(-1723.602mil,121.732mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad USB1-2(-1723.602mil,147.323mil) on Top Layer And Pad USB1-1(-1723.602mil,172.913mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.213mil < 10mil) Between Pad USB1-9(-1770.354mil,196.535mil) on Multi-Layer And Pad USB1-1(-1723.602mil,172.913mil) on Top Layer [Top Solder] Mask Sliver [2.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad USB1-4(-1723.602mil,96.142mil) on Top Layer And Pad USB1-5(-1723.602mil,70.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.213mil < 10mil) Between Pad USB1-6(-1770.354mil,46.929mil) on Multi-Layer And Pad USB1-5(-1723.602mil,70.551mil) on Top Layer [Top Solder] Mask Sliver [2.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.808mil < 10mil) Between Pad USB2-2(-1440.85mil,1144.4mil) on Multi-Layer And Pad USB2-3(-1440.85mil,1065.6mil) on Multi-Layer [Top Solder] Mask Sliver [7.808mil] / [Bottom Solder] Mask Sliver [7.808mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad Q1-2(1000mil,-1320mil) on Multi-Layer And Pad Q1-3(1000mil,-1370mil) on Multi-Layer [Top Solder] Mask Sliver [6.567mil] / [Bottom Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad Q1-1(1000mil,-1270mil) on Multi-Layer And Pad Q1-2(1000mil,-1320mil) on Multi-Layer [Top Solder] Mask Sliver [6.567mil] / [Bottom Solder] Mask Sliver [6.567mil]
Rule Violations :49

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.994mil < 10mil) Between Arc (-795.2mil,-559.988mil) on Top Overlay And Pad R7-1(-805mil,-495mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (53.594mil,175.406mil) on Top Overlay And Pad C9-2(40mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (53.594mil,214.5mil) on Top Overlay And Pad C9-2(40mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-58.594mil,214.5mil) on Top Overlay And Pad C9-1(-45mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (-58.699mil,175.406mil) on Top Overlay And Pad C9-1(-45mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (156.406mil,214.594mil) on Top Overlay And Pad C10-2(170mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (156.406mil,175.5mil) on Top Overlay And Pad C10-2(170mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (268.594mil,175.5mil) on Top Overlay And Pad C10-1(255mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (268.699mil,214.594mil) on Top Overlay And Pad C10-1(255mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (-1544.594mil,-428.594mil) on Top Overlay And Pad C11-2(-1525mil,-415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-1505.5mil,-428.594mil) on Top Overlay And Pad C11-2(-1525mil,-415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-1505.5mil,-316.406mil) on Top Overlay And Pad C11-1(-1525mil,-330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (-1544.594mil,-316.301mil) on Top Overlay And Pad C11-1(-1525mil,-330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (-779.594mil,363.699mil) on Top Overlay And Pad C5-1(-760mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-740.5mil,363.594mil) on Top Overlay And Pad C5-1(-760mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-740.5mil,251.406mil) on Top Overlay And Pad C5-2(-760mil,265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (-779.594mil,251.406mil) on Top Overlay And Pad C5-2(-760mil,265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (-740.406mil,486.301mil) on Top Overlay And Pad C6-1(-760mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-779.5mil,486.406mil) on Top Overlay And Pad C6-1(-760mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-779.5mil,598.594mil) on Top Overlay And Pad C6-2(-760mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (-740.406mil,598.594mil) on Top Overlay And Pad C6-2(-760mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (-866.301mil,189.594mil) on Top Overlay And Pad C4-1(-880mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-866.406mil,150.5mil) on Top Overlay And Pad C4-1(-880mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-978.594mil,150.5mil) on Top Overlay And Pad C4-2(-965mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (-978.594mil,189.594mil) on Top Overlay And Pad C4-2(-965mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (-1353.594mil,-35.406mil) on Top Overlay And Pad C1-2(-1340mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-1353.594mil,-74.5mil) on Top Overlay And Pad C1-2(-1340mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-1241.406mil,-74.5mil) on Top Overlay And Pad C1-1(-1255mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (-1241.301mil,-35.406mil) on Top Overlay And Pad C1-1(-1255mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (1133.594mil,310.406mil) on Top Overlay And Pad C3-2(1120mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1133.594mil,349.5mil) on Top Overlay And Pad C3-2(1120mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (1021.406mil,349.5mil) on Top Overlay And Pad C3-1(1035mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (1021.301mil,310.406mil) on Top Overlay And Pad C3-1(1035mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (209.594mil,1243.594mil) on Top Overlay And Pad C8-2(190mil,1230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (170.5mil,1243.594mil) on Top Overlay And Pad C8-2(190mil,1230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (170.5mil,1131.406mil) on Top Overlay And Pad C8-1(190mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (209.594mil,1131.301mil) on Top Overlay And Pad C8-1(190mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (-115.406mil,1723.594mil) on Top Overlay And Pad C7-2(-135mil,1710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-154.5mil,1723.594mil) on Top Overlay And Pad C7-2(-135mil,1710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-154.5mil,1611.406mil) on Top Overlay And Pad C7-1(-135mil,1625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (-115.406mil,1611.301mil) on Top Overlay And Pad C7-1(-135mil,1625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.024mil < 10mil) Between Arc (-154.594mil,1781.406mil) on Top Overlay And Pad C2-2(-135mil,1795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-115.5mil,1781.406mil) on Top Overlay And Pad C2-2(-135mil,1795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.963mil < 10mil) Between Arc (-115.5mil,1893.594mil) on Top Overlay And Pad C2-1(-135mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.104mil < 10mil) Between Arc (-154.594mil,1893.699mil) on Top Overlay And Pad C2-1(-135mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.104mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-77mil,176.5mil)(-77mil,213.5mil) on Top Overlay And Pad C9-1(-45mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-59.116mil,233mil)(53.088mil,233mil) on Top Overlay And Pad C9-1(-45mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-57.7mil,157mil)(53.114mil,157mil) on Top Overlay And Pad C9-1(-45mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (72mil,176.406mil)(72mil,213.5mil) on Top Overlay And Pad C9-2(40mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-59.116mil,233mil)(53.088mil,233mil) on Top Overlay And Pad C9-2(40mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-57.7mil,157mil)(53.114mil,157mil) on Top Overlay And Pad C9-2(40mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (287mil,176.5mil)(287mil,213.5mil) on Top Overlay And Pad C10-1(255mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (156.886mil,233mil)(267.7mil,233mil) on Top Overlay And Pad C10-1(255mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (156.912mil,157mil)(269.116mil,157mil) on Top Overlay And Pad C10-1(255mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (138mil,176.5mil)(138mil,213.594mil) on Top Overlay And Pad C10-2(170mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (156.886mil,233mil)(267.7mil,233mil) on Top Overlay And Pad C10-2(170mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (156.912mil,157mil)(269.116mil,157mil) on Top Overlay And Pad C10-2(170mil,195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1677.52mil,437.165mil)(-1677.52mil,582.835mil) on Top Overlay And Pad R10-1(-1635mil,470.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1592.48mil,437.165mil)(-1592.48mil,582.835mil) on Top Overlay And Pad R10-1(-1635mil,470.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (-1677.52mil,437.165mil)(-1592.48mil,437.165mil) on Top Overlay And Pad R10-1(-1635mil,470.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1677.52mil,437.165mil)(-1677.52mil,582.835mil) on Top Overlay And Pad R10-2(-1635mil,549.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1592.48mil,437.165mil)(-1592.48mil,582.835mil) on Top Overlay And Pad R10-2(-1635mil,549.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (-1677.52mil,582.835mil)(-1592.48mil,582.835mil) on Top Overlay And Pad R10-2(-1635mil,549.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1582.48mil,-1712.835mil)(1582.48mil,-1567.165mil) on Top Overlay And Pad R3-1(1625mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1667.52mil,-1712.835mil)(1667.52mil,-1567.165mil) on Top Overlay And Pad R3-1(1625mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (1582.48mil,-1712.835mil)(1667.52mil,-1712.835mil) on Top Overlay And Pad R3-1(1625mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1582.48mil,-1712.835mil)(1582.48mil,-1567.165mil) on Top Overlay And Pad R3-2(1625mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1667.52mil,-1712.835mil)(1667.52mil,-1567.165mil) on Top Overlay And Pad R3-2(1625mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (1582.48mil,-1567.165mil)(1667.52mil,-1567.165mil) on Top Overlay And Pad R3-2(1625mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1797.52mil,-1712.835mil)(1797.52mil,-1567.165mil) on Top Overlay And Pad R2-1(1755mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (1712.48mil,-1712.835mil)(1797.52mil,-1712.835mil) on Top Overlay And Pad R2-1(1755mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1712.48mil,-1712.835mil)(1712.48mil,-1567.165mil) on Top Overlay And Pad R2-1(1755mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1797.52mil,-1712.835mil)(1797.52mil,-1567.165mil) on Top Overlay And Pad R2-2(1755mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (1712.48mil,-1567.165mil)(1797.52mil,-1567.165mil) on Top Overlay And Pad R2-2(1755mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1712.48mil,-1712.835mil)(1712.48mil,-1567.165mil) on Top Overlay And Pad R2-2(1755mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1452.48mil,-1712.835mil)(1452.48mil,-1567.165mil) on Top Overlay And Pad R1-1(1495mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1537.52mil,-1712.835mil)(1537.52mil,-1567.165mil) on Top Overlay And Pad R1-1(1495mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (1452.48mil,-1567.165mil)(1537.52mil,-1567.165mil) on Top Overlay And Pad R1-1(1495mil,-1600.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1452.48mil,-1712.835mil)(1452.48mil,-1567.165mil) on Top Overlay And Pad R1-2(1495mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1537.52mil,-1712.835mil)(1537.52mil,-1567.165mil) on Top Overlay And Pad R1-2(1495mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (1452.48mil,-1712.835mil)(1537.52mil,-1712.835mil) on Top Overlay And Pad R1-2(1495mil,-1679.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-1543.5mil,-298mil)(-1506.5mil,-298mil) on Top Overlay And Pad C11-1(-1525mil,-330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-1563mil,-428.114mil)(-1563mil,-317.3mil) on Top Overlay And Pad C11-1(-1525mil,-330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-1487mil,-428.088mil)(-1487mil,-315.884mil) on Top Overlay And Pad C11-1(-1525mil,-330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-1543.594mil,-447mil)(-1506.5mil,-447mil) on Top Overlay And Pad C11-2(-1525mil,-415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-1563mil,-428.114mil)(-1563mil,-317.3mil) on Top Overlay And Pad C11-2(-1525mil,-415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-1487mil,-428.088mil)(-1487mil,-315.884mil) on Top Overlay And Pad C11-2(-1525mil,-415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1178.268mil,18.15mil)(-1178.268mil,411.85mil) on Top Overlay And Pad U1-1(-1130mil,40mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1178.268mil,18.15mil)(-1178.268mil,411.85mil) on Top Overlay And Pad U1-2(-1130mil,90mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1178.268mil,18.15mil)(-1178.268mil,411.85mil) on Top Overlay And Pad U1-3(-1130mil,140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1178.268mil,18.15mil)(-1178.268mil,411.85mil) on Top Overlay And Pad U1-4(-1130mil,190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1178.268mil,18.15mil)(-1178.268mil,411.85mil) on Top Overlay And Pad U1-5(-1130mil,240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1178.268mil,18.15mil)(-1178.268mil,411.85mil) on Top Overlay And Pad U1-6(-1130mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1178.268mil,18.15mil)(-1178.268mil,411.85mil) on Top Overlay And Pad U1-7(-1130mil,340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1178.268mil,18.15mil)(-1178.268mil,411.85mil) on Top Overlay And Pad U1-8(-1130mil,390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1298.268mil,18.15mil)(-1298.268mil,411.85mil) on Top Overlay And Pad U1-16(-1346.536mil,40mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1298.268mil,18.15mil)(-1298.268mil,411.85mil) on Top Overlay And Pad U1-15(-1346.536mil,90mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1298.268mil,18.15mil)(-1298.268mil,411.85mil) on Top Overlay And Pad U1-14(-1346.536mil,140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1298.268mil,18.15mil)(-1298.268mil,411.85mil) on Top Overlay And Pad U1-13(-1346.536mil,190mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1298.268mil,18.15mil)(-1298.268mil,411.85mil) on Top Overlay And Pad U1-12(-1346.536mil,240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1298.268mil,18.15mil)(-1298.268mil,411.85mil) on Top Overlay And Pad U1-11(-1346.536mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1298.268mil,18.15mil)(-1298.268mil,411.85mil) on Top Overlay And Pad U1-10(-1346.536mil,340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.813mil < 10mil) Between Track (-1298.268mil,18.15mil)(-1298.268mil,411.85mil) on Top Overlay And Pad U1-9(-1346.536mil,390mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1474.331mil,1805.551mil)(-1434.449mil,1805.551mil) on Top Overlay And Pad D2-C(-1455.63mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.993mil < 10mil) Between Track (-1434.449mil,1805.551mil)(-1418mil,1822mil) on Top Overlay And Pad D2-C(-1455.63mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1474.331mil,1874.449mil)(-1434.449mil,1874.449mil) on Top Overlay And Pad D2-C(-1455.63mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.993mil < 10mil) Between Track (-1434.449mil,1874.449mil)(-1418mil,1858mil) on Top Overlay And Pad D2-C(-1455.63mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D2-C(-1455.63mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1564.882mil,1805.551mil)(-1515.669mil,1805.551mil) on Top Overlay And Pad D2-A(-1534.37mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1564.882mil,1874.449mil)(-1515.669mil,1874.449mil) on Top Overlay And Pad D2-A(-1534.37mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-1564.882mil,1805.551mil)(-1564.882mil,1874.449mil) on Top Overlay And Pad D2-A(-1534.37mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D2-A(-1534.37mil,1840mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1607.52mil,1582.165mil)(-1607.52mil,1727.835mil) on Top Overlay And Pad R6-2(-1565mil,1694.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1522.48mil,1582.165mil)(-1522.48mil,1727.835mil) on Top Overlay And Pad R6-2(-1565mil,1694.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (-1607.52mil,1727.835mil)(-1522.48mil,1727.835mil) on Top Overlay And Pad R6-2(-1565mil,1694.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1607.52mil,1582.165mil)(-1607.52mil,1727.835mil) on Top Overlay And Pad R6-1(-1565mil,1615.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1522.48mil,1582.165mil)(-1522.48mil,1727.835mil) on Top Overlay And Pad R6-1(-1565mil,1615.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Track (-1607.52mil,1582.165mil)(-1522.48mil,1582.165mil) on Top Overlay And Pad R6-1(-1565mil,1615.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-798mil,251.886mil)(-798mil,362.7mil) on Top Overlay And Pad C5-2(-760mil,265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-722mil,251.912mil)(-722mil,364.116mil) on Top Overlay And Pad C5-2(-760mil,265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-778.594mil,233mil)(-741.5mil,233mil) on Top Overlay And Pad C5-2(-760mil,265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-798mil,251.886mil)(-798mil,362.7mil) on Top Overlay And Pad C5-1(-760mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-722mil,251.912mil)(-722mil,364.116mil) on Top Overlay And Pad C5-1(-760mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-778.5mil,382mil)(-741.5mil,382mil) on Top Overlay And Pad C5-1(-760mil,350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-798mil,485.884mil)(-798mil,598.088mil) on Top Overlay And Pad C6-2(-760mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-722mil,487.3mil)(-722mil,598.114mil) on Top Overlay And Pad C6-2(-760mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-778.5mil,617mil)(-741.406mil,617mil) on Top Overlay And Pad C6-2(-760mil,585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-798mil,485.884mil)(-798mil,598.088mil) on Top Overlay And Pad C6-1(-760mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-722mil,487.3mil)(-722mil,598.114mil) on Top Overlay And Pad C6-1(-760mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-778.5mil,468mil)(-741.5mil,468mil) on Top Overlay And Pad C6-1(-760mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.441mil < 10mil) Between Track (-789mil,35mil)(-789mil,173mil) on Top Overlay And Pad D1-2(-755mil,41.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.441mil < 10mil) Between Track (-721mil,35mil)(-721mil,173mil) on Top Overlay And Pad D1-2(-755mil,41.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (-787mil,72mil)(-722mil,72mil) on Top Overlay And Pad D1-2(-755mil,41.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.941mil < 10mil) Between Track (-789mil,173mil)(-786.5mil,175.5mil) on Top Overlay And Pad D1-1(-755mil,166.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.441mil < 10mil) Between Track (-723mil,175mil)(-721mil,173mil) on Top Overlay And Pad D1-1(-755mil,166.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.441mil < 10mil) Between Track (-789mil,35mil)(-789mil,173mil) on Top Overlay And Pad D1-1(-755mil,166.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.441mil < 10mil) Between Track (-721mil,35mil)(-721mil,173mil) on Top Overlay And Pad D1-1(-755mil,166.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-997mil,151.5mil)(-997mil,188.594mil) on Top Overlay And Pad C4-2(-965mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-978.088mil,132mil)(-865.884mil,132mil) on Top Overlay And Pad C4-2(-965mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-978.114mil,208mil)(-867.3mil,208mil) on Top Overlay And Pad C4-2(-965mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-978.088mil,132mil)(-865.884mil,132mil) on Top Overlay And Pad C4-1(-880mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-978.114mil,208mil)(-867.3mil,208mil) on Top Overlay And Pad C4-1(-880mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-848mil,151.5mil)(-848mil,188.5mil) on Top Overlay And Pad C4-1(-880mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.744mil < 10mil) Between Track (1579.882mil,-1768.012mil)(1690.118mil,-1768.012mil) on Top Overlay And Pad RGB1-3(1575.945mil,-1795.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1652.717mil,-1882.185mil)(1652.717mil,-1768.012mil) on Top Overlay And Pad RGB1-2(1694.055mil,-1795.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.744mil < 10mil) Between Track (1579.882mil,-1768.012mil)(1690.118mil,-1768.012mil) on Top Overlay And Pad RGB1-2(1694.055mil,-1795.472mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad RGB1-1(1694.055mil,-1854.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (1652.717mil,-1882.185mil)(1652.717mil,-1768.012mil) on Top Overlay And Pad RGB1-1(1694.055mil,-1854.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.941mil < 10mil) Between Track (1579.882mil,-1882.185mil)(1674.37mil,-1882.185mil) on Top Overlay And Pad RGB1-1(1694.055mil,-1854.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.941mil < 10mil) Between Track (1579.882mil,-1882.185mil)(1674.37mil,-1882.185mil) on Top Overlay And Pad RGB1-4(1575.945mil,-1854.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1297.48mil,-1352.834mil)(1297.48mil,-1207.166mil) on Top Overlay And Pad R9-1(1340mil,-1240.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1382.52mil,-1352.834mil)(1382.52mil,-1207.166mil) on Top Overlay And Pad R9-1(1340mil,-1240.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Track (1297.48mil,-1207.166mil)(1382.52mil,-1207.166mil) on Top Overlay And Pad R9-1(1340mil,-1240.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1297.48mil,-1352.834mil)(1297.48mil,-1207.166mil) on Top Overlay And Pad R9-2(1340mil,-1319.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1382.52mil,-1352.834mil)(1382.52mil,-1207.166mil) on Top Overlay And Pad R9-2(1340mil,-1319.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Track (1297.48mil,-1352.834mil)(1382.52mil,-1352.834mil) on Top Overlay And Pad R9-2(1340mil,-1319.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1167.48mil,-1352.834mil)(1167.48mil,-1207.166mil) on Top Overlay And Pad R8-1(1210mil,-1240.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1252.52mil,-1352.834mil)(1252.52mil,-1207.166mil) on Top Overlay And Pad R8-1(1210mil,-1240.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Track (1167.48mil,-1207.166mil)(1252.52mil,-1207.166mil) on Top Overlay And Pad R8-1(1210mil,-1240.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1167.48mil,-1352.834mil)(1167.48mil,-1207.166mil) on Top Overlay And Pad R8-2(1210mil,-1319.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (1252.52mil,-1352.834mil)(1252.52mil,-1207.166mil) on Top Overlay And Pad R8-2(1210mil,-1319.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Track (1167.48mil,-1352.834mil)(1252.52mil,-1352.834mil) on Top Overlay And Pad R8-2(1210mil,-1319.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-1223mil,-73.5mil)(-1223mil,-36.5mil) on Top Overlay And Pad C1-1(-1255mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-1353.089mil,-93mil)(-1240.885mil,-93mil) on Top Overlay And Pad C1-1(-1255mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-1353.113mil,-17mil)(-1242.301mil,-17mil) on Top Overlay And Pad C1-1(-1255mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-1372mil,-73.5mil)(-1372mil,-36.406mil) on Top Overlay And Pad C1-2(-1340mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-1353.089mil,-93mil)(-1240.885mil,-93mil) on Top Overlay And Pad C1-2(-1340mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-1353.113mil,-17mil)(-1242.301mil,-17mil) on Top Overlay And Pad C1-2(-1340mil,-55mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Track (-1277.166mil,-442.52mil)(-1277.166mil,-357.48mil) on Top Overlay And Pad R11-2(-1310.63mil,-400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1422.834mil,-442.52mil)(-1277.166mil,-442.52mil) on Top Overlay And Pad R11-2(-1310.63mil,-400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1422.834mil,-357.48mil)(-1277.166mil,-357.48mil) on Top Overlay And Pad R11-2(-1310.63mil,-400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.763mil < 10mil) Between Track (-1422.834mil,-442.52mil)(-1422.834mil,-357.48mil) on Top Overlay And Pad R11-1(-1389.37mil,-400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1422.834mil,-442.52mil)(-1277.166mil,-442.52mil) on Top Overlay And Pad R11-1(-1389.37mil,-400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Track (-1422.834mil,-357.48mil)(-1277.166mil,-357.48mil) on Top Overlay And Pad R11-1(-1389.37mil,-400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (1003mil,311.5mil)(1003mil,348.5mil) on Top Overlay And Pad C3-1(1035mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (1022.301mil,292mil)(1133.113mil,292mil) on Top Overlay And Pad C3-1(1035mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (1020.885mil,368mil)(1133.089mil,368mil) on Top Overlay And Pad C3-1(1035mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (1022.301mil,292mil)(1133.113mil,292mil) on Top Overlay And Pad C3-2(1120mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (1020.885mil,368mil)(1133.089mil,368mil) on Top Overlay And Pad C3-2(1120mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (1152mil,311.406mil)(1152mil,348.5mil) on Top Overlay And Pad C3-2(1120mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (152mil,1130.885mil)(152mil,1243.089mil) on Top Overlay And Pad C8-1(190mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (228mil,1132.301mil)(228mil,1243.113mil) on Top Overlay And Pad C8-1(190mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (171.5mil,1113mil)(208.5mil,1113mil) on Top Overlay And Pad C8-1(190mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (152mil,1130.885mil)(152mil,1243.089mil) on Top Overlay And Pad C8-2(190mil,1230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (228mil,1132.301mil)(228mil,1243.113mil) on Top Overlay And Pad C8-2(190mil,1230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (171.5mil,1262mil)(208.594mil,1262mil) on Top Overlay And Pad C8-2(190mil,1230mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-173mil,1610.885mil)(-173mil,1723.089mil) on Top Overlay And Pad C7-1(-135mil,1625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-97mil,1612.301mil)(-97mil,1723.113mil) on Top Overlay And Pad C7-1(-135mil,1625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-153.5mil,1593mil)(-116.5mil,1593mil) on Top Overlay And Pad C7-1(-135mil,1625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-173mil,1610.885mil)(-173mil,1723.089mil) on Top Overlay And Pad C7-2(-135mil,1710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-97mil,1612.301mil)(-97mil,1723.113mil) on Top Overlay And Pad C7-2(-135mil,1710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-153.5mil,1742mil)(-116.406mil,1742mil) on Top Overlay And Pad C7-2(-135mil,1710mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-173mil,1781.887mil)(-173mil,1892.699mil) on Top Overlay And Pad C2-1(-135mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-97mil,1781.911mil)(-97mil,1894.115mil) on Top Overlay And Pad C2-1(-135mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-153.5mil,1912mil)(-116.5mil,1912mil) on Top Overlay And Pad C2-1(-135mil,1880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-173mil,1781.887mil)(-173mil,1892.699mil) on Top Overlay And Pad C2-2(-135mil,1795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (-97mil,1781.911mil)(-97mil,1894.115mil) on Top Overlay And Pad C2-2(-135mil,1795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Track (-153.594mil,1763mil)(-116.5mil,1763mil) on Top Overlay And Pad C2-2(-135mil,1795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.551mil < 10mil) Between Track (-795mil,-560mil)(-795mil,-545mil) on Top Overlay And Pad R7-1(-805mil,-495mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (5mil,-170mil)(404.331mil,-170mil) on Top Overlay And Pad J3-4(350mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (5mil,-80mil)(404.331mil,-80mil) on Top Overlay And Pad J3-4(350mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (5mil,-170mil)(5mil,-80mil) on Top Overlay And Pad J3-1(50mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (5mil,-170mil)(404.331mil,-170mil) on Top Overlay And Pad J3-1(50mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (5mil,-80mil)(404.331mil,-80mil) on Top Overlay And Pad J3-1(50mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (5mil,-170mil)(404.331mil,-170mil) on Top Overlay And Pad J3-2(150mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (5mil,-80mil)(404.331mil,-80mil) on Top Overlay And Pad J3-2(150mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (5mil,-170mil)(404.331mil,-170mil) on Top Overlay And Pad J3-3(250mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (5mil,-80mil)(404.331mil,-80mil) on Top Overlay And Pad J3-3(250mil,-125mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.06mil < 10mil) Between Track (-1271.658mil,1402.717mil)(-1271.658mil,1536.575mil) on Top Overlay And Pad U5-15(-1270mil,1585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-1305.825mil,1402.717mil)(-1265.108mil,1402.717mil) on Top Overlay And Pad U5-14(-1220mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-1174.892mil,1402.717mil)(-1165.108mil,1402.717mil) on Top Overlay And Pad U5-14(-1220mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.964mil < 10mil) Between Track (-1169.658mil,1402.717mil)(-1169.658mil,1536.575mil) on Top Overlay And Pad U5-13(-1170mil,1585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-1074.892mil,1402.717mil)(-1065.108mil,1402.717mil) on Top Overlay And Pad U5-12(-1120mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-1174.892mil,1402.717mil)(-1165.108mil,1402.717mil) on Top Overlay And Pad U5-12(-1120mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.982mil < 10mil) Between Track (-1070.657mil,1402.717mil)(-1070.657mil,1536.575mil) on Top Overlay And Pad U5-11(-1070mil,1585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-1074.892mil,1402.717mil)(-1065.108mil,1402.717mil) on Top Overlay And Pad U5-10(-1020mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-974.892mil,1402.717mil)(-965.108mil,1402.717mil) on Top Overlay And Pad U5-10(-1020mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.982mil < 10mil) Between Track (-970.657mil,1402.717mil)(-970.657mil,1536.575mil) on Top Overlay And Pad U5-9(-970mil,1585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-974.892mil,1402.717mil)(-965.108mil,1402.717mil) on Top Overlay And Pad U5-8(-920mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-874.892mil,1402.717mil)(-865.108mil,1402.717mil) on Top Overlay And Pad U5-8(-920mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.964mil < 10mil) Between Track (-869.658mil,1402.717mil)(-869.658mil,1536.575mil) on Top Overlay And Pad U5-7(-870mil,1585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-874.892mil,1402.717mil)(-865.108mil,1402.717mil) on Top Overlay And Pad U5-6(-820mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-774.892mil,1402.717mil)(-765.108mil,1402.717mil) on Top Overlay And Pad U5-6(-820mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.964mil < 10mil) Between Track (-769.658mil,1402.717mil)(-769.658mil,1536.575mil) on Top Overlay And Pad U5-5(-770mil,1585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-674.892mil,1402.717mil)(-665.108mil,1402.717mil) on Top Overlay And Pad U5-4(-720mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-774.892mil,1402.717mil)(-765.108mil,1402.717mil) on Top Overlay And Pad U5-4(-720mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.06mil < 10mil) Between Track (-671.658mil,1402.717mil)(-671.658mil,1536.575mil) on Top Overlay And Pad U5-3(-670mil,1585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-674.892mil,1402.717mil)(-665.108mil,1402.717mil) on Top Overlay And Pad U5-2(-620mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Track (-574.892mil,1402.717mil)(-534.175mil,1402.717mil) on Top Overlay And Pad U5-2(-620mil,1385mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-570mil,1408.072mil)(-570mil,1545mil) on Top Overlay And Pad U5-1(-570mil,1585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1715mil,401.457mil)(-1715mil,708.543mil) on Top Overlay And Pad Module5-3(-1760mil,655mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1805mil,401.457mil)(-1805mil,708.543mil) on Top Overlay And Pad Module5-3(-1760mil,655mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1715mil,401.457mil)(-1715mil,708.543mil) on Top Overlay And Pad Module5-2(-1760mil,555mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-1805mil,401.457mil)(-1805mil,708.543mil) on Top Overlay And Pad Module5-2(-1760mil,555mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-1715mil,401.457mil)(-1715mil,708.543mil) on Top Overlay And Pad Module5-1(-1760mil,455mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-1805mil,401.457mil)(-1805mil,708.543mil) on Top Overlay And Pad Module5-1(-1760mil,455mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-585mil,210.276mil)(-585mil,619.331mil) on Top Overlay And Pad Module3-3(-540mil,465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-495mil,210.276mil)(-495mil,619.331mil) on Top Overlay And Pad Module3-3(-540mil,465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-585mil,210.276mil)(-585mil,619.331mil) on Top Overlay And Pad Module3-2(-540mil,365mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-495mil,210.276mil)(-495mil,619.331mil) on Top Overlay And Pad Module3-2(-540mil,365mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-585mil,210.276mil)(-585mil,619.331mil) on Top Overlay And Pad Module3-1(-540mil,265mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-495mil,210.276mil)(-495mil,619.331mil) on Top Overlay And Pad Module3-1(-540mil,265mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-585mil,210.276mil)(-585mil,619.331mil) on Top Overlay And Pad Module3-4(-540mil,565mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-495mil,210.276mil)(-495mil,619.331mil) on Top Overlay And Pad Module3-4(-540mil,565mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.686mil < 10mil) Between Track (-1604.85mil,1179mil)(-1604.85mil,1331mil) on Top Overlay And Pad USB2-5(-1549.12mil,1363.66mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.687mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1604.85mil,1331mil)(-1399.85mil,1331mil) on Top Overlay And Pad USB2-5(-1549.12mil,1363.66mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1956.33mil,1365mil)(-1398.85mil,1365mil) on Top Overlay And Pad USB2-5(-1549.12mil,1363.66mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.225mil < 10mil) Between Track (-1606.85mil,878mil)(-1606.85mil,1033mil) on Top Overlay And Pad USB2-6(-1549.12mil,846.34mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1606.85mil,878mil)(-1398.85mil,878mil) on Top Overlay And Pad USB2-6(-1549.12mil,846.34mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1956.35mil,845mil)(-1398.85mil,845mil) on Top Overlay And Pad USB2-6(-1549.12mil,846.34mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Track (-1398.85mil,845.32mil)(-1398.85mil,1365mil) on Top Overlay And Pad USB2-4(-1440.85mil,967.2mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Track (-1398.85mil,845.32mil)(-1398.85mil,1365mil) on Top Overlay And Pad USB2-3(-1440.85mil,1065.6mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Track (-1398.85mil,845.32mil)(-1398.85mil,1365mil) on Top Overlay And Pad USB2-2(-1440.85mil,1144.4mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.407mil < 10mil) Between Track (-1398.85mil,845.32mil)(-1398.85mil,1365mil) on Top Overlay And Pad USB2-1(-1440.85mil,1242.8mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.513mil < 10mil) Between Track (-1630mil,-370mil)(-1630mil,-290mil) on Top Overlay And Pad K1-4(-1636.142mil,-241.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.314mil < 10mil) Between Track (-1860mil,-220mil)(-1680mil,-220mil) on Top Overlay And Pad K1-4(-1636.142mil,-241.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.314mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.433mil < 10mil) Between Track (-1860mil,-240mil)(-1680mil,-240mil) on Bottom Overlay And Pad K1-4(-1636.142mil,-241.418mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.513mil < 10mil) Between Track (-1630mil,-370mil)(-1630mil,-290mil) on Top Overlay And Pad K1-3(-1636.142mil,-418.582mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.314mil < 10mil) Between Track (-1860mil,-440mil)(-1680mil,-440mil) on Top Overlay And Pad K1-3(-1636.142mil,-418.582mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.314mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.433mil < 10mil) Between Track (-1860mil,-420mil)(-1680mil,-420mil) on Bottom Overlay And Pad K1-3(-1636.142mil,-418.582mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.513mil < 10mil) Between Track (-1910mil,-370mil)(-1910mil,-290mil) on Top Overlay And Pad K1-2(-1903.858mil,-418.582mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.314mil < 10mil) Between Track (-1860mil,-440mil)(-1680mil,-440mil) on Top Overlay And Pad K1-2(-1903.858mil,-418.582mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.314mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.433mil < 10mil) Between Track (-1860mil,-420mil)(-1680mil,-420mil) on Bottom Overlay And Pad K1-2(-1903.858mil,-418.582mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Track (-1910mil,-370mil)(-1910mil,-290mil) on Top Overlay And Pad K1-1(-1903.858mil,-241.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.456mil < 10mil) Between Track (-1860mil,-220mil)(-1680mil,-220mil) on Top Overlay And Pad K1-1(-1903.858mil,-241.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.456mil < 10mil) Between Track (-1860mil,-240mil)(-1680mil,-240mil) on Bottom Overlay And Pad K1-1(-1903.858mil,-241.418mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.456mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-20(1880mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-20(1880mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-19(1780mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-19(1780mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-16(1480mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-16(1480mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-15(1380mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-15(1380mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-12(1080mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-12(1080mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-10(880mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-10(880mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-8(680mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-8(680mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-6(480mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-6(480mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-4(280mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-4(280mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-1(-20mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-1(-20mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-2(80mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-2(80mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-3(180mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-3(180mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-5(380mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-5(380mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-7(580mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-7(580mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-9(780mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-9(780mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-11(980mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-11(980mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-13(1180mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-13(1180mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-14(1280mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-14(1280mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-17(1580mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-17(1580mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1795mil)(1936.693mil,1795mil) on Top Overlay And Pad LCD1-18(1680mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.937mil,1885mil)(1936.693mil,1885mil) on Top Overlay And Pad LCD1-18(1680mil,1840mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-16(1480mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-16(1480mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-15(1380mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-15(1380mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-12(1080mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-12(1080mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-10(880mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-10(880mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-8(680mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-8(680mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-6(480mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-6(480mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-4(280mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-4(280mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-1(-20mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-1(-20mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-2(80mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-2(80mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-3(180mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-3(180mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.406mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-5(380mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-5(380mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-7(580mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-7(580mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-9(780mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-9(780mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-11(980mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-11(980mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-13(1180mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-13(1180mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1615mil)(1535.118mil,1615mil) on Top Overlay And Pad LCD2-14(1280mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (-73.15mil,1705mil)(1535.118mil,1705mil) on Top Overlay And Pad LCD2-14(1280mil,1660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (-955mil,840mil)(-955mil,980mil) on Top Overlay And Pad R4-1(-915mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.631mil < 10mil) Between Track (-955mil,980mil)(-955mil,1100mil) on Top Overlay And Pad R4-1(-915mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.631mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (-955mil,1100mil)(-675mil,1100mil) on Top Overlay And Pad R4-2(-815mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (-675mil,840mil)(-675mil,1000mil) on Top Overlay And Pad R4-3(-715mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.631mil < 10mil) Between Track (-675mil,980mil)(-675mil,1100mil) on Top Overlay And Pad R4-3(-715mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.631mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (-625mil,840mil)(-625mil,980mil) on Top Overlay And Pad R5-1(-585mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.631mil < 10mil) Between Track (-625mil,980mil)(-625mil,1100mil) on Top Overlay And Pad R5-1(-585mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.631mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (-625mil,1100mil)(-345mil,1100mil) on Top Overlay And Pad R5-2(-485mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.907mil < 10mil) Between Track (-345mil,840mil)(-345mil,1000mil) on Top Overlay And Pad R5-3(-385mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.631mil < 10mil) Between Track (-345mil,980mil)(-345mil,1100mil) on Top Overlay And Pad R5-3(-385mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.631mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1885mil,1560mil)(-1885mil,1635mil) on Top Overlay And Pad SW1-4(-1888.74mil,1561.575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Track (-1948.346mil,1520mil)(-1675.346mil,1520mil) on Top Overlay And Pad SW1-4(-1888.74mil,1561.575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1735mil,1685mil)(-1735mil,1760mil) on Top Overlay And Pad SW1-1(-1731.26mil,1758.425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (-1948.346mil,1801mil)(-1675.346mil,1801mil) on Top Overlay And Pad SW1-1(-1731.26mil,1758.425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1810mil,1705mil)(-1810mil,1760mil) on Top Overlay And Pad SW1-2(-1810mil,1758.425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.956mil < 10mil) Between Track (-1948.346mil,1801mil)(-1675.346mil,1801mil) on Top Overlay And Pad SW1-2(-1810mil,1758.425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.073mil < 10mil) Between Track (-1885mil,1685mil)(-1885mil,1720mil) on Top Overlay And Pad SW1-3(-1888.74mil,1758.425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.073mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1885mil,1720mil)(-1885mil,1760mil) on Top Overlay And Pad SW1-3(-1888.74mil,1758.425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.956mil < 10mil) Between Track (-1948.346mil,1801mil)(-1675.346mil,1801mil) on Top Overlay And Pad SW1-3(-1888.74mil,1758.425mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1735mil,1560mil)(-1735mil,1635mil) on Top Overlay And Pad SW1-6(-1731.26mil,1561.575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Track (-1948.346mil,1520mil)(-1675.346mil,1520mil) on Top Overlay And Pad SW1-6(-1731.26mil,1561.575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-1810mil,1560mil)(-1810mil,1615mil) on Top Overlay And Pad SW1-5(-1810mil,1561.575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Track (-1948.346mil,1520mil)(-1675.346mil,1520mil) on Top Overlay And Pad SW1-5(-1810mil,1561.575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.869mil < 10mil) Between Track (1324.488mil,1446.693mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-9(1280mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-9(1280mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-9(1280mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-8(1180mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-8(1180mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-7(1080mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-7(1080mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-6(980mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-6(980mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-5(880mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-5(880mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-4(780mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-4(780mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-3(680mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-3(680mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-2(580mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.688mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-2(580mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (438.661mil,1446.693mil)(438.661mil,1533.307mil) on Top Overlay And Pad RN1-1(480mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (438.661mil,1446.693mil)(1324.488mil,1446.693mil) on Top Overlay And Pad RN1-1(480mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (438.661mil,1533.307mil)(1324.488mil,1533.307mil) on Top Overlay And Pad RN1-1(480mil,1490mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1835mil,-1564.331mil)(1835mil,-1155.276mil) on Top Overlay And Pad Module1-3(1880mil,-1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1925mil,-1564.331mil)(1925mil,-1155.276mil) on Top Overlay And Pad Module1-3(1880mil,-1410mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1835mil,-1564.331mil)(1835mil,-1155.276mil) on Top Overlay And Pad Module1-2(1880mil,-1310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1925mil,-1564.331mil)(1925mil,-1155.276mil) on Top Overlay And Pad Module1-2(1880mil,-1310mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1835mil,-1564.331mil)(1835mil,-1155.276mil) on Top Overlay And Pad Module1-1(1880mil,-1210mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1925mil,-1564.331mil)(1925mil,-1155.276mil) on Top Overlay And Pad Module1-1(1880mil,-1210mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1835mil,-1564.331mil)(1835mil,-1155.276mil) on Top Overlay And Pad Module1-4(1880mil,-1510mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1925mil,-1564.331mil)(1925mil,-1155.276mil) on Top Overlay And Pad Module1-4(1880mil,-1510mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1810mil,110.669mil)(1810mil,519.724mil) on Top Overlay And Pad Module2-3(1855mil,265mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1900mil,110.669mil)(1900mil,519.724mil) on Top Overlay And Pad Module2-3(1855mil,265mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1810mil,110.669mil)(1810mil,519.724mil) on Top Overlay And Pad Module2-2(1855mil,365mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1900mil,110.669mil)(1900mil,519.724mil) on Top Overlay And Pad Module2-2(1855mil,365mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1810mil,110.669mil)(1810mil,519.724mil) on Top Overlay And Pad Module2-1(1855mil,465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Track (1900mil,110.669mil)(1900mil,519.724mil) on Top Overlay And Pad Module2-1(1855mil,465mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1810mil,110.669mil)(1810mil,519.724mil) on Top Overlay And Pad Module2-4(1855mil,165mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.407mil < 10mil) Between Track (1900mil,110.669mil)(1900mil,519.724mil) on Top Overlay And Pad Module2-4(1855mil,165mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.407mil]
Rule Violations :397

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (10.028mil < 10mil) Between Text "R11" (-1444.37mil,-435mil) on Top Overlay And Arc (-1505.5mil,-428.594mil) on Top Overlay Silk Text to Silk Clearance [6.028mil]
   Violation between Silk To Silk Clearance Constraint: (6.189mil < 10mil) Between Text "C5" (-785mil,395mil) on Top Overlay And Arc (-779.594mil,363.699mil) on Top Overlay Silk Text to Silk Clearance [6.189mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C5" (-785mil,395mil) on Top Overlay And Arc (-740.5mil,363.594mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C6" (-785mil,630mil) on Top Overlay And Arc (-779.5mil,598.594mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C6" (-785mil,630mil) on Top Overlay And Arc (-740.406mil,598.594mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.189mil < 10mil) Between Text "C4" (-835mil,195mil) on Top Overlay And Arc (-866.301mil,189.594mil) on Top Overlay Silk Text to Silk Clearance [6.189mil]
   Violation between Silk To Silk Clearance Constraint: (6.298mil < 10mil) Between Text "C4" (-835mil,195mil) on Top Overlay And Arc (-866.406mil,150.5mil) on Top Overlay Silk Text to Silk Clearance [6.298mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C3" (990mil,305mil) on Top Overlay And Arc (1021.406mil,349.5mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.189mil < 10mil) Between Text "C3" (990mil,305mil) on Top Overlay And Arc (1021.301mil,310.406mil) on Top Overlay Silk Text to Silk Clearance [6.189mil]
   Violation between Silk To Silk Clearance Constraint: (5.934mil < 10mil) Between Text "R11" (-1444.37mil,-435mil) on Top Overlay And Track (-1487mil,-428.088mil)(-1487mil,-315.884mil) on Top Overlay Silk Text to Silk Clearance [5.934mil]
   Violation between Silk To Silk Clearance Constraint: (6.318mil < 10mil) Between Text "C10" (120mil,165mil) on Top Overlay And Track (-40mil,255mil)(220mil,255mil) on Top Overlay Silk Text to Silk Clearance [6.318mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C5" (-785mil,395mil) on Top Overlay And Track (-778.5mil,382mil)(-741.5mil,382mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C6" (-785mil,630mil) on Top Overlay And Track (-778.5mil,617mil)(-741.406mil,617mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C4" (-835mil,195mil) on Top Overlay And Track (-848mil,151.5mil)(-848mil,188.5mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (3.251mil < 10mil) Between Text "Q1" (890mil,-1380mil) on Top Overlay And Track (940.944mil,-1390.866mil)(940.944mil,-1249.134mil) on Top Overlay Silk Text to Silk Clearance [3.251mil]
   Violation between Silk To Silk Clearance Constraint: (7.725mil < 10mil) Between Text "Q1" (890mil,-1380mil) on Top Overlay And Track (940.944mil,-1390.866mil)(957.24mil,-1400.774mil) on Top Overlay Silk Text to Silk Clearance [7.725mil]
   Violation between Silk To Silk Clearance Constraint: (2.57mil < 10mil) Between Text "Module1" (1765mil,-1145mil) on Top Overlay And Track (1835mil,-1155.276mil)(1925mil,-1155.276mil) on Top Overlay Silk Text to Silk Clearance [2.57mil]
   Violation between Silk To Silk Clearance Constraint: (2.57mil < 10mil) Between Text "Module1" (1765mil,-1145mil) on Top Overlay And Track (1835mil,-1564.331mil)(1835mil,-1155.276mil) on Top Overlay Silk Text to Silk Clearance [2.57mil]
   Violation between Silk To Silk Clearance Constraint: (2.57mil < 10mil) Between Text "Module1" (1765mil,-1145mil) on Top Overlay And Track (1925mil,-1564.331mil)(1925mil,-1155.276mil) on Top Overlay Silk Text to Silk Clearance [2.57mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C3" (990mil,305mil) on Top Overlay And Track (1003mil,311.5mil)(1003mil,348.5mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
Rule Violations :20

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (Top Layer-No Net) on Top Layer 
Rule Violations :1


Violations Detected : 473
Time Elapsed        : 00:00:02