<profile>

<section name = "Vitis HLS Report for 'bubble_sort_Pipeline_VITIS_LOOP_61_1'" level="0">
<item name = "Date">Mon Feb 24 14:44:02 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prac</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.462 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 41, 30.000 ns, 0.410 us, 2, 40, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_61_1">1, 39, 2, 2, 1, 0 ~ 19, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 65, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 59, -</column>
<column name="Register">-, -, 16, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln62_fu_93_p2">+, 0, 0, 13, 5, 1</column>
<column name="icmp_ln61_fu_87_p2">icmp, 0, 0, 13, 5, 5</column>
<column name="icmp_ln62_fu_109_p2">icmp, 0, 0, 39, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_phi_mux_merge_phi_fu_71_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 5, 10</column>
<column name="i_fu_38">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln62_reg_130">5, 0, 5, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="i_fu_38">5, 0, 5, 0</column>
<column name="icmp_ln61_reg_126">1, 0, 1, 0</column>
<column name="merge_reg_67">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_61_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_61_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_61_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_61_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_61_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_61_1, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, bubble_sort_Pipeline_VITIS_LOOP_61_1, return value</column>
<column name="M_address0">out, 5, ap_memory, M, array</column>
<column name="M_ce0">out, 1, ap_memory, M, array</column>
<column name="M_q0">in, 32, ap_memory, M, array</column>
<column name="M_address1">out, 5, ap_memory, M, array</column>
<column name="M_ce1">out, 1, ap_memory, M, array</column>
<column name="M_q1">in, 32, ap_memory, M, array</column>
</table>
</item>
</section>
</profile>
