TimeQuest Timing Analyzer report for signal_adc_fsmc
Fri Dec 19 11:52:43 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 125C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 125C Model Setup Summary
  9. Slow 1200mV 125C Model Hold Summary
 10. Slow 1200mV 125C Model Recovery Summary
 11. Slow 1200mV 125C Model Removal Summary
 12. Slow 1200mV 125C Model Minimum Pulse Width Summary
 13. Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 125C Model Metastability Summary
 16. Slow 1200mV -40C Model Fmax Summary
 17. Slow 1200mV -40C Model Setup Summary
 18. Slow 1200mV -40C Model Hold Summary
 19. Slow 1200mV -40C Model Recovery Summary
 20. Slow 1200mV -40C Model Removal Summary
 21. Slow 1200mV -40C Model Minimum Pulse Width Summary
 22. Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV -40C Model Metastability Summary
 25. Fast 1200mV -40C Model Setup Summary
 26. Fast 1200mV -40C Model Hold Summary
 27. Fast 1200mV -40C Model Recovery Summary
 28. Fast 1200mV -40C Model Removal Summary
 29. Fast 1200mV -40C Model Minimum Pulse Width Summary
 30. Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV -40C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv n40c Model)
 37. Signal Integrity Metrics (Slow 1200mv 125c Model)
 38. Signal Integrity Metrics (Fast 1200mv n40c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; signal_adc_fsmc                                     ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YE144A7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; signal_adc_fsmc.sdc ; OK     ; Fri Dec 19 11:52:41 2025 ;
+---------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_20mhz                                            ; Base      ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_20mhz }                                            ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 12.500 ; 80.0 MHz  ; 0.000 ; 6.250  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_20mhz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 134.55 MHz ; 134.55 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.068 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.291 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.912  ; 0.000         ;
; clk_20mhz                                            ; 24.865 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.068 ; read_index[10] ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.079     ; 7.350      ;
; 5.169 ; read_index[4]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 7.252      ;
; 5.192 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 7.640      ;
; 5.316 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.293      ; 7.519      ;
; 5.425 ; read_index[10] ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.079     ; 6.993      ;
; 5.454 ; read_index[10] ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.078     ; 6.965      ;
; 5.524 ; read_index[4]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.897      ;
; 5.524 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.321      ;
; 5.533 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 7.311      ;
; 5.535 ; read_index[5]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.886      ;
; 5.552 ; read_index[6]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.869      ;
; 5.557 ; read_index[4]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.865      ;
; 5.558 ; read_index[10] ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.078     ; 6.861      ;
; 5.559 ; read_index[0]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.862      ;
; 5.561 ; read_index[2]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.860      ;
; 5.600 ; read_index[11] ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.821      ;
; 5.606 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.239      ;
; 5.609 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.311      ; 7.244      ;
; 5.648 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.200      ;
; 5.654 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 7.193      ;
; 5.657 ; read_index[4]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.765      ;
; 5.659 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.293      ; 7.176      ;
; 5.683 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.293      ; 7.152      ;
; 5.685 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.293      ; 7.150      ;
; 5.685 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.293      ; 7.150      ;
; 5.685 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.303      ; 7.160      ;
; 5.708 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.140      ;
; 5.708 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.314      ; 7.148      ;
; 5.711 ; read_index[1]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.710      ;
; 5.715 ; read_index[10] ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.079     ; 6.703      ;
; 5.716 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.138      ;
; 5.719 ; read_index[10] ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.078     ; 6.700      ;
; 5.725 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.293      ; 7.110      ;
; 5.734 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.304      ; 7.112      ;
; 5.751 ; read_index[10] ; adc_buffer_rtl_0_bypass[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.079     ; 6.667      ;
; 5.800 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.311      ; 7.053      ;
; 5.809 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 7.039      ;
; 5.814 ; read_index[4]  ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.607      ;
; 5.815 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.315      ; 7.042      ;
; 5.821 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.312      ; 7.033      ;
; 5.825 ; read_index[4]  ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.597      ;
; 5.833 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.307      ; 7.016      ;
; 5.845 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.293      ; 6.990      ;
; 5.850 ; read_index[4]  ; adc_buffer_rtl_0_bypass[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.571      ;
; 5.890 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.290      ; 6.942      ;
; 5.901 ; read_index[5]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.520      ;
; 5.905 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.314      ; 6.951      ;
; 5.907 ; read_index[6]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.514      ;
; 5.920 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.315      ; 6.937      ;
; 5.921 ; read_index[5]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.501      ;
; 5.925 ; read_index[0]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.496      ;
; 5.927 ; read_index[2]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.494      ;
; 5.928 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.302      ; 6.916      ;
; 5.940 ; read_index[6]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.482      ;
; 5.945 ; read_index[0]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.477      ;
; 5.947 ; read_index[2]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.475      ;
; 5.955 ; read_index[11] ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.466      ;
; 5.987 ; read_index[11] ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.435      ;
; 5.991 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.857      ;
; 6.000 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 6.847      ;
; 6.014 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.293      ; 6.821      ;
; 6.015 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.833      ;
; 6.017 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.831      ;
; 6.017 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.831      ;
; 6.024 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 6.823      ;
; 6.024 ; read_index[10] ; adc_buffer_rtl_0_bypass[16]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.079     ; 6.394      ;
; 6.026 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 6.821      ;
; 6.026 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 6.821      ;
; 6.040 ; read_index[6]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.382      ;
; 6.044 ; read_index[5]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.378      ;
; 6.052 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 6.795      ;
; 6.057 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.791      ;
; 6.066 ; read_index[1]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.355      ;
; 6.066 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 6.781      ;
; 6.073 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.775      ;
; 6.079 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.314      ; 6.777      ;
; 6.081 ; read_index[10] ; adc_buffer_rtl_0_bypass[12]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.078     ; 6.338      ;
; 6.085 ; read_index[0]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.337      ;
; 6.086 ; read_index[2]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.336      ;
; 6.088 ; read_index[11] ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.334      ;
; 6.091 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.314      ; 6.765      ;
; 6.091 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.757      ;
; 6.097 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.751      ;
; 6.099 ; read_index[1]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.323      ;
; 6.099 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.749      ;
; 6.103 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.314      ; 6.753      ;
; 6.105 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.314      ; 6.751      ;
; 6.139 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.314      ; 6.717      ;
; 6.139 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.709      ;
; 6.144 ; read_index[4]  ; adc_buffer_rtl_0_bypass[16]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.277      ;
; 6.152 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.696      ;
; 6.176 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.672      ;
; 6.177 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.671      ;
; 6.178 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.670      ;
; 6.178 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.306      ; 6.670      ;
; 6.180 ; read_index[4]  ; adc_buffer_rtl_0_bypass[12]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.242      ;
; 6.186 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.305      ; 6.661      ;
; 6.186 ; read_index[5]  ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.075     ; 6.236      ;
; 6.197 ; read_index[6]  ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.076     ; 6.224      ;
; 6.198 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.315      ; 6.659      ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.291 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.969      ;
; 0.322 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.000      ;
; 0.428 ; read_index[11]              ; read_index[11]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[4]               ; read_index[4]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; capture_active              ; capture_active                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[9]               ; read_index[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[5]               ; read_index[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; measurement_active          ; measurement_active                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[8]               ; read_index[8]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_active                 ; read_active                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[6]               ; read_index[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[7]               ; read_index[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[10]              ; read_index[10]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[12]              ; read_index[12]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ema_pulse_n_reg             ; ema_pulse_n_reg                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[0]               ; read_index[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[1]               ; read_index[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; capture_done                ; capture_done                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ack_delay[0]                ; ack_delay[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; ack_delay[1]                ; ack_delay[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[3]               ; read_index[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.428 ; read_index[2]               ; read_index[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.692      ;
; 0.445 ; adc_buffer_rtl_0_bypass[32] ; fsmc_data_out[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.709      ;
; 0.447 ; oe_sync[0]                  ; oe_sync[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.711      ;
; 0.476 ; oe_sync[1]                  ; prev_oe                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.740      ;
; 0.598 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.276      ;
; 0.603 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.280      ;
; 0.603 ; sample_counter[13]          ; sample_counter[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.867      ;
; 0.607 ; adc_buffer_rtl_0_bypass[34] ; fsmc_data_out[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.871      ;
; 0.616 ; sample_counter[11]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.294      ;
; 0.621 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.299      ;
; 0.626 ; ack_delay[0]                ; ack_delay[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.890      ;
; 0.627 ; read_active                 ; fsmc_data_out[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.891      ;
; 0.629 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.306      ;
; 0.649 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.327      ;
; 0.657 ; sample_counter[10]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.335      ;
; 0.658 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.335      ;
; 0.659 ; sample_counter[5]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.337      ;
; 0.660 ; adc_buffer_rtl_0_bypass[31] ; fsmc_data_out[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.923      ;
; 0.661 ; adc_buffer_rtl_0_bypass[38] ; fsmc_data_out[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.924      ;
; 0.664 ; adc_buffer_rtl_0_bypass[33] ; fsmc_data_out[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.927      ;
; 0.664 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.341      ;
; 0.666 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.343      ;
; 0.668 ; read_index[11]              ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.359      ;
; 0.672 ; counter[9]                  ; counter[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.936      ;
; 0.672 ; counter[7]                  ; counter[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.936      ;
; 0.675 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.353      ;
; 0.675 ; counter[19]                 ; counter[19]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.939      ;
; 0.675 ; counter[18]                 ; counter[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.939      ;
; 0.676 ; counter[8]                  ; counter[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.940      ;
; 0.677 ; counter[6]                  ; counter[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.941      ;
; 0.678 ; adc_buffer_rtl_0_bypass[28] ; fsmc_data_out[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.942      ;
; 0.678 ; adc_buffer_rtl_0_bypass[36] ; fsmc_data_out[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.942      ;
; 0.679 ; counter[20]                 ; counter[20]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; adc_buffer_rtl_0_bypass[29] ; fsmc_data_out[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; counter[1]                  ; counter[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.679 ; sample_counter[1]           ; sample_counter[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.943      ;
; 0.680 ; sample_counter[3]           ; sample_counter[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; sample_counter[12]          ; sample_counter[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; sample_counter[10]          ; sample_counter[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; sample_counter[11]          ; sample_counter[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; sample_counter[5]           ; sample_counter[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.367      ;
; 0.680 ; counter[2]                  ; counter[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.680 ; sample_counter[2]           ; sample_counter[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.944      ;
; 0.681 ; sample_counter[4]           ; sample_counter[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.681 ; sample_counter[9]           ; sample_counter[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.945      ;
; 0.682 ; sample_counter[7]           ; sample_counter[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.682 ; counter[12]                 ; counter[12]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.682 ; counter[10]                 ; counter[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.946      ;
; 0.683 ; counter[14]                 ; counter[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.947      ;
; 0.684 ; sample_counter[8]           ; sample_counter[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.948      ;
; 0.685 ; sample_counter[6]           ; sample_counter[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.949      ;
; 0.687 ; counter[11]                 ; counter[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.951      ;
; 0.687 ; counter[15]                 ; counter[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.951      ;
; 0.688 ; counter[17]                 ; counter[17]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.952      ;
; 0.689 ; counter[3]                  ; counter[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.953      ;
; 0.690 ; counter[21]                 ; counter[21]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.954      ;
; 0.691 ; counter[16]                 ; counter[16]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.955      ;
; 0.692 ; counter[4]                  ; counter[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.956      ;
; 0.693 ; counter[22]                 ; counter[22]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.957      ;
; 0.696 ; counter[23]                 ; counter[23]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.960      ;
; 0.697 ; counter[5]                  ; counter[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.961      ;
; 0.708 ; sample_counter[0]           ; sample_counter[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.972      ;
; 0.708 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.395      ;
; 0.708 ; counter[0]                  ; counter[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.972      ;
; 0.715 ; read_index[5]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.406      ;
; 0.715 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.402      ;
; 0.722 ; start_sync[1]               ; measurement_active                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.986      ;
; 0.764 ; sample_counter[10]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.451      ;
; 0.769 ; capture_active              ; capture_done                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.033      ;
; 0.777 ; read_index[12]              ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.468      ;
; 0.829 ; adc_buffer_rtl_0_bypass[27] ; fsmc_data_out[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.093      ;
; 0.842 ; adc_buffer_rtl_0_bypass[35] ; fsmc_data_out[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.106      ;
; 0.843 ; counter[13]                 ; counter[13]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.107      ;
; 0.846 ; adc_buffer_rtl_0_bypass[30] ; fsmc_data_out[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.110      ;
; 0.882 ; read_index[9]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.561      ;
; 0.896 ; read_index[8]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.575      ;
; 0.903 ; sample_counter[5]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.580      ;
; 0.904 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.582      ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 150.67 MHz ; 150.67 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.863 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.308 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.921  ; 0.000         ;
; clk_20mhz                                            ; 24.889 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.863 ; read_index[10] ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.068     ; 6.569      ;
; 5.920 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 6.844      ;
; 5.994 ; read_index[4]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 6.442      ;
; 6.051 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.717      ;
; 6.202 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.574      ;
; 6.206 ; read_index[10] ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.066     ; 6.228      ;
; 6.214 ; read_index[10] ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.068     ; 6.218      ;
; 6.232 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.246      ; 6.542      ;
; 6.259 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.516      ;
; 6.278 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.253      ; 6.503      ;
; 6.281 ; read_index[5]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 6.155      ;
; 6.289 ; read_index[6]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 6.147      ;
; 6.300 ; read_index[0]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 6.136      ;
; 6.301 ; read_index[2]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 6.135      ;
; 6.314 ; read_index[11] ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 6.122      ;
; 6.333 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.447      ;
; 6.337 ; read_index[4]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 6.101      ;
; 6.338 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.430      ;
; 6.345 ; read_index[4]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 6.091      ;
; 6.346 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.422      ;
; 6.346 ; read_index[10] ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.066     ; 6.088      ;
; 6.357 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.411      ;
; 6.358 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.410      ;
; 6.360 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.247      ; 6.415      ;
; 6.363 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 6.415      ;
; 6.371 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.397      ;
; 6.390 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.389      ;
; 6.409 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.376      ;
; 6.414 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.368      ;
; 6.421 ; read_index[1]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 6.015      ;
; 6.430 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.248      ; 6.346      ;
; 6.468 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.314      ;
; 6.470 ; read_index[10] ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.068     ; 5.962      ;
; 6.472 ; read_index[10] ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.066     ; 5.962      ;
; 6.477 ; read_index[4]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.961      ;
; 6.478 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.290      ;
; 6.479 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.254      ; 6.303      ;
; 6.491 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.288      ;
; 6.509 ; read_index[10] ; adc_buffer_rtl_0_bypass[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.068     ; 5.923      ;
; 6.542 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.236      ; 6.222      ;
; 6.545 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 6.241      ;
; 6.561 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.219      ;
; 6.576 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.245      ; 6.197      ;
; 6.599 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 6.187      ;
; 6.601 ; read_index[4]  ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.835      ;
; 6.603 ; read_index[4]  ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.835      ;
; 6.610 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 6.176      ;
; 6.620 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.160      ;
; 6.624 ; read_index[5]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.814      ;
; 6.628 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.152      ;
; 6.632 ; read_index[5]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.804      ;
; 6.632 ; read_index[6]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.806      ;
; 6.639 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.141      ;
; 6.640 ; read_index[4]  ; adc_buffer_rtl_0_bypass[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.796      ;
; 6.640 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.140      ;
; 6.640 ; read_index[6]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.796      ;
; 6.643 ; read_index[0]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.795      ;
; 6.644 ; read_index[2]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.794      ;
; 6.650 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 6.128      ;
; 6.651 ; read_index[0]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.785      ;
; 6.652 ; read_index[2]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.784      ;
; 6.653 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.127      ;
; 6.657 ; read_index[11] ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.781      ;
; 6.658 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 6.120      ;
; 6.665 ; read_index[11] ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.771      ;
; 6.669 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 6.109      ;
; 6.670 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 6.108      ;
; 6.673 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.240      ; 6.095      ;
; 6.677 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.102      ;
; 6.683 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 6.095      ;
; 6.685 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.094      ;
; 6.696 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.083      ;
; 6.696 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.089      ;
; 6.697 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.082      ;
; 6.704 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.081      ;
; 6.707 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.249      ; 6.070      ;
; 6.710 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.069      ;
; 6.712 ; read_index[10] ; adc_buffer_rtl_0_bypass[16]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.068     ; 5.720      ;
; 6.715 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.070      ;
; 6.716 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.069      ;
; 6.729 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 6.056      ;
; 6.760 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.252      ; 6.020      ;
; 6.764 ; read_index[5]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.674      ;
; 6.764 ; read_index[1]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.674      ;
; 6.772 ; read_index[1]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.064     ; 5.664      ;
; 6.772 ; read_index[6]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.666      ;
; 6.778 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 6.001      ;
; 6.783 ; read_index[0]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.655      ;
; 6.784 ; read_index[2]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.654      ;
; 6.786 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 5.993      ;
; 6.790 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.250      ; 5.988      ;
; 6.797 ; read_index[11] ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.062     ; 5.641      ;
; 6.797 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 5.982      ;
; 6.798 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 5.981      ;
; 6.803 ; read_index[10] ; adc_buffer_rtl_0_bypass[12]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.065     ; 5.632      ;
; 6.811 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 5.968      ;
; 6.817 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.251      ; 5.962      ;
; 6.832 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 5.954      ;
; 6.836 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.257      ; 5.949      ;
; 6.840 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.258      ; 5.946      ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.308 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.878      ;
; 0.332 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.902      ;
; 0.344 ; read_active                 ; read_active                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; capture_done                ; capture_done                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; measurement_active          ; measurement_active                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[10]              ; read_index[10]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[8]               ; read_index[8]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[7]               ; read_index[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; capture_active              ; capture_active                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ack_delay[0]                ; ack_delay[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; ack_delay[1]                ; ack_delay[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; read_index[9]               ; read_index[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.574      ;
; 0.345 ; ema_pulse_n_reg             ; ema_pulse_n_reg                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[11]              ; read_index[11]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[0]               ; read_index[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[1]               ; read_index[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[12]              ; read_index[12]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[6]               ; read_index[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[5]               ; read_index[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[4]               ; read_index[4]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[3]               ; read_index[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.345 ; read_index[2]               ; read_index[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.574      ;
; 0.398 ; adc_buffer_rtl_0_bypass[32] ; fsmc_data_out[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.627      ;
; 0.398 ; oe_sync[0]                  ; oe_sync[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.421 ; oe_sync[1]                  ; prev_oe                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.651      ;
; 0.534 ; adc_buffer_rtl_0_bypass[34] ; fsmc_data_out[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.763      ;
; 0.537 ; sample_counter[13]          ; sample_counter[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.552 ; ack_delay[0]                ; ack_delay[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.553 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.123      ;
; 0.557 ; read_active                 ; fsmc_data_out[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.565 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.135      ;
; 0.570 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.139      ;
; 0.574 ; read_index[11]              ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.157      ;
; 0.576 ; adc_buffer_rtl_0_bypass[31] ; fsmc_data_out[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.805      ;
; 0.578 ; adc_buffer_rtl_0_bypass[38] ; fsmc_data_out[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.581 ; sample_counter[11]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.151      ;
; 0.583 ; adc_buffer_rtl_0_bypass[33] ; fsmc_data_out[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.586 ; counter[9]                  ; counter[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.586 ; counter[7]                  ; counter[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.592 ; counter[1]                  ; counter[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; counter[8]                  ; counter[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; sample_counter[5]           ; sample_counter[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; counter[6]                  ; counter[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; counter[19]                 ; counter[19]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; counter[18]                 ; counter[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.595 ; sample_counter[4]           ; sample_counter[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; counter[20]                 ; counter[20]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; sample_counter[12]          ; sample_counter[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; sample_counter[10]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.165      ;
; 0.595 ; sample_counter[1]           ; sample_counter[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; counter[2]                  ; counter[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; sample_counter[2]           ; sample_counter[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.596 ; sample_counter[3]           ; sample_counter[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; sample_counter[10]          ; sample_counter[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; sample_counter[11]          ; sample_counter[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; counter[11]                 ; counter[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; sample_counter[7]           ; sample_counter[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; counter[12]                 ; counter[12]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; sample_counter[9]           ; sample_counter[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; counter[14]                 ; counter[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; counter[10]                 ; counter[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; counter[17]                 ; counter[17]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; sample_counter[6]           ; sample_counter[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; sample_counter[8]           ; sample_counter[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; counter[15]                 ; counter[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.601 ; adc_buffer_rtl_0_bypass[28] ; fsmc_data_out[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.830      ;
; 0.601 ; adc_buffer_rtl_0_bypass[36] ; fsmc_data_out[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.830      ;
; 0.602 ; adc_buffer_rtl_0_bypass[29] ; fsmc_data_out[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.831      ;
; 0.603 ; counter[3]                  ; counter[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.603 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.173      ;
; 0.603 ; counter[21]                 ; counter[21]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.604 ; counter[4]                  ; counter[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.834      ;
; 0.605 ; counter[16]                 ; counter[16]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.606 ; counter[22]                 ; counter[22]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.836      ;
; 0.607 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.178      ;
; 0.609 ; counter[23]                 ; counter[23]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.839      ;
; 0.610 ; counter[5]                  ; counter[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.840      ;
; 0.613 ; sample_counter[5]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.183      ;
; 0.615 ; counter[0]                  ; counter[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.615 ; sample_counter[0]           ; sample_counter[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.620 ; start_sync[1]               ; measurement_active                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.850      ;
; 0.625 ; read_index[5]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.208      ;
; 0.625 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.195      ;
; 0.633 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.203      ;
; 0.635 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.205      ;
; 0.641 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.212      ;
; 0.669 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.247      ;
; 0.674 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.252      ;
; 0.676 ; capture_active              ; capture_done                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.906      ;
; 0.694 ; read_index[12]              ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.277      ;
; 0.699 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.277      ;
; 0.726 ; adc_buffer_rtl_0_bypass[27] ; fsmc_data_out[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.956      ;
; 0.734 ; adc_buffer_rtl_0_bypass[30] ; fsmc_data_out[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.963      ;
; 0.735 ; adc_buffer_rtl_0_bypass[35] ; fsmc_data_out[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.964      ;
; 0.740 ; sample_counter[10]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.318      ;
; 0.746 ; counter[13]                 ; counter[13]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.976      ;
; 0.758 ; read_index[9]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.330      ;
; 0.769 ; read_index[8]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.341      ;
; 0.785 ; read_index[6]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.360      ;
; 0.793 ; read_index[4]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.368      ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.938 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.107 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.951  ; 0.000         ;
; clk_20mhz                                            ; 24.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.938 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.705      ;
; 8.964 ; read_index[10] ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.040     ; 3.484      ;
; 9.001 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.645      ;
; 9.027 ; read_index[4]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.424      ;
; 9.110 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.539      ;
; 9.133 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.516      ;
; 9.152 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.498      ;
; 9.156 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.490      ;
; 9.157 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.489      ;
; 9.169 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.483      ;
; 9.171 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.475      ;
; 9.171 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.475      ;
; 9.172 ; read_index[10] ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.039     ; 3.277      ;
; 9.173 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.479      ;
; 9.177 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.469      ;
; 9.182 ; read_index[6]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.269      ;
; 9.183 ; read_index[5]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.268      ;
; 9.184 ; read_index[10] ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.039     ; 3.265      ;
; 9.196 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.456      ;
; 9.196 ; read_index[10] ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.040     ; 3.252      ;
; 9.197 ; read_index[0]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.254      ;
; 9.197 ; read_index[2]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.254      ;
; 9.203 ; read_index[11] ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.248      ;
; 9.212 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.441      ;
; 9.215 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.438      ;
; 9.219 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.430      ;
; 9.224 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.422      ;
; 9.232 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.423      ;
; 9.235 ; read_index[4]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.217      ;
; 9.247 ; read_index[4]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.205      ;
; 9.250 ; read_index[1]  ; adc_buffer_rtl_0_bypass[14]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.201      ;
; 9.259 ; read_index[4]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.192      ;
; 9.265 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.142      ; 3.385      ;
; 9.267 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.386      ;
; 9.275 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.381      ;
; 9.276 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.377      ;
; 9.282 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.370      ;
; 9.322 ; read_index[10] ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.040     ; 3.126      ;
; 9.323 ; read_index[10] ; adc_buffer_rtl_0_bypass[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.040     ; 3.125      ;
; 9.323 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.135      ; 3.320      ;
; 9.328 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.325      ;
; 9.328 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.324      ;
; 9.329 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.323      ;
; 9.330 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.326      ;
; 9.336 ; read_index[10] ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.039     ; 3.113      ;
; 9.339 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a11~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.317      ;
; 9.343 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.309      ;
; 9.343 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.309      ;
; 9.349 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.303      ;
; 9.351 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.301      ;
; 9.352 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.300      ;
; 9.357 ; read_index[10] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.141      ; 3.292      ;
; 9.366 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.286      ;
; 9.366 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.286      ;
; 9.370 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.283      ;
; 9.371 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.282      ;
; 9.372 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.280      ;
; 9.385 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.268      ;
; 9.385 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.268      ;
; 9.385 ; read_index[4]  ; adc_buffer_rtl_0_bypass[8]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.066      ;
; 9.386 ; read_index[4]  ; adc_buffer_rtl_0_bypass[6]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.065      ;
; 9.386 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.138      ; 3.260      ;
; 9.387 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.268      ;
; 9.388 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.267      ;
; 9.390 ; read_index[6]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.062      ;
; 9.391 ; read_index[5]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.061      ;
; 9.391 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.262      ;
; 9.396 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.256      ;
; 9.399 ; read_index[4]  ; adc_buffer_rtl_0_bypass[26]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.053      ;
; 9.402 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.253      ;
; 9.402 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.253      ;
; 9.402 ; read_index[6]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.050      ;
; 9.403 ; read_index[5]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.049      ;
; 9.405 ; read_index[0]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.047      ;
; 9.405 ; read_index[2]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.047      ;
; 9.408 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.247      ;
; 9.411 ; read_index[11] ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.041      ;
; 9.414 ; read_index[6]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.037      ;
; 9.415 ; read_index[5]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.036      ;
; 9.417 ; read_index[0]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.035      ;
; 9.417 ; read_index[2]  ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.035      ;
; 9.419 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.233      ;
; 9.420 ; read_index[4]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.232      ;
; 9.423 ; read_index[11] ; adc_buffer_rtl_0_bypass[18]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 3.029      ;
; 9.429 ; read_index[0]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.022      ;
; 9.429 ; read_index[2]  ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.022      ;
; 9.430 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.226      ;
; 9.431 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.225      ;
; 9.435 ; read_index[11] ; adc_buffer_rtl_0_bypass[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.037     ; 3.016      ;
; 9.437 ; read_index[6]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.215      ;
; 9.438 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.145      ; 3.215      ;
; 9.438 ; read_index[5]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.214      ;
; 9.445 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.211      ;
; 9.445 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.211      ;
; 9.451 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.148      ; 3.205      ;
; 9.452 ; read_index[0]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.200      ;
; 9.452 ; read_index[2]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.200      ;
; 9.455 ; read_index[1]  ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a9~portb_address_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.147      ; 3.200      ;
; 9.458 ; read_index[1]  ; adc_buffer_rtl_0_bypass[24]                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; -0.036     ; 2.994      ;
; 9.458 ; read_index[11] ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a10~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.500       ; 0.144      ; 3.194      ;
+-------+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.107 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.428      ;
; 0.118 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.439      ;
; 0.179 ; ema_pulse_n_reg             ; ema_pulse_n_reg                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; read_index[9]               ; read_index[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ack_delay[0]                ; ack_delay[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; ack_delay[1]                ; ack_delay[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; capture_active              ; capture_active                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[5]               ; read_index[5]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[4]               ; read_index[4]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[0]               ; read_index[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[8]               ; read_index[8]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[1]               ; read_index[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_active                 ; read_active                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; measurement_active          ; measurement_active                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[6]               ; read_index[6]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[7]               ; read_index[7]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[11]              ; read_index[11]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; capture_done                ; capture_done                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[12]              ; read_index[12]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[10]              ; read_index[10]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[3]               ; read_index[3]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.180 ; read_index[2]               ; read_index[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.296      ;
; 0.186 ; adc_buffer_rtl_0_bypass[32] ; fsmc_data_out[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.302      ;
; 0.187 ; oe_sync[0]                  ; oe_sync[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.303      ;
; 0.200 ; oe_sync[1]                  ; prev_oe                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.316      ;
; 0.247 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.568      ;
; 0.250 ; adc_buffer_rtl_0_bypass[34] ; fsmc_data_out[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.366      ;
; 0.252 ; sample_counter[13]          ; sample_counter[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.369      ;
; 0.253 ; sample_counter[7]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.574      ;
; 0.254 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a3~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.574      ;
; 0.261 ; sample_counter[11]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.582      ;
; 0.262 ; ack_delay[0]                ; ack_delay[1]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.378      ;
; 0.268 ; read_active                 ; fsmc_data_out[13]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.384      ;
; 0.270 ; sample_counter[10]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.591      ;
; 0.270 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.591      ;
; 0.270 ; read_index[11]              ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.600      ;
; 0.273 ; sample_counter[5]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.594      ;
; 0.276 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.598      ;
; 0.278 ; adc_buffer_rtl_0_bypass[31] ; fsmc_data_out[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.394      ;
; 0.279 ; adc_buffer_rtl_0_bypass[38] ; fsmc_data_out[11]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.395      ;
; 0.280 ; adc_buffer_rtl_0_bypass[33] ; fsmc_data_out[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.396      ;
; 0.283 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.605      ;
; 0.284 ; counter[7]                  ; counter[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.400      ;
; 0.285 ; counter[9]                  ; counter[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.285 ; counter[19]                 ; counter[19]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.401      ;
; 0.286 ; adc_buffer_rtl_0_bypass[28] ; fsmc_data_out[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.402      ;
; 0.286 ; counter[8]                  ; counter[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.402      ;
; 0.286 ; counter[6]                  ; counter[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.402      ;
; 0.287 ; counter[20]                 ; counter[20]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; sample_counter[5]           ; sample_counter[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; sample_counter[1]           ; sample_counter[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; adc_buffer_rtl_0_bypass[36] ; fsmc_data_out[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.403      ;
; 0.288 ; counter[12]                 ; counter[12]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[18]                 ; counter[18]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[12]          ; sample_counter[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sample_counter[9]           ; sample_counter[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sample_counter[11]          ; sample_counter[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; adc_buffer_rtl_0_bypass[29] ; fsmc_data_out[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; counter[1]                  ; counter[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; sample_counter[2]           ; sample_counter[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sample_counter[3]           ; sample_counter[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sample_counter[4]           ; sample_counter[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.609      ;
; 0.288 ; sample_counter[7]           ; sample_counter[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.289 ; sample_counter[6]           ; sample_counter[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; sample_counter[8]           ; sample_counter[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; sample_counter[10]          ; sample_counter[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; counter[14]                 ; counter[14]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter[2]                  ; counter[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; counter[10]                 ; counter[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.611      ;
; 0.291 ; counter[11]                 ; counter[11]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.407      ;
; 0.291 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a1~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.613      ;
; 0.292 ; counter[3]                  ; counter[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.292 ; counter[17]                 ; counter[17]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.408      ;
; 0.293 ; counter[4]                  ; counter[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[15]                 ; counter[15]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[21]                 ; counter[21]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.293 ; counter[16]                 ; counter[16]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.409      ;
; 0.294 ; counter[22]                 ; counter[22]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.410      ;
; 0.294 ; read_index[5]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.624      ;
; 0.296 ; counter[5]                  ; counter[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.412      ;
; 0.297 ; counter[23]                 ; counter[23]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.413      ;
; 0.299 ; sample_counter[0]           ; sample_counter[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.300 ; counter[0]                  ; counter[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.312 ; start_sync[1]               ; measurement_active                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.428      ;
; 0.314 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.639      ;
; 0.324 ; sample_counter[1]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.649      ;
; 0.329 ; sample_counter[0]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.654      ;
; 0.330 ; capture_active              ; capture_done                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.446      ;
; 0.336 ; read_index[12]              ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.666      ;
; 0.344 ; sample_counter[10]          ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.669      ;
; 0.348 ; adc_buffer_rtl_0_bypass[27] ; fsmc_data_out[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.465      ;
; 0.351 ; counter[13]                 ; counter[13]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.467      ;
; 0.352 ; adc_buffer_rtl_0_bypass[30] ; fsmc_data_out[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.468      ;
; 0.354 ; adc_buffer_rtl_0_bypass[35] ; fsmc_data_out[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.470      ;
; 0.374 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a5~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.695      ;
; 0.377 ; read_index[9]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.700      ;
; 0.381 ; read_index[8]               ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.704      ;
; 0.388 ; sample_counter[2]           ; altsyncram:adc_buffer_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.709      ;
+-------+-----------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 5.068 ; 0.107 ; N/A      ; N/A     ; 5.912               ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 24.629              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.068 ; 0.107 ; N/A      ; N/A     ; 5.912               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_20mhz                                            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ON_32         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CTRL_SW       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P         ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; FSMC_D[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSMC_D[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_P(n)      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_20mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; adc_data[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; START_FPGA              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; FPGA_OE                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.01e-08 V                   ; 3.12 V              ; -0.0528 V           ; 0.186 V                              ; 0.158 V                              ; 6.49e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.01e-08 V                  ; 3.12 V             ; -0.0528 V          ; 0.186 V                             ; 0.158 V                             ; 6.49e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.0175 V           ; 0.144 V                              ; 0.028 V                              ; 2.72e-10 s                  ; 3.76e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.0175 V          ; 0.144 V                             ; 0.028 V                             ; 2.72e-10 s                 ; 3.76e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.454 V                      ; -0.454 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.454 V                     ; -0.454 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.77e-05 V                   ; 3.09 V              ; -0.0123 V           ; 0.04 V                               ; 0.09 V                               ; 9.6e-10 s                   ; 9.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.77e-05 V                  ; 3.09 V             ; -0.0123 V          ; 0.04 V                              ; 0.09 V                              ; 9.6e-10 s                  ; 9.95e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.35 V              ; -0.0127 V           ; 0.1 V                                ; 0.049 V                              ; 4.56e-10 s                  ; 5.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.35 V             ; -0.0127 V          ; 0.1 V                               ; 0.049 V                             ; 4.56e-10 s                 ; 5.98e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.094 V                              ; 0.055 V                              ; 3.78e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.094 V                             ; 0.055 V                             ; 3.78e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.34 V              ; -0.0096 V           ; 0.063 V                              ; 0.023 V                              ; 6.92e-10 s                  ; 6.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.34 V             ; -0.0096 V          ; 0.063 V                             ; 0.023 V                             ; 6.92e-10 s                 ; 6.75e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.33 V              ; -0.00204 V          ; 0.091 V                              ; 0.053 V                              ; 3.77e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.33 V             ; -0.00204 V         ; 0.091 V                             ; 0.053 V                             ; 3.77e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.91e-06 V                   ; 2.35 V              ; -0.00923 V          ; 0.127 V                              ; 0.041 V                              ; 4.74e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.91e-06 V                  ; 2.35 V             ; -0.00923 V         ; 0.127 V                             ; 0.041 V                             ; 4.74e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.345 V                      ; -0.345 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.345 V                     ; -0.345 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EMA_PULSE_P   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; EMA_PULSE_N   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.36e-08 V                   ; 3.54 V              ; -0.0838 V           ; 0.333 V                              ; 0.336 V                              ; 4.76e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 4.36e-08 V                  ; 3.54 V             ; -0.0838 V          ; 0.333 V                             ; 0.336 V                             ; 4.76e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ON_32         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; CTRL_SW       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.76 V              ; -0.0227 V           ; 0.154 V                              ; 0.031 V                              ; 2.58e-10 s                  ; 2.94e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.76 V             ; -0.0227 V          ; 0.154 V                             ; 0.031 V                             ; 2.58e-10 s                 ; 2.94e-10 s                 ; No                        ; Yes                       ;
; CLK_P         ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; FSMC_D[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; FSMC_D[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; FSMC_D[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; FSMC_D[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; CLK_P(n)      ; LVDS         ; 0 s                 ; 0 s                 ; 0.562 V                      ; -0.562 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-10 s                  ; 3.79e-10 s                  ; Yes                        ; Yes                        ; 0.562 V                     ; -0.562 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-10 s                 ; 3.79e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8162     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8162     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_20mhz                                            ; clk_20mhz                                            ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; FPGA_OE      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLK_P       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_P(n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EMA_PULSE_P ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FSMC_D[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ON_32       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 19 11:52:39 2025
Info: Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (332104): Reading SDC File: 'signal_adc_fsmc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(50): *|pll_20_to_80|*clk[0] could not be matched with a clock File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332049): Ignored set_clock_groups at signal_adc_fsmc.sdc(50): Argument -group with value [get_clocks {*|pll_20_to_80|*clk[0]}] contains zero elements File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {*|pll_20_to_80|*clk[0]}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 50
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(53): clk_80mhz could not be matched with a clock File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_input_delay at signal_adc_fsmc.sdc(53): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
    Info (332050): set_input_delay -clock [get_clocks {clk_80mhz}] -max 5.000 [get_ports {FPGA_OE}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 53
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(54): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 3.000 [get_ports {FSMC_D[*]}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 54
Warning (332049): Ignored set_output_delay at signal_adc_fsmc.sdc(60): Argument -clock is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
    Info (332050): set_output_delay -clock [get_clocks {clk_80mhz}] -max 1.000 [get_ports {ON_32}] File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 60
Warning (332174): Ignored filter at signal_adc_fsmc.sdc(61): pulse_active could not be matched with a register File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Warning (332049): Ignored set_max_delay at signal_adc_fsmc.sdc(61): Argument <from> is an empty collection File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
    Info (332050): set_max_delay -from [get_registers {pulse_active}] -to [get_ports {ON_32}] 2.000 File: C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc Line: 61
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Info (332146): Worst-case setup slack is 5.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.068               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.291               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.912
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.912               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.865               0.000 clk_20mhz 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.863
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.863               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.921               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.889               0.000 clk_20mhz 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.938               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.107               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.951
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.951               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.629               0.000 clk_20mhz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Fri Dec 19 11:52:43 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


