// Seed: 1141825716
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
);
  assign id_0 = 1;
  type_5(
      id_1, id_2 + !id_0 + id_0 - 1'b0
  );
  logic id_3;
endmodule
module module_1 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    output logic id_8,
    output id_9,
    input logic id_10,
    input id_11,
    input id_12,
    input id_13,
    input id_14
    , id_26,
    output id_15,
    input id_16,
    output id_17,
    input id_18,
    output logic id_19,
    input logic id_20,
    input id_21,
    input id_22,
    input logic id_23,
    input id_24,
    input id_25
);
  assign id_4 = id_21;
endmodule
