<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang xml:lang>
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Vector Convert</title>
  <style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
width: 0.8em;
margin: 0 0.8em 0.2em -1.6em;
vertical-align: middle;
}
.display.math{display: block; text-align: center; margin: 0.5rem auto;}
</style>
  <style type="text/css">body {font-family: arial, helvetica, sans-serif;font-size: 10pt;font-weight: normal;}#title-block-header {display:none;}.level1{margin-left: 0px;}.level2{margin-left: 20px;}.level3{margin-left: 30px;}.level4{margin-left: 40px;}h4 {color:red;}.level5{margin-left: 50px;}.level6{margin-left: 60px;}</style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">Vector Convert</h1>
</header>
<section id="vector-convert" class="level1">
<h1>Vector Convert</h1>
<p>The Vector Convert block supports Data Type Conversion feature for
vector type inputs.</p>
<p>Hardware notes: Rounding and saturating require hardware resources;
truncating and wrapping do not.</p>
<p><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAGgAAABLCAYAAACcJMI5AAAACXBIWXMAAA7EAAAOxAGVKw4bAAAHp0lEQVR4nO2cbWxT1xmAn3v9ESdxFtLEHxkEKlJWibpim6qNHzAtiVg7xFotm1RaTVmy0hWISMdH0LoMAeqIoDTqjwWtH+uCNk2DbtombVILJSD1a3RTRwEnUDIIJGRJnAQ7305s37MfIV0gdmI7tnPa3Oen7Xv83vfxOT7nPVdHEUIIdKRFne8AdGbGONObiqKkKo4FT6SBbEZBAO+d70p4MDp3smaVM+J7swqarQGd+Inmxx+VoGgb04meaH/0+iRBcnRBkqMLkhxdkOREPUmYb7IyTORkpUX9eUuaASEEY+NaTN9jNqlc7xwkGJKjwPKZEJRtNbPy3kWoamoWzl19owyNBlLyXbMh/RAXjxxNE7iveWnrHkLTou8JIU3Q1jUkjRyQXFC8cpqv++gfGqe9e5iBkQBaFPVgTQgGhwO0e4bnEnLCkVbQXOVMcvmGj2BwdkHBoOBymy+uWJOJlIISJQcgFBI0t3pnHOo0TdDU6iUkycRgKtIJSqScSYb9Qa52DISVpGmC/9wcYMQfjDvmZCKVoGTImcTj9dPj898hSdMEPb6J12VFGkHJlDPJtY5B/OMhhBAIIfCPh7jaMRhvyClBCkHWdBOu5TmxyRGxyfn0mlYfiqKgKApNrb6IG2WyIMVCVROCsUAILYZF/1hAIxCMrUowcV2Ic1f6EALGA6GYr081Ugga8QdpbvVR4LASS7GgwGGlvXso5j94WScE4ZBiiIOJpLV3DxHDwh9VmZCUYZHid5YUVIDe3l4OHz5MT0/PvAazkCVFyr0K0NDQwO7duykuLsbj8aQ0sLtZqJIi5V4FKC8vx+Vy4Xa7KSkp+VxI+se7jWwu28CFcx8mKcr4ePfMW2Ffj5R7FcBms9HY2Pi5krT03kLWfPPh5AUYB3293Zx68y9h34uU+08nCXa7fZqk+WYuklasuC8pMV38+J9sevJhnn7yERpeqQPgg3feZnPZBrY9Vcr+57aiaRrdnR1Ubfoe2zc/ztbyx/jvzRvU1+3n/L8/5NhvfzWt3Ugd5I5Z3N2SZGBSUjTryTeO/4Hdu35Ck/s8y5xWTIbET1JfPPBTflH3Oq/+/k1aLjfR7/Pi897i+Rdf45ev/5kxv5+mCx9x5tTf+EbJel56+TjbnzvArb4evv/EU6z66tfZWLZlWrvhOojH45m+DrLb7Rw7dgyXy5Xwm4uXDIuRrAwjoSld6bVXX+FPf3wDgJaWFrbv2Mm2qmf5YdkPADh08CDvv/M2l5ov0u+9xdrib885jkAgwGC/F2f+EgBqX/oNAHZHPgf37cRkMnH1SjODAz4e+tpafr5rE50dbRSt+w6uVQ/RdOGjGdufmnu3201lZeV0QR6Ph40bN875ZhLFYlsmSx2Z08pAVdsqqdpWSVtbG6WlpWzZ/GPS04wIIQhpgsee2MK67z6d0FgiPap+cN8OXv7d38mzOTmwpwqA++5/gIbjpzj7/hnq6/ax/tHHKfzSyhnbn5p7l8vFkSNH7hziPB4PJSUluN1uKXpQ4eIsCsLImUTTNCoqKqivrycrKwtNwHhA4+Mrt5JSLTAaTSy6J4/r11oQQvCz7T+is6Od0dER7sm14/P2ce5fHxAIjHPqrb/S0X6donUbqHhmB59cuoiiqowHwtcO7859Y2Mjdrv9/z0o3AccDkfCbzIaVEXh/mXZLLKaZyyg1tbWUlRUxOrVq9E0wchYkKZr3qQ+kbOr5hC1e6oIhoKsLXqE/MUFfGt9KVvLH8WZv4SyTc/y6yMvUL3nMC88X43Fko4mNHbVHCI3z0HLpYvU1+2f1m44OQCKEEL09PRQXFw87QOKovDe+S7WrHKm7Nlso0HlgeWLyEgzzijn7Nmz1NTUcPLkSRRFxTc0zic3+qN6/kAGpuZ08jntu+XA7WLp0aNHw9pLNWkmAw8W5mA2GSKO95Ps3buX7u5uiktKCAQ0Vn55NRXP7ExNoEkgUu6NABUVFcBERcFms6U+OiZmag8W5mBQlVnlAJw4cQJNE7R1D9PRI9eTOPFw+vTpsLk3AuTl5VFdXZ3yoCbJSDfylRW5MV2jCUHLzQF649iuTjMbpNsPitQxpKguituzr1AMJYOxgBbXTM1kUFn+xSwAWtoHCIZi3/RLJVIIGvUHaWr1Jn3DTlUUChxWhAAFWOqw0to5KPW294LasHPkpmM23v6PU8BsVMjPTY8v4BQhjSBIrqRsq4nsTBPKlC6qqApfyDSRnWmON+SkI5UgSI4ki8mAMzcz7LECiqLgzMsgzWyIN+SkIp0gSKwkg6pQ4Myc8b9NVQhb75MBKQVB4iQttmVgiCLxqqqwxJYRT6hJRVpBMHdJedkW0i2mqE5MURWFdIsJW7ZlDhEnHqkFQfySljmt2HIsMU3bVQXycixYzFKsPgBJ1kGzMeIP0tY1iDXdFPU1ZpMRDY1gILaFqNGoEgjKU2H4TAgCGB0LMTomT+JShfRD3EJHFyQ5uiDJ0QVJji5IcqKexemH+s0PUQnSD/ObP/QhTnKUmc7N1k/9TR1xnfor81bwQkEf4iRHFyQ5uiDJ0QVJji5IcnRBkqMLkhxdkOTogiRHFyQ5uiDJ0QVJji5IcnRBkqMLkhxdkOTogiTnf7UznB2I1ud5AAAAAElFTkSuQmCC" /></p>
<section id="description" class="level2">
<h2>Description</h2>
<p>Super Sample Rate (SSR): This configurable GUI parameter is primarily
used to control processing of multiple data samples on every sample
period. This blocks enable 1-D vector data support for the primary block
operation.</p>
<p>The Vector Convert block converts each input sample to a number of a
desired arithmetic type. For example, a number can be converted to a
signed (two&#39;s complement) or unsigned value.</p>
</section>
<section id="parameters" class="level2">
<h2>Parameters</h2>
<section id="basic-tab" class="level3">
<h3>Basic tab</h3>
<p>Parameters specific to the Basic tab are as follows:</p>
<section id="output-type" class="level4">
<h4>Output Type</h4>
<ul>
<li>Specify the output data type.
<ul>
<li>Boolean</li>
<li>Fixed-point</li>
<li>Floating-point</li>
</ul></li>
</ul>
</section>
<section id="arithmetic-type" class="level4">
<h4>Arithmetic Type</h4>
<ul>
<li>If the Output Type is specified as fixed-point, you can select
Signed (two’s comp) or Unsigned.</li>
</ul>
</section>
<section id="fixed-point-precision" class="level4">
<h4>Fixed-point Precision</h4>
<ul>
<li><h4 id="number-of-bits">Number of bits</h4>
<p>Specifies the bit location of the binary point, where bit zero is the
least significant bit</p></li>
<li><h4 id="binary-point">Binary point</h4>
<p>Specifies the bit location of the binary point, where bit zero is the
least significant bit.</p></li>
</ul>
</section>
<section id="floating-point-precision" class="level4">
<h4>Floating-point Precision</h4>
<ul>
<li><h4 id="single">Single</h4>
<p>Specifies single precision (32 bits).</p></li>
<li><h4 id="double">Double</h4>
<p>Specifies double precision (64 bits).</p></li>
<li><h4 id="custom">Custom</h4>
<p>Activates the field below so you can specify the Exponent width and
the Fraction width.</p></li>
<li><h4 id="exponent-width">Exponent width</h4>
<p>Specify the exponent width.</p></li>
<li><h4 id="fraction-width">Fraction width</h4>
<p>Specify the fraction width.</p></li>
</ul>
</section>
<section id="quantization" class="level4">
<h4>Quantization</h4>
<ul>
<li><p>Quantization errors occur when the number of fractional bits is
insufficient to represent the fractional portion of a value. The options
are to Truncate (for example, to discard bits to the right of the least
significant representable bit), or to Round(unbiased: +/- inf) or Round
(unbiased: even values).</p></li>
<li><p>Round (unbiased: +/- inf) also known as &quot;Symmetric Round (towards
+/- inf)&quot; or &quot;Symmetric Round (away from zero)&quot;. This is similar to the
MATLAB <code>round()</code> function. This method rounds the value to
the nearest desired bit away from zero and when there is a value at the
midpoint between two possible rounded values, the one with the larger
magnitude is selected. For example, to round 01.0110 to a Fix_4_2, this
yields 01.10, since 01.0110 is exactly between 01.01 and 01.10 and the
latter is further from zero.</p></li>
<li><p>Round (unbiased: even values) also known as &quot;Convergent Round
(toward even)&quot; or &quot;Unbiased Rounding&quot;. Symmetric rounding is biased
because it rounds all ambiguous midpoints away from zero which means the
average magnitude of the rounded results is larger than the average
magnitude of the raw results. Convergent rounding removes this by
alternating between a symmetric round toward zero and symmetric round
away from zero. That is, midpoints are rounded toward the nearest even
number. For example, to round 01.0110 to a Fix_4_2, this yields 01.10,
since 01.0110 is exactly between 01.01 and 01.10 and the latter is even.
To round 01.1010 to a Fix_4_2, this yields 01.10, since 01.1010 is
exactly between 01.10 and 01.11 and the former is even.</p></li>
</ul>
</section>
<section id="overflow" class="level4">
<h4>Overflow</h4>
<p>Overflow errors occur when a value lies outside the representable
range. For overflow the options are to Saturate to the largest
positive/smallest negative value, to Wrap (for example, to discard bits
to the left of the most significant representable bit), or to Flag as
error (an overflow as a Simulink error) during simulation. Flag as error
is a simulation only feature. The hardware generated is the same as when
Wrap is selected.</p>
</section>
<section id="optional-ports" class="level4">
<h4>Optional Ports</h4>
<ul>
<li><h4 id="provide-enable-port">Provide enable port:</h4>
Activates an optional enable (en) pin on the block. When the enable
signal is not asserted the block holds its current state until the
enable signal is asserted again or the reset signal is asserted.</li>
</ul>
</section>
<section id="latency" class="level4">
<h4>Latency</h4>
<p>The Latency value defines the number of sample periods by which the
block&#39;s output is delayed. One sample period might correspond to
multiple clock cycles in the corresponding FPGA implementation (for
example, when the hardware is over-clocked with respect to the Simulink
model). Model Composer will not perform extensive pipelining unless you
select the Pipeline for maximum performance option (described below);
additional latency is usually implemented as a shift register on the
output of the block.</p>
</section>
<section id="implementation-tab" class="level4">
<h4>Implementation tab</h4>
<p>Parameters specific to the Implementation tab are as follows:</p>
<ul>
<li><h4 id="performance-parameters">Performance Parameters</h4>
<p>Pipeline for maximum performance<br />
The LogiCORE™ can be internally pipelined to optimize for speed instead
of area. Selecting this option puts all user defined latency into the
core until the maximum allowable latency is reached. If the Pipeline for
maximum performance option is not selected and latency is greater than
zero, a single output register is put in the core and additional latency
is added on the output of the core.</p>
<p>The Pipeline for maximum performance option adds the pipeline
registers throughout the block, so that the latency is distributed,
instead of adding it only at the end. This helps to meet tight timing
constraints in the design.</p></li>
</ul>
<p>Other parameters used by this block are explained in the topic <a href="common-options-in-block-parameter-dialog-boxes-aa1032308.html">Common
Options in Block Parameter Dialog Boxes</a>.</p>
</section>
</section>
</section>
<section id="logicore-documentation" class="level2">
<h2>LogiCORE™ Documentation</h2>
<p>Floating-Point Operator LogiCORE IP Product Guide (<a href="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=floating_point;v=latest;d=pg060-floating-point.pdf">PG060</a>)</p>
</section>
</section>
</body>
</html>
