#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Dec 30 12:22:43 2022
# Process ID: 6024
# Current directory: C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10228 C:\Users\Wegdan\Documents\GitHub\PLC_Project\plc_project2\PLC_Project.xpr
# Log file: C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/vivado.log
# Journal file: C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Wegdan/Documents/GitHub/PLC_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 811.641 ; gain = 171.387
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/xsim.dir/tb_neuralNetw_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 12:55:09 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 813.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuralNetw_behav -key {Behavioral:sim_1:Functional:tb_neuralNetw} -tclbatch {tb_neuralNetw.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tb_neuralNetw.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuralNetw_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 852.285 ; gain = 38.871
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd:1]
[Fri Dec 30 12:57:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 30 12:59:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MAC_acc16' is not ideal for floorplanning, since the cellview 'MAC_acc16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1189.488 ; gain = 2.414
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.316 . Memory (MB): peak = 1189.488 ; gain = 2.414
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1289.438 ; gain = 287.055
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MAC_acc16' is not ideal for floorplanning, since the cellview 'MAC_acc16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1836.285 ; gain = 104.820
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.645 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1996.086 ; gain = 89.707
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2057.496 ; gain = 151.117
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.867 ; gain = 17.750
add_bp {C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd} 69
remove_bps -file {C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd} -line 69
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2372.113 ; gain = 234.926
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2443.668 ; gain = 34.555
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2517.488 ; gain = 73.820
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2587.898 ; gain = 70.410
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2660.000 ; gain = 55.559
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2732.586 ; gain = 57.477
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:48]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_neuralnetw in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2891.289 ; gain = 31.250
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2961.484 ; gain = 70.195
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3032.508 ; gain = 56.867
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3104.117 ; gain = 71.609
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3368.922 ; gain = 242.617
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3442.160 ; gain = 26.328
set_property top multiplieraccurate88_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplieraccurate88_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplieraccurate88_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/multiplieraccurate88_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplieraccurate88_tb_behav xil_defaultlib.multiplieraccurate88_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88_tb
Built simulation snapshot multiplieraccurate88_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/xsim.dir/multiplieraccurate88_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 14:58:46 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3513.363 ; gain = 71.203
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/tb_neuralNetw_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplieraccurate88_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplieraccurate88_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/multiplieraccurate88_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplieraccurate88_tb_behav xil_defaultlib.multiplieraccurate88_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88_tb
Built simulation snapshot multiplieraccurate88_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/xsim.dir/multiplieraccurate88_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 14:59:02 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplieraccurate88_tb_behav -key {Behavioral:sim_1:Functional:multiplieraccurate88_tb} -tclbatch {multiplieraccurate88_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source multiplieraccurate88_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplieraccurate88_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3513.363 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3537.184 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multiplieraccurate88_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj multiplieraccurate88_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/multiplieraccurate88_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplieraccurate88_tb_behav xil_defaultlib.multiplieraccurate88_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88_tb
Built simulation snapshot multiplieraccurate88_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3537.184 ; gain = 0.000
set_property top tb_neuralNetw [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3537.184 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/multiplieraccurate88_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/tb_neuralNetw_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/xsim.dir/tb_neuralNetw_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 30 15:11:23 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3537.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuralNetw_behav -key {Behavioral:sim_1:Functional:tb_neuralNetw} -tclbatch {tb_neuralNetw.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tb_neuralNetw.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuralNetw_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.813 ; gain = 26.629
add_wave {{/tb_neuralNetw/uut/MAC/sumtotal}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3595.027 ; gain = 31.215
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3595.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3595.027 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3633.898 ; gain = 70.086
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3705.430 ; gain = 71.531
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3732.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3732.359 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 3775.164 ; gain = 69.734
close [ open C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd w ]
add_files C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_neuralnetw in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 34 [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_neuralnetw in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_33Bits [adder_33bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3809.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3809.230 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 3853.332 ; gain = 44.102
close [ open C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd w ]
add_files C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <34> is out of range [33:0] of array <x> [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_neuralnetw in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <34> is out of range [33:0] of array <x> [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_neuralnetw in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_33Bits [adder_33bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_34Bits [adder_34bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3931.109 ; gain = 18.375
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 34 elements ; expected 33 [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd:71]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_neuralnetw in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_33Bits [adder_33bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_34Bits [adder_34bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4001.055 ; gain = 42.570
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_neuralnetw in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 35 [C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_neuralnetw in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_33Bits [adder_33bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_34Bits [adder_34bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4075.039 ; gain = 41.336
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_33Bits [adder_33bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_34Bits [adder_34bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 4144.859 ; gain = 68.441
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_33Bits [adder_33bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_34Bits [adder_34bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4215.215 ; gain = 70.355
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_33Bits [adder_33bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_34Bits [adder_34bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 4285.668 ; gain = 70.453
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_neuralNetw' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_neuralNetw_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/UDM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UDM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Accurate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Accurate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplierapprox88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplierapprox88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/multiplieraccurate88.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplieraccurate88
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_Aprrox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_Aprrox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/approxMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity approxMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/accMult_16x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accMult_16x16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_approx16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_approx16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/HiddenNeuron_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HiddenNeuron_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/Act_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Act_32bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/MAC_acc16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MAC_acc16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_approx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_approx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sources_1/new/NeuralNetw_acc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NeuralNetw_acc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.srcs/sim_1/new/tb_neuralNetw.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_neuralNetw
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wegdan/Documents/GitHub/PLC_Project/plc_project2/PLC_Project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1ba1becea8d54226a7bdd09e5cea07b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuralNetw_behav xil_defaultlib.tb_neuralNetw -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Accurate [accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_16bit [adder_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplieraccurate88 [multiplieraccurate88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc [mac_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_16bits [act_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_acc [hiddenneuron_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.accMult_16x16 [accmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bits [adder_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_33Bits [adder_33bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_34Bits [adder_34bits_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_acc16 [mac_acc16_default]
Compiling architecture behavioral of entity xil_defaultlib.Act_32bits [act_32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_acc [neuralnetw_acc_default]
Compiling architecture behavioral of entity xil_defaultlib.UDM [udm_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplierapprox88 [multiplierapprox88_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_Aprrox [mac_aprrox_default]
Compiling architecture behavioral of entity xil_defaultlib.HiddenNeuron_approx [hiddenneuron_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.approxMult_16x16 [approxmult_16x16_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC_approx16 [mac_approx16_default]
Compiling architecture behavioral of entity xil_defaultlib.NeuralNetw_approx [neuralnetw_approx_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuralnetw
Built simulation snapshot tb_neuralNetw_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4357.734 ; gain = 62.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 30 16:58:41 2022...
