# compile vhdl design source files
vhdl my_custom_library  \
"../../../../Stopwatch.srcs/sources_1/new/Custom_Library.vhd" \

vhdl xil_defaultlib  \
"../../../../Stopwatch.srcs/sources_1/new/ClockTimer.vhd" \
"../../../../Stopwatch.srcs/sources_1/new/Counter.vhd" \
"../../../../Stopwatch.srcs/sources_1/new/Full_Adder.vhd" \
"../../../../Stopwatch.srcs/sources_1/new/RippleCarryAdder_4Bit.vhd" \
"../../../../Stopwatch.srcs/sim_1/new/tb_Counter.vhd" \

# Do not sort compile order
nosort
