##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
		4.3::Critical Path Report for i2c_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. i2c_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (i2c_IntClock:R vs. i2c_IntClock:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1        | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK      | Frequency: 54.08 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock  | Frequency: 33.65 MHz  | Target: 0.08 MHz   | 
Clock: i2c_IntClock   | Frequency: 33.32 MHz  | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      UART_IntClock  41666.7          23175       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      i2c_IntClock   41666.7          31246       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.30417e+007     13011951    N/A              N/A         N/A              N/A         N/A              N/A         
i2c_IntClock   i2c_IntClock   625000           594986      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  23980         i2c_IntClock:R    
SDA_1(0)_PAD:out  23874         i2c_IntClock:R    
Tx_1(0)_PAD       28583         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15022
-------------------------------------   ----- 
End-of-path arrival time (ps)           15022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2769   2769  23175  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6608   9377  23175  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  12727  23175  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  15022  23175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 33.65 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13011951p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29215
-------------------------------------   ----- 
End-of-path arrival time (ps)           29215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3  11421  12671  13011951  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  21251  13011951  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2288  23539  13011951  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350  26889  13011951  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2326  29215  13011951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for i2c_IntClock
******************************************
Clock: i2c_IntClock
Frequency: 33.32 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24004
-------------------------------------   ----- 
End-of-path arrival time (ps)           24004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q               macrocell41     1250   1250  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_3          macrocell12     7929   9179  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q               macrocell12     3350  12529  594986  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     5819  18349  594986  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  21699  594986  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2305  24004  594986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. i2c_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \i2c:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                       iocell4       2183   2183  31246  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/main_0  macrocell47   4728   6911  31246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15022
-------------------------------------   ----- 
End-of-path arrival time (ps)           15022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2769   2769  23175  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6608   9377  23175  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  12727  23175  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  15022  23175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (i2c_IntClock:R vs. i2c_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24004
-------------------------------------   ----- 
End-of-path arrival time (ps)           24004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q               macrocell41     1250   1250  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_3          macrocell12     7929   9179  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q               macrocell12     3350  12529  594986  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     5819  18349  594986  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  21699  594986  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2305  24004  594986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13011951p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29215
-------------------------------------   ----- 
End-of-path arrival time (ps)           29215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3  11421  12671  13011951  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  21251  13011951  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2288  23539  13011951  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350  26889  13011951  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2326  29215  13011951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15022
-------------------------------------   ----- 
End-of-path arrival time (ps)           15022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2769   2769  23175  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      6608   9377  23175  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  12727  23175  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2294  15022  23175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 28779p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2769   2769  23175  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell34   6608   9377  28779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 28779p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell1       2769   2769  23175  RISE       1
\UART:BUART:rx_last\/main_1  macrocell36   6608   9377  28779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell36         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2769   2769  23175  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell31   5731   8500  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 29657p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2769   2769  23175  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell32   5731   8500  29657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29686p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2769   2769  23175  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell28   5701   8470  29686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30219p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2769   2769  23175  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell25   5168   7937  30219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \i2c:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                       iocell4       2183   2183  31246  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/main_0  macrocell47   4728   6911  31246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \i2c:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                       iocell4       2183   2183  31246  RISE       1
\i2c:bI2C_UDB:clk_eq_reg\/main_0  macrocell57   4728   6911  31246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \UART:BUART:reset_reg\/main_0
Capture Clock  : \UART:BUART:reset_reg\/clock_0
Path slack     : 31330p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                    iocell13      2155   2155  31330  RISE       1
\UART:BUART:reset_reg\/main_0  macrocell17   4672   6827  31330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \i2c:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31443p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                       iocell3       2030   2030  31443  RISE       1
\i2c:bI2C_UDB:sda_in_reg\/main_0  macrocell37   4684   6714  31443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_reg\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \i2c:bI2C_UDB:status_1\/main_6
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 31443p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                     iocell3       2030   2030  31443  RISE       1
\i2c:bI2C_UDB:status_1\/main_6  macrocell45   4684   6714  31443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \i2c:bI2C_UDB:m_reset\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_reset\/clock_0
Path slack     : 31548p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                    iocell5       1953   1953  31548  RISE       1
\i2c:bI2C_UDB:m_reset\/main_0  macrocell60   4656   6609  31548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24004
-------------------------------------   ----- 
End-of-path arrival time (ps)           24004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q               macrocell41     1250   1250  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_3          macrocell12     7929   9179  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q               macrocell12     3350  12529  594986  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     5819  18349  594986  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  21699  594986  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2305  24004  594986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \i2c:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 599450p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -4130
------------------------------------------------------   ------ 
End-of-path required time (ps)                           620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21420
-------------------------------------   ----- 
End-of-path arrival time (ps)           21420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q                 macrocell41     1250   1250  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_3            macrocell12     7929   9179  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q                 macrocell12     3350  12529  594986  RISE       1
\i2c:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell13     2614  15144  599450  RISE       1
\i2c:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell13     3350  18494  599450  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell5   2927  21420  599450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_1
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 600137p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21353
-------------------------------------   ----- 
End-of-path arrival time (ps)           21353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q               macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell15  10573  11823  600137  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  15173  600137  RISE       1
\i2c:bI2C_UDB:status_0\/main_1           macrocell46   6180  21353  600137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 600305p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21185
-------------------------------------   ----- 
End-of-path arrival time (ps)           21185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q             macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:m_state_4_split\/main_4  macrocell1   12176  13426  600305  RISE       1
\i2c:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  16776  600305  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_6        macrocell38   4409  21185  600305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 600475p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21015
-------------------------------------   ----- 
End-of-path arrival time (ps)           21015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q             macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:m_state_2_split\/main_4  macrocell54  11273  12523  600475  RISE       1
\i2c:bI2C_UDB:m_state_2_split\/q       macrocell54   3350  15873  600475  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_5        macrocell40   5143  21015  600475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 600724p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18266
-------------------------------------   ----- 
End-of-path arrival time (ps)           18266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q               macrocell38     1250   1250  599038  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell15    10573  11823  600137  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15     3350  15173  600137  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell4   3092  18266  600724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 600812p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20678
-------------------------------------   ----- 
End-of-path arrival time (ps)           20678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q               macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell15  10573  11823  600137  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  15173  600137  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/main_0       macrocell53   5505  20678  600812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 601743p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19747
-------------------------------------   ----- 
End-of-path arrival time (ps)           19747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q             macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:m_state_0_split\/main_4  macrocell33  11488  12738  601743  RISE       1
\i2c:bI2C_UDB:m_state_0_split\/q       macrocell33   3350  16088  601743  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_8        macrocell42   3660  19747  601743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_1
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 603231p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18259
-------------------------------------   ----- 
End-of-path arrival time (ps)           18259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q               macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell15  10573  11823  600137  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  15173  600137  RISE       1
\i2c:bI2C_UDB:status_3\/main_1           macrocell43   3086  18259  603231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:Net_643_3\/main_8
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 604053p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17437
-------------------------------------   ----- 
End-of-path arrival time (ps)           17437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_3  macrocell12   7929   9179  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q       macrocell12   3350  12529  594986  RISE       1
\i2c:Net_643_3\/main_8           macrocell58   4908  17437  604053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \i2c:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 604661p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -4130
------------------------------------------------------   ------ 
End-of-path required time (ps)                           620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16209
-------------------------------------   ----- 
End-of-path arrival time (ps)           16209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q                 macrocell38     1250   1250  599038  RISE       1
\i2c:bI2C_UDB:cs_addr_clkgen_0\/main_1     macrocell14     7941   9191  604661  RISE       1
\i2c:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell14     3350  12541  604661  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell5   3668  16209  604661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 606346p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15144
-------------------------------------   ----- 
End-of-path arrival time (ps)           15144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q            macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_3       macrocell12   7929   9179  594986  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q            macrocell12   3350  12529  594986  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell52   2614  15144  606346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_1  macrocell41  11284  12534  608956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_4  macrocell39  10573  11823  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609920p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q       macrocell42   1250   1250  595260  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_5  macrocell41  10320  11570  609920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610052p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11438
-------------------------------------   ----- 
End-of-path arrival time (ps)           11438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q       macrocell42   1250   1250  595260  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_8  macrocell39  10188  11438  610052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:StsReg\/status_5
Capture Clock  : \i2c:bI2C_UDB:StsReg\/clock
Path slack     : 610248p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14252
-------------------------------------   ----- 
End-of-path arrival time (ps)           14252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_last_reg\/q  macrocell50    1250   1250  610248  RISE       1
\i2c:bI2C_UDB:status_5\/main_3    macrocell10    5270   6520  610248  RISE       1
\i2c:bI2C_UDB:status_5\/q         macrocell10    3350   9870  610248  RISE       1
\i2c:bI2C_UDB:StsReg\/status_5    statusicell3   4382  14252  610248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:StsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610269p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11221
-------------------------------------   ----- 
End-of-path arrival time (ps)           11221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_6  macrocell39   9971  11221  610269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 610328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11162
-------------------------------------   ----- 
End-of-path arrival time (ps)           11162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q       macrocell42   1250   1250  595260  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_4  macrocell38   9912  11162  610328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_5
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 610328p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11162
-------------------------------------   ----- 
End-of-path arrival time (ps)           11162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q      macrocell42   1250   1250  595260  RISE       1
\i2c:bI2C_UDB:status_2\/main_5  macrocell44   9912  11162  610328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 610669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10821
-------------------------------------   ----- 
End-of-path arrival time (ps)           10821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_3  macrocell41   9571  10821  610669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611234p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_3  macrocell38   9006  10256  611234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_4
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 611234p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q      macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:status_2\/main_4  macrocell44   9006  10256  611234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_5
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 611245p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10245
-------------------------------------   ----- 
End-of-path arrival time (ps)           10245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q      macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:status_0\/main_5  macrocell46   8995  10245  611245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611503p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9987
-------------------------------------   ---- 
End-of-path arrival time (ps)           9987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  599728  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_7  macrocell41   8737   9987  611503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611504p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_9  macrocell39   8736   9986  611504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:lost_arb_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611659p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9831
-------------------------------------   ---- 
End-of-path arrival time (ps)           9831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:lost_arb_reg\/q     macrocell53   1250   1250  604515  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_11  macrocell39   8581   9831  611659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:Net_643_3\/main_2
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 611832p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9658
-------------------------------------   ---- 
End-of-path arrival time (ps)           9658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q  macrocell39   1250   1250  595914  RISE       1
\i2c:Net_643_3\/main_2      macrocell58   8408   9658  611832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \i2c:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611847p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  603031  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_0             macrocell41     6063   9643  611847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_2
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 612161p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9329
-------------------------------------   ---- 
End-of-path arrival time (ps)           9329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q      macrocell39   1250   1250  595914  RISE       1
\i2c:bI2C_UDB:status_2\/main_2  macrocell44   8079   9329  612161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q       macrocell39   1250   1250  595914  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_1  macrocell40   8053   9303  612187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_3
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 612187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q      macrocell39   1250   1250  595914  RISE       1
\i2c:bI2C_UDB:status_0\/main_3  macrocell46   8053   9303  612187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:Net_643_3\/main_4
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 612241p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9249
-------------------------------------   ---- 
End-of-path arrival time (ps)           9249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q  macrocell41   1250   1250  594986  RISE       1
\i2c:Net_643_3\/main_4      macrocell58   7999   9249  612241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_1  macrocell42   7941   9191  612299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_4
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 612311p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9179
-------------------------------------   ---- 
End-of-path arrival time (ps)           9179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q      macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:status_1\/main_4  macrocell45   7929   9179  612311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:Net_643_3\/main_1
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 612322p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q  macrocell38   1250   1250  599038  RISE       1
\i2c:Net_643_3\/main_1      macrocell58   7918   9168  612322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:sda_x_wire\/main_4
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 612389p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q  macrocell39   1250   1250  595914  RISE       1
\i2c:sda_x_wire\/main_4     macrocell59   7851   9101  612389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612466p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q   macrocell52   1250   1250  599728  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_10  macrocell39   7774   9024  612466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_4
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 612486p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q      macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:status_3\/main_4  macrocell43   7754   9004  612486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612494p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8996
-------------------------------------   ---- 
End-of-path arrival time (ps)           8996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_6  macrocell41   7746   8996  612494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \i2c:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612561p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8929
-------------------------------------   ---- 
End-of-path arrival time (ps)           8929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  603031  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_3             macrocell39     5349   8929  612561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_5
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 612585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8905
-------------------------------------   ---- 
End-of-path arrival time (ps)           8905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q      macrocell42   1250   1250  595260  RISE       1
\i2c:bI2C_UDB:status_1\/main_5  macrocell45   7655   8905  612585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8694
-------------------------------------   ---- 
End-of-path arrival time (ps)           8694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_4  macrocell42   7444   8694  612796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8672
-------------------------------------   ---- 
End-of-path arrival time (ps)           8672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q       macrocell39   1250   1250  595914  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_2  macrocell42   7422   8672  612818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_2
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 613049p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8441
-------------------------------------   ---- 
End-of-path arrival time (ps)           8441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q      macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:status_3\/main_2  macrocell43   7191   8441  613049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:sda_x_wire\/main_6
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 613234p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q  macrocell41   1250   1250  594986  RISE       1
\i2c:sda_x_wire\/main_6     macrocell59   7006   8256  613234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_2
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 613239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q      macrocell39   1250   1250  595914  RISE       1
\i2c:bI2C_UDB:status_1\/main_2  macrocell45   7001   8251  613239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_7
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 613343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8147
-------------------------------------   ---- 
End-of-path arrival time (ps)           8147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q        macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:status_3\/main_7  macrocell43   6897   8147  613343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:Net_643_3\/main_3
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 613571p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q  macrocell40   1250   1250  598439  RISE       1
\i2c:Net_643_3\/main_3      macrocell58   6669   7919  613571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613579p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7911
-------------------------------------   ---- 
End-of-path arrival time (ps)           7911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_3  macrocell42   6661   7911  613579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_6
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 613733p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q      macrocell42   1250   1250  595260  RISE       1
\i2c:bI2C_UDB:status_3\/main_6  macrocell43   6507   7757  613733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \i2c:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613782p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  603031  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_0             macrocell42     4128   7708  613782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:sda_x_wire\/main_3
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 614050p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q  macrocell38   1250   1250  599038  RISE       1
\i2c:sda_x_wire\/main_3     macrocell59   6190   7440  614050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:status_2\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_0
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 614067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7423
-------------------------------------   ---- 
End-of-path arrival time (ps)           7423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:status_2\/q       macrocell44   1250   1250  614067  RISE       1
\i2c:bI2C_UDB:status_2\/main_0  macrocell44   6173   7423  614067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 614221p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q       macrocell52   1250   1250  599728  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell55   6020   7270  614221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:Net_643_3\/main_7
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 614221p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7270
-------------------------------------   ---- 
End-of-path arrival time (ps)           7270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  599728  RISE       1
\i2c:Net_643_3\/main_7           macrocell58   6020   7270  614221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:sda_x_wire\/main_7
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 614499p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q  macrocell42   1250   1250  595260  RISE       1
\i2c:sda_x_wire\/main_7     macrocell59   5741   6991  614499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:lost_arb_reg\/q
Path End       : \i2c:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \i2c:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 614610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6880
-------------------------------------   ---- 
End-of-path arrival time (ps)           6880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:lost_arb_reg\/q       macrocell53   1250   1250  604515  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/main_2  macrocell53   5630   6880  614610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:lost_arb_reg\/q
Path End       : \i2c:sda_x_wire\/main_9
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 614610p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6880
-------------------------------------   ---- 
End-of-path arrival time (ps)           6880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:lost_arb_reg\/q  macrocell53   1250   1250  604515  RISE       1
\i2c:sda_x_wire\/main_9        macrocell59   5630   6880  614610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614782p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  599728  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_7  macrocell42   5458   6708  614782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 614803p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q            macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/main_1  macrocell53   5437   6687  614803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:sda_x_wire\/main_8
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 614803p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q  macrocell60   1250   1250  604046  RISE       1
\i2c:sda_x_wire\/main_8   macrocell59   5437   6687  614803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:sda_x_wire\/main_5
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 614846p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q  macrocell40   1250   1250  598439  RISE       1
\i2c:sda_x_wire\/main_5     macrocell59   5394   6644  614846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_3
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 614902p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q      macrocell39   1250   1250  595914  RISE       1
\i2c:bI2C_UDB:status_3\/main_3  macrocell43   5338   6588  614902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 614910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_5  macrocell38   5330   6580  614910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_6
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 614910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q        macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:status_2\/main_6  macrocell44   5330   6580  614910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_5
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 614928p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q      macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:status_3\/main_5  macrocell43   5312   6562  614928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 614970p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_last_reg\/q    macrocell50   1250   1250  610248  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_3  macrocell56   5270   6520  614970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 615134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q       macrocell39   1250   1250  595914  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_2  macrocell41   5106   6356  615134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 615366p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q              macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell55   4874   6124  615366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:Net_643_3\/main_6
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 615366p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q  macrocell60   1250   1250  604046  RISE       1
\i2c:Net_643_3\/main_6    macrocell58   4874   6124  615366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \i2c:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615382p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6108
-------------------------------------   ---- 
End-of-path arrival time (ps)           6108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  607445  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_1           macrocell39    4898   6108  615382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \i2c:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615389p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  607446  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_0           macrocell39    4891   6101  615389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615467p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q            macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_5  macrocell56   4773   6023  615467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:status_3\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_0
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:status_3\/q       macrocell43   1250   1250  615564  RISE       1
\i2c:bI2C_UDB:status_3\/main_0  macrocell43   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 615690p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_last_reg\/q        macrocell50   1250   1250  610248  RISE       1
\i2c:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell51   4550   5800  615690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615709p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q       macrocell39   1250   1250  595914  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_5  macrocell39   4531   5781  615709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \i2c:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615713p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  607933  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_0           macrocell38    4567   5777  615713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  599728  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_4  macrocell40   4494   5744  615746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_3
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 615764p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q      macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:status_1\/main_3  macrocell45   4476   5726  615764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_6  macrocell42   4411   5661  615829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615838p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q       macrocell42   1250   1250  595260  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_5  macrocell42   4402   5652  615838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615849p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5641
-------------------------------------   ---- 
End-of-path arrival time (ps)           5641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_last2_reg\/q   macrocell51   1250   1250  611126  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_4  macrocell56   4391   5641  615849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:Net_643_3\/main_5
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 615864p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q  macrocell42   1250   1250  595260  RISE       1
\i2c:Net_643_3\/main_5      macrocell58   4376   5626  615864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_3  macrocell40   4351   5601  615889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_6
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 615889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q        macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:status_0\/main_6  macrocell46   4351   5601  615889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \i2c:sda_x_wire\/main_2
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 616069p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Shifter:u0\/so_comb  datapathcell4   2520   2520  616069  RISE       1
\i2c:sda_x_wire\/main_2            macrocell59     2901   5421  616069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \i2c:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 616275p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell5   2290   2290  606461  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell52     2925   5215  616275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:Net_643_3\/q
Path End       : \i2c:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 616314p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:Net_643_3\/q                 macrocell58   1250   1250  599004  RISE       1
\i2c:bI2C_UDB:clk_eq_reg\/main_1  macrocell57   3926   5176  616314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_1
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 616363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q      macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:status_1\/main_1  macrocell45   3877   5127  616363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_reg\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 616424p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_reg\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_reg\/q         macrocell37     1250   1250  616424  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/route_si  datapathcell4   3826   5076  616424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \i2c:bI2C_UDB:m_reset\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_reset\/clock_0
Path slack     : 616647p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  616647  RISE       1
\i2c:bI2C_UDB:m_reset\/main_1             macrocell60    3633   4843  616647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:sda_x_wire\/q
Path End       : \i2c:sda_x_wire\/main_0
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 616769p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\i2c:sda_x_wire\/q       macrocell59   1250   1250  616769  RISE       1
\i2c:sda_x_wire\/main_0  macrocell59   3471   4721  616769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_reg\/q
Path End       : \i2c:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 616872p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_reg\/q            macrocell47   1250   1250  600288  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/main_0  macrocell48   3368   4618  616872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616872p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_reg\/q         macrocell47   1250   1250  600288  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_0  macrocell56   3368   4618  616872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \i2c:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616875p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  609884  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_2           macrocell39    3405   4615  616875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_4  macrocell41   3241   4491  616999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617022p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  594986  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_7  macrocell39   3218   4468  617022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:status_0\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_0
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 617035p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:status_0\/q       macrocell46   1250   1250  617035  RISE       1
\i2c:bI2C_UDB:status_0\/main_0  macrocell46   3205   4455  617035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_8
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 617052p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  599728  RISE       1
\i2c:bI2C_UDB:status_1\/main_8   macrocell45   3188   4438  617052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 617139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_1  macrocell38   3101   4351  617139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_1
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 617139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q      macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:status_2\/main_1  macrocell44   3101   4351  617139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 617142p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_0  macrocell40   3098   4348  617142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_2
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 617142p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q      macrocell38   1250   1250  599038  RISE       1
\i2c:bI2C_UDB:status_0\/main_2  macrocell46   3098   4348  617142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_reg\/q
Path End       : \i2c:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 617324p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_reg\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_reg\/q            macrocell37   1250   1250  616424  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/main_0  macrocell50   2916   4166  617324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \i2c:sda_x_wire\/main_1
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 617371p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  607933  RISE       1
\i2c:sda_x_wire\/main_1                   macrocell59    2909   4119  617371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_7
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 617425p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q        macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:status_1\/main_7  macrocell45   2815   4065  617425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 617437p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q              macrocell60   1250   1250  604046  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell52   2803   4053  617437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:status_1\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_0
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 617620p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:status_1\/q       macrocell45   1250   1250  617620  RISE       1
\i2c:bI2C_UDB:status_1\/main_0  macrocell45   2620   3870  617620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 617632p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_2  macrocell38   2608   3858  617632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_3
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 617632p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q      macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:status_2\/main_3  macrocell44   2608   3858  617632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 617635p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_last_reg\/q        macrocell48   1250   1250  599406  RISE       1
\i2c:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell49   2605   3855  617635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 617640p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_2  macrocell40   2600   3850  617640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_4
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 617640p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q      macrocell40   1250   1250  598439  RISE       1
\i2c:bI2C_UDB:status_0\/main_4  macrocell46   2600   3850  617640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617643p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_last_reg\/q    macrocell48   1250   1250  599406  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_1  macrocell56   2597   3847  617643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:bus_busy_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:bus_busy_reg\/q       macrocell56   1250   1250  617943  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_6  macrocell56   2297   3547  617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \i2c:sda_x_wire\/main_10
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 617949p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc2_reg\/q  macrocell55   1250   1250  617949  RISE       1
\i2c:sda_x_wire\/main_10         macrocell59   2291   3541  617949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617955p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_last2_reg\/q   macrocell49   1250   1250  613233  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_2  macrocell56   2285   3535  617955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13011951p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29215
-------------------------------------   ----- 
End-of-path arrival time (ps)           29215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3  11421  12671  13011951  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  21251  13011951  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2288  23539  13011951  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350  26889  13011951  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2326  29215  13011951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13014635p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20842
-------------------------------------   ----- 
End-of-path arrival time (ps)           20842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                       macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  10390  13014635  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell3      4206  14596  13014635  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  17946  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2896  20842  13014635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13016400p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24767
-------------------------------------   ----- 
End-of-path arrival time (ps)           24767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   4877   6127  13016400  RISE       1
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  14707  13016400  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell4      4384  19091  13016400  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell4      3350  22441  13016400  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2326  24767  13016400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13016435p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21722
-------------------------------------   ----- 
End-of-path arrival time (ps)           21722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q               macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:TxShifter:u0\/reset    datapathcell1   4877   6127  13016400  RISE       1
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  15497  13016435  RISE       1
\UART:BUART:txn\/main_4                macrocell18     6225  21722  13016435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13019065p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19091
-------------------------------------   ----- 
End-of-path arrival time (ps)           19091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   4877   6127  13016400  RISE       1
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  14707  13016400  RISE       1
\UART:BUART:tx_state_0\/main_4                  macrocell20     4384  19091  13019065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019298p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18859
-------------------------------------   ----- 
End-of-path arrival time (ps)           18859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  10390  13019298  RISE       1
\UART:BUART:tx_state_2\/main_5               macrocell21     8469  18859  13019298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13019855p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18302
-------------------------------------   ----- 
End-of-path arrival time (ps)           18302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  10390  13019298  RISE       1
\UART:BUART:txn\/main_6                      macrocell18     7912  18302  13019855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13020175p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -8820
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13032847

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q             macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sRX:RxShifter:u0\/reset  datapathcell3  11421  12671  13020175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13020747p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17410
-------------------------------------   ----- 
End-of-path arrival time (ps)           17410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  10390  13014635  RISE       1
\UART:BUART:tx_state_2\/main_3               macrocell21     7020  17410  13020747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13021035p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14622
-------------------------------------   ----- 
End-of-path arrival time (ps)           14622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  10390  13014635  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4232  14622  13021035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024460p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11847
-------------------------------------   ----- 
End-of-path arrival time (ps)           11847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q            macrocell24   1250   1250  13024460  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell6    4929   6179  13024460  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350   9529  13024460  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2318  11847  13024460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13024521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13635
-------------------------------------   ----- 
End-of-path arrival time (ps)           13635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  10390  13019298  RISE       1
\UART:BUART:tx_state_1\/main_5               macrocell19     3246  13635  13024521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13024540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13617
-------------------------------------   ----- 
End-of-path arrival time (ps)           13617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  10390  13014635  RISE       1
\UART:BUART:tx_state_1\/main_3               macrocell19     3227  13617  13024540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13024540p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13617
-------------------------------------   ----- 
End-of-path arrival time (ps)           13617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  10390  13014635  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell22     3227  13617  13024540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13024905p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13252
-------------------------------------   ----- 
End-of-path arrival time (ps)           13252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell21  12002  13252  13024905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_address_detected\/main_0
Capture Clock  : \UART:BUART:rx_address_detected\/clock_0
Path slack     : 13024905p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13252
-------------------------------------   ----- 
End-of-path arrival time (ps)           13252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                 macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:rx_address_detected\/main_0  macrocell35  12002  13252  13024905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13025465p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12692
-------------------------------------   ----- 
End-of-path arrival time (ps)           12692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3950   5200  13014635  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  10390  13014635  RISE       1
\UART:BUART:tx_state_0\/main_3               macrocell20     2302  12692  13025465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_7
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13025536p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12620
-------------------------------------   ----- 
End-of-path arrival time (ps)           12620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell22   1250   1250  13025536  RISE       1
\UART:BUART:txn\/main_7   macrocell18  11370  12620  13025536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13025957p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12200
-------------------------------------   ----- 
End-of-path arrival time (ps)           12200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q  macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:txn\/main_0   macrocell18  10950  12200  13025957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13025959p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13019296  RISE       1
\UART:BUART:tx_state_1\/main_4  macrocell19  10948  12198  13025959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13025959p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell21   1250   1250  13019296  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell22  10948  12198  13025959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13025991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q          macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell26  10916  12166  13025991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13025991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q         macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell34  10916  12166  13025991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 13025991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q     macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:rx_last\/main_0  macrocell36  10916  12166  13025991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_6
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13026096p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12061
-------------------------------------   ----- 
End-of-path arrival time (ps)           12061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13025536  RISE       1
\UART:BUART:tx_state_2\/main_6  macrocell21  10811  12061  13026096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13026749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:rx_state_3\/main_0  macrocell27  10158  11408  13026749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13026749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell28  10158  11408  13026749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13026885p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11271
-------------------------------------   ----- 
End-of-path arrival time (ps)           11271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13019296  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell20  10021  11271  13026885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026920p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -8620
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13033047

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q             macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:TxShifter:u0\/reset  datapathcell1   4877   6127  13026920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027449p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell19     1250   1250  13021577  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6958   8208  13027449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13027597p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -8870
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13032797

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                   macrocell17     1250   1250  13011951  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   3950   5200  13027597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13027601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10556
-------------------------------------   ----- 
End-of-path arrival time (ps)           10556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13021577  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell21   9306  10556  13027601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13027616p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell19   1250   1250  13021577  RISE       1
\UART:BUART:txn\/main_2    macrocell18   9291  10541  13027616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13027729p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell25   9178  10428  13027729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_6
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13027987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10170
-------------------------------------   ----- 
End-of-path arrival time (ps)           10170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13025536  RISE       1
\UART:BUART:tx_state_0\/main_6  macrocell20   8920  10170  13027987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028021p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7635
-------------------------------------   ---- 
End-of-path arrival time (ps)           7635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell24     1250   1250  13024460  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6385   7635  13028021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_state_1\/main_0
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 13028505p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9652
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:rx_state_1\/main_0  macrocell24   8402   9652  13028505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13028505p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9652
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q         macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell31   8402   9652  13028505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13028505p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9652
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q         macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell32   8402   9652  13028505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028549p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell20     1250   1250  13022692  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5857   7107  13028549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13028676p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9481
-------------------------------------   ---- 
End-of-path arrival time (ps)           9481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13022692  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell21   8231   9481  13028676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13028742p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell20   1250   1250  13022692  RISE       1
\UART:BUART:txn\/main_3    macrocell18   8165   9415  13028742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxSts\/reset
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13028995p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12671
-------------------------------------   ----- 
End-of-path arrival time (ps)           12671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q      macrocell17    1250   1250  13011951  RISE       1
\UART:BUART:sRX:RxSts\/reset  statusicell2  11421  12671  13028995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_6
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13029301p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8855
-------------------------------------   ---- 
End-of-path arrival time (ps)           8855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13025536  RISE       1
\UART:BUART:tx_state_1\/main_6  macrocell19   7605   8855  13029301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030529p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  13030529  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3878   5128  13030529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030531p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q         macrocell24   1250   1250  13024460  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell26   6375   7625  13030531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13030531p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell24   1250   1250  13024460  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell34   6375   7625  13030531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13030698p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13019296  RISE       1
\UART:BUART:tx_state_2\/main_4  macrocell21   6209   7459  13030698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell25     1250   1250  13026460  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3548   4798  13030859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13031218p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10449
-------------------------------------   ----- 
End-of-path arrival time (ps)           10449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q             macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:sRX:RxBitCounter\/reset  count7cell    9199  10449  13031218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13031425p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell24   1250   1250  13024460  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell27   5482   6732  13031425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13031425p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell24   1250   1250  13024460  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell28   5482   6732  13031425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_1\/main_1
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 13031430p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell24   1250   1250  13024460  RISE       1
\UART:BUART:rx_state_1\/main_1  macrocell24   5477   6727  13031430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031458p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell26     1250   1250  13029859  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5829   7079  13031458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell27   1250   1250  13025777  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell26   5059   6309  13031848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13031848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell27   1250   1250  13025777  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell34   5059   6309  13031848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031851p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell28   1250   1250  13025778  RISE       1
\UART:BUART:rx_load_fifo\/main_5  macrocell26   5056   6306  13031851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13031851p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell28   1250   1250  13025778  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell34   5056   6306  13031851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13031978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell24   1250   1250  13024460  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell25   4929   6179  13031978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q               macrocell24   1250   1250  13024460  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell30   4929   6179  13031978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032037p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13021577  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell20   4869   6119  13032037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13032063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell19   4843   6093  13032063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_mark\/main_0
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13032063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q     macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:tx_mark\/main_0  macrocell23   4843   6093  13032063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13032267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell21   1250   1250  13019296  RISE       1
\UART:BUART:txn\/main_5    macrocell18   4640   5890  13032267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032372p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032372  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell26   3844   5784  13032372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032538p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032538  RISE       1
\UART:BUART:rx_load_fifo\/main_8       macrocell26   3678   5618  13032538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032558p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032558  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell26   3659   5599  13032558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032734p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell27   1250   1250  13025777  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell27   4172   5422  13032734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032734p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell27   1250   1250  13025777  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell28   4172   5422  13032734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032745p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell28   1250   1250  13025778  RISE       1
\UART:BUART:rx_state_3\/main_5  macrocell27   4162   5412  13032745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032745p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell28   1250   1250  13025778  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell28   4162   5412  13032745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032909p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  13030529  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell26   3998   5248  13032909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032909p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030529  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell34   3998   5248  13032909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032990p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13011951  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell20   3917   5167  13032990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_8
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033018p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell32   1250   1250  13027414  RISE       1
\UART:BUART:rx_status_3\/main_8  macrocell34   3889   5139  13033018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033080p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell25   1250   1250  13026460  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell26   3827   5077  13033080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033080p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell25   1250   1250  13026460  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell34   3827   5077  13033080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032372  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell27   3116   5056  13033101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032372  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell28   3116   5056  13033101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032372  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell25   3103   5043  13033113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033218p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell31   1250   1250  13027613  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell34   3689   4939  13033218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033296p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell27   1250   1250  13025777  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell25   3611   4861  13033296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033296p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell27   1250   1250  13025777  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell30   3611   4861  13033296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033297p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell28   1250   1250  13025778  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell25   3610   4860  13033297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033297p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell28   1250   1250  13025778  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell30   3610   4860  13033297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_8
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033397p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032538  RISE       1
\UART:BUART:rx_state_3\/main_8         macrocell27   2819   4759  13033397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033397p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032538  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell28   2819   4759  13033397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033409p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032538  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell25   2807   4747  13033409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032558  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell27   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032558  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell28   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032558  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell25   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033478p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13022692  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell19   3428   4678  13033478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033478p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell20   1250   1250  13022692  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell22   3428   4678  13033478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_11
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell32   1250   1250  13027414  RISE       1
\UART:BUART:rx_state_0\/main_11  macrocell25   3126   4376  13033781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13033798p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell32   1250   1250  13027414  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell31   3108   4358  13033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13033798p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell32   1250   1250  13027414  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell32   3108   4358  13033798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033809p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030529  RISE       1
\UART:BUART:rx_state_3\/main_3   macrocell27   3098   4348  13033809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033809p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030529  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell28   3098   4348  13033809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033815p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030529  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell25   3092   4342  13033815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033880p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033880  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell29   2337   4277  13033880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13033880p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033880  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell31   2337   4277  13033880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13033880p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033880  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell32   2337   4277  13033880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033882p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033882  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell29   2335   4275  13033882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13033882p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033882  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell31   2335   4275  13033882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13033882p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033882  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell32   2335   4275  13033882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033894p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033894  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell29   2323   4263  13033894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q           macrocell36   1250   1250  13033969  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell28   2938   4188  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell25   1250   1250  13026460  RISE       1
\UART:BUART:rx_state_0\/main_2  macrocell25   2929   4179  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell25   1250   1250  13026460  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell30   2929   4179  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell25   1250   1250  13026460  RISE       1
\UART:BUART:rx_state_3\/main_2  macrocell27   2928   4178  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell25   1250   1250  13026460  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell28   2928   4178  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell31   1250   1250  13027613  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell31   2794   4044  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell31   1250   1250  13027613  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell25   2781   4031  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13021577  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell19   2638   3888  13034268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13034268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell19   1250   1250  13021577  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell22   2638   3888  13034268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13034281p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13022692  RISE       1
\UART:BUART:tx_state_0\/main_2  macrocell20   2625   3875  13034281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_mark\/q
Path End       : \UART:BUART:tx_mark\/main_1
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13034606p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_mark\/q       macrocell23   1250   1250  13034606  RISE       1
\UART:BUART:tx_mark\/main_1  macrocell23   2301   3551  13034606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_address_detected\/main_1
Capture Clock  : \UART:BUART:rx_address_detected\/clock_0
Path slack     : 13034611p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell35   1250   1250  13034611  RISE       1
\UART:BUART:rx_address_detected\/main_1  macrocell35   2295   3545  13034611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell18   1250   1250  13034624  RISE       1
\UART:BUART:txn\/main_1  macrocell18   2282   3532  13034624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:TxSts\/reset
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13036467p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q      macrocell17    1250   1250  13011951  RISE       1
\UART:BUART:sTX:TxSts\/reset  statusicell1   3950   5200  13036467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13037605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell34    1250   1250  13037605  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2312   3562  13037605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

