# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sat Oct 30 22:20:19 2021


##### DESIGN INFO #######################################################

Top View:                "rv32i"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                              Requested     Requested     Clock                          Clock                     Clock
Clock                              Frequency     Period        Type                           Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------
flash|spi_clk_derived_clock        1.0 MHz       1000.000      derived (from rv32i|clk_i)     Autoconstr_clkgroup_0     54   
rv32i|clk_i                        1.0 MHz       1000.000      inferred                       Autoconstr_clkgroup_0     1233 
spi_wo|clkdiv_derived_clock[3]     1.0 MHz       1000.000      derived (from rv32i|clk_i)     Autoconstr_clkgroup_0     5    
=============================================================================================================================
