$date
	Sat Aug 01 13:31:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla_1_SOP $end
$var wire 1 ! Y $end
$var wire 1 " w1 $end
$var wire 1 # w2 $end
$var wire 1 $ w3 $end
$var wire 1 % w4 $end
$var wire 1 & w5 $end
$var wire 1 ' w6 $end
$var wire 1 ( w7 $end
$var wire 1 ) w8 $end
$var reg 1 * A $end
$var reg 1 + B $end
$var reg 1 , C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
1%
1$
1#
1"
1!
$end
#2
0!
0%
0$
1,
#3
1!
1&
1$
0#
0,
1+
#4
0!
0&
0$
1,
#5
1!
1'
1$
1#
0"
0,
0+
1*
#6
0'
1(
0$
1,
#7
0!
0(
1$
0#
0,
1+
#8
1!
1)
0$
1,
#9
