{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:45:55 2011 " "Info: Processing started: Mon Nov 28 08:45:55 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAXII_PicoBlaze -c MAXII_PicoBlaze" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 30 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divclkdelay " "Info: Detected ripple clock \"divclkdelay\" as buffer" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 91 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "divclkdelay" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "cpuclk " "Info: Detected gated clock \"cpuclk\" as buffer" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 93 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpuclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:clk_div\|s_clk " "Info: Detected ripple clock \"clkdiv:clk_div\|s_clk\" as buffer" {  } { { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 35 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:clk_div\|s_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clkdiv:clk_div\|\\clk_div:cnt\[13\] register clkdiv:clk_div\|\\clk_div:cnt\[19\] 80.76 MHz 12.383 ns Internal " "Info: Clock \"clk\" has Internal fmax of 80.76 MHz between source register \"clkdiv:clk_div\|\\clk_div:cnt\[13\]\" and destination register \"clkdiv:clk_div\|\\clk_div:cnt\[19\]\" (period= 12.383 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.674 ns + Longest register register " "Info: + Longest register to register delay is 11.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:clk_div\|\\clk_div:cnt\[13\] 1 REG LC_X2_Y2_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N4; Fanout = 3; REG Node = 'clkdiv:clk_div\|\\clk_div:cnt\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(0.978 ns) 3.570 ns clkdiv:clk_div\|Add0~343 2 COMB LC_X3_Y1_N8 2 " "Info: 2: + IC(2.592 ns) + CELL(0.978 ns) = 3.570 ns; Loc. = LC_X3_Y1_N8; Fanout = 2; COMB Node = 'clkdiv:clk_div\|Add0~343'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clkdiv:clk_div|\clk_div:cnt[13] clkdiv:clk_div|Add0~343 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.969 ns clkdiv:clk_div\|Add0~345 3 COMB LC_X3_Y1_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.399 ns) = 3.969 ns; Loc. = LC_X3_Y1_N9; Fanout = 6; COMB Node = 'clkdiv:clk_div\|Add0~345'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clkdiv:clk_div|Add0~343 clkdiv:clk_div|Add0~345 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.203 ns clkdiv:clk_div\|Add0~338 4 COMB LC_X4_Y1_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(1.234 ns) = 5.203 ns; Loc. = LC_X4_Y1_N0; Fanout = 2; COMB Node = 'clkdiv:clk_div\|Add0~338'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { clkdiv:clk_div|Add0~345 clkdiv:clk_div|Add0~338 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.511 ns) 8.311 ns clkdiv:clk_div\|Equal0~208 5 COMB LC_X3_Y2_N3 1 " "Info: 5: + IC(2.597 ns) + CELL(0.511 ns) = 8.311 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; COMB Node = 'clkdiv:clk_div\|Equal0~208'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { clkdiv:clk_div|Add0~338 clkdiv:clk_div|Equal0~208 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.200 ns) 9.239 ns clkdiv:clk_div\|Equal0~209 6 COMB LC_X3_Y2_N2 8 " "Info: 6: + IC(0.728 ns) + CELL(0.200 ns) = 9.239 ns; Loc. = LC_X3_Y2_N2; Fanout = 8; COMB Node = 'clkdiv:clk_div\|Equal0~209'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { clkdiv:clk_div|Equal0~208 clkdiv:clk_div|Equal0~209 } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(1.183 ns) 11.674 ns clkdiv:clk_div\|\\clk_div:cnt\[19\] 7 REG LC_X3_Y2_N5 2 " "Info: 7: + IC(1.252 ns) + CELL(1.183 ns) = 11.674 ns; Loc. = LC_X3_Y2_N5; Fanout = 2; REG Node = 'clkdiv:clk_div\|\\clk_div:cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.435 ns" { clkdiv:clk_div|Equal0~209 clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.505 ns ( 38.59 % ) " "Info: Total cell delay = 4.505 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.169 ns ( 61.41 % ) " "Info: Total interconnect delay = 7.169 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { clkdiv:clk_div|\clk_div:cnt[13] clkdiv:clk_div|Add0~343 clkdiv:clk_div|Add0~345 clkdiv:clk_div|Add0~338 clkdiv:clk_div|Equal0~208 clkdiv:clk_div|Equal0~209 clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { clkdiv:clk_div|\clk_div:cnt[13] {} clkdiv:clk_div|Add0~343 {} clkdiv:clk_div|Add0~345 {} clkdiv:clk_div|Add0~338 {} clkdiv:clk_div|Equal0~208 {} clkdiv:clk_div|Equal0~209 {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 2.592ns 0.000ns 0.000ns 2.597ns 0.728ns 1.252ns } { 0.000ns 0.978ns 0.399ns 1.234ns 0.511ns 0.200ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.494 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns clkdiv:clk_div\|\\clk_div:cnt\[19\] 2 REG LC_X3_Y2_N5 2 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X3_Y2_N5; Fanout = 2; REG Node = 'clkdiv:clk_div\|\\clk_div:cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.494 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns clkdiv:clk_div\|\\clk_div:cnt\[13\] 2 REG LC_X2_Y2_N4 3 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X2_Y2_N4; Fanout = 3; REG Node = 'clkdiv:clk_div\|\\clk_div:cnt\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[13] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[13] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { clkdiv:clk_div|\clk_div:cnt[13] clkdiv:clk_div|Add0~343 clkdiv:clk_div|Add0~345 clkdiv:clk_div|Add0~338 clkdiv:clk_div|Equal0~208 clkdiv:clk_div|Equal0~209 clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { clkdiv:clk_div|\clk_div:cnt[13] {} clkdiv:clk_div|Add0~343 {} clkdiv:clk_div|Add0~345 {} clkdiv:clk_div|Add0~338 {} clkdiv:clk_div|Equal0~208 {} clkdiv:clk_div|Equal0~209 {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 2.592ns 0.000ns 0.000ns 2.597ns 0.728ns 1.252ns } { 0.000ns 0.978ns 0.399ns 1.234ns 0.511ns 0.200ns 1.183ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[19] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk clkdiv:clk_div|\clk_div:cnt[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} clkdiv:clk_div|\clk_div:cnt[13] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ROM_test:program\|dout\[12\] picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out clk 1.159 ns " "Info: Found hold time violation between source  pin or register \"ROM_test:program\|dout\[12\]\" and destination pin or register \"picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out\" for clock \"clk\" (Hold time is 1.159 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.469 ns + Largest " "Info: + Largest clock skew is 4.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.960 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.703 ns) + CELL(1.294 ns) 12.867 ns divclkdelay 3 REG LC_X2_Y3_N3 1 " "Info: 3: + IC(4.703 ns) + CELL(1.294 ns) = 12.867 ns; Loc. = LC_X2_Y3_N3; Fanout = 1; REG Node = 'divclkdelay'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { clkdiv:clk_div|s_clk divclkdelay } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 13.462 ns cpuclk 4 COMB LC_X2_Y3_N3 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 13.462 ns; Loc. = LC_X2_Y3_N3; Fanout = 58; COMB Node = 'cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { divclkdelay cpuclk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.580 ns) + CELL(0.918 ns) 16.960 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out 5 REG LC_X3_Y3_N7 1 " "Info: 5: + IC(2.580 ns) + CELL(0.918 ns) = 16.960 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 30.85 % ) " "Info: Total cell delay = 5.233 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.727 ns ( 69.15 % ) " "Info: Total interconnect delay = 11.727 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.491 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 12.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.703 ns) + CELL(0.918 ns) 12.491 ns ROM_test:program\|dout\[12\] 3 REG LC_X6_Y3_N7 39 " "Info: 3: + IC(4.703 ns) + CELL(0.918 ns) = 12.491 ns; Loc. = LC_X6_Y3_N7; Fanout = 39; REG Node = 'ROM_test:program\|dout\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { clkdiv:clk_div|s_clk ROM_test:program|dout[12] } "NODE_NAME" } } { "ROM_test.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 26.77 % ) " "Info: Total cell delay = 3.344 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.147 ns ( 73.23 % ) " "Info: Total interconnect delay = 9.147 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[12] {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[12] {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "ROM_test.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.155 ns - Shortest register register " "Info: - Shortest register to register delay is 3.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM_test:program\|dout\[12\] 1 REG LC_X6_Y3_N7 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N7; Fanout = 39; REG Node = 'ROM_test:program\|dout\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_test:program|dout[12] } "NODE_NAME" } } { "ROM_test.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/ROM_test.vhd" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.094 ns) + CELL(1.061 ns) 3.155 ns picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out 2 REG LC_X3_Y3_N7 1 " "Info: 2: + IC(2.094 ns) + CELL(1.061 ns) = 3.155 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; REG Node = 'picoblaze:processor\|arithmetic_process:arithmetic_group\|carry_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ROM_test:program|dout[12] picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "arithmatic.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 33.63 % ) " "Info: Total cell delay = 1.061 ns ( 33.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 66.37 % ) " "Info: Total interconnect delay = 2.094 ns ( 66.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ROM_test:program|dout[12] picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.155 ns" { ROM_test:program|dout[12] {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 2.094ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "arithmatic.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/arithmatic.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk ROM_test:program|dout[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} ROM_test:program|dout[12] {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { ROM_test:program|dout[12] picoblaze:processor|arithmetic_process:arithmetic_group|carry_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.155 ns" { ROM_test:program|dout[12] {} picoblaze:processor|arithmetic_process:arithmetic_group|carry_out {} } { 0.000ns 2.094ns } { 0.000ns 1.061ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 reset_n clk -7.099 ns register " "Info: tsu for register \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1\" (data pin = \"reset_n\", clock pin = \"clk\") is -7.099 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.934 ns + Longest pin register " "Info: + Longest pin to register delay is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset_n 1 PIN PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 26; PIN Node = 'reset_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.998 ns) + CELL(0.804 ns) 6.934 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 2 REG LC_X2_Y2_N3 1 " "Info: 2: + IC(4.998 ns) + CELL(0.804 ns) = 6.934 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.802 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 27.92 % ) " "Info: Total cell delay = 1.936 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.998 ns ( 72.08 % ) " "Info: Total interconnect delay = 4.998 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.998ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "T_state_and_Reset.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.366 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 14.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.258 ns) + CELL(0.740 ns) 10.868 ns cpuclk 3 COMB LC_X2_Y3_N3 58 " "Info: 3: + IC(3.258 ns) + CELL(0.740 ns) = 10.868 ns; Loc. = LC_X2_Y3_N3; Fanout = 58; COMB Node = 'cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.998 ns" { clkdiv:clk_div|s_clk cpuclk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.580 ns) + CELL(0.918 ns) 14.366 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1 4 REG LC_X2_Y2_N3 1 " "Info: 4: + IC(2.580 ns) + CELL(0.918 ns) = 14.366 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/T_state_and_Reset.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.084 ns ( 28.43 % ) " "Info: Total cell delay = 4.084 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.282 ns ( 71.57 % ) " "Info: Total interconnect delay = 10.282 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.366 ns" { clk clkdiv:clk_div|s_clk cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.366 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.444ns 3.258ns 2.580ns } { 0.000ns 1.132ns 1.294ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.998ns } { 0.000ns 1.132ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.366 ns" { clk clkdiv:clk_div|s_clk cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.366 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay1 {} } { 0.000ns 0.000ns 4.444ns 3.258ns 2.580ns } { 0.000ns 1.132ns 1.294ns 0.740ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[5\] output\[5\]~reg0 17.182 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[5\]\" through register \"output\[5\]~reg0\" is 17.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.703 ns) + CELL(0.918 ns) 12.491 ns output\[5\]~reg0 3 REG LC_X6_Y1_N1 1 " "Info: 3: + IC(4.703 ns) + CELL(0.918 ns) = 12.491 ns; Loc. = LC_X6_Y1_N1; Fanout = 1; REG Node = 'output\[5\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.621 ns" { clkdiv:clk_div|s_clk output[5]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 153 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 26.77 % ) " "Info: Total cell delay = 3.344 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.147 ns ( 73.23 % ) " "Info: Total interconnect delay = 9.147 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk output[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} output[5]~reg0 {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 153 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.315 ns + Longest register pin " "Info: + Longest register to pin delay is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[5\]~reg0 1 REG LC_X6_Y1_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N1; Fanout = 1; REG Node = 'output\[5\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5]~reg0 } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 153 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(2.322 ns) 4.315 ns output\[5\] 2 PIN PIN_51 0 " "Info: 2: + IC(1.993 ns) + CELL(2.322 ns) = 4.315 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'output\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { output[5]~reg0 output[5] } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 53.81 % ) " "Info: Total cell delay = 2.322 ns ( 53.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 46.19 % ) " "Info: Total interconnect delay = 1.993 ns ( 46.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { output[5]~reg0 output[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { output[5]~reg0 {} output[5] {} } { 0.000ns 1.993ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.491 ns" { clk clkdiv:clk_div|s_clk output[5]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.491 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} output[5]~reg0 {} } { 0.000ns 0.000ns 4.444ns 4.703ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { output[5]~reg0 output[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { output[5]~reg0 {} output[5] {} } { 0.000ns 1.993ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 reset_n clk 10.253 ns register " "Info: th for register \"picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2\" (data pin = \"reset_n\", clock pin = \"clk\") is 10.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.960 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 22 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 22; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns clkdiv:clk_div\|s_clk 2 REG LC_X4_Y1_N7 20 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y1_N7; Fanout = 20; REG Node = 'clkdiv:clk_div\|s_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk clkdiv:clk_div|s_clk } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/clkdiv.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.703 ns) + CELL(1.294 ns) 12.867 ns divclkdelay 3 REG LC_X2_Y3_N3 1 " "Info: 3: + IC(4.703 ns) + CELL(1.294 ns) = 12.867 ns; Loc. = LC_X2_Y3_N3; Fanout = 1; REG Node = 'divclkdelay'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.997 ns" { clkdiv:clk_div|s_clk divclkdelay } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 13.462 ns cpuclk 4 COMB LC_X2_Y3_N3 58 " "Info: 4: + IC(0.000 ns) + CELL(0.595 ns) = 13.462 ns; Loc. = LC_X2_Y3_N3; Fanout = 58; COMB Node = 'cpuclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { divclkdelay cpuclk } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.580 ns) + CELL(0.918 ns) 16.960 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 5 REG LC_X2_Y2_N8 13 " "Info: 5: + IC(2.580 ns) + CELL(0.918 ns) = 16.960 ns; Loc. = LC_X2_Y2_N8; Fanout = 13; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.233 ns ( 30.85 % ) " "Info: Total cell delay = 5.233 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.727 ns ( 69.15 % ) " "Info: Total interconnect delay = 11.727 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "T_state_and_Reset.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.928 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset_n 1 PIN PIN_83 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 26; PIN Node = 'reset_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "MAXII_PicoBlaze.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/MAXII_PicoBlaze.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.992 ns) + CELL(0.804 ns) 6.928 ns picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2 2 REG LC_X2_Y2_N8 13 " "Info: 2: + IC(4.992 ns) + CELL(0.804 ns) = 6.928 ns; Loc. = LC_X2_Y2_N8; Fanout = 13; REG Node = 'picoblaze:processor\|T_state_and_Reset:basic_control\|reset_delay2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "T_state_and_Reset.vhd" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX20/exsample/MAXII_PicoBlaze_31/T_state_and_Reset.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 27.94 % ) " "Info: Total cell delay = 1.936 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.992 ns ( 72.06 % ) " "Info: Total interconnect delay = 4.992 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.992ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.960 ns" { clk clkdiv:clk_div|s_clk divclkdelay cpuclk picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.960 ns" { clk {} clk~combout {} clkdiv:clk_div|s_clk {} divclkdelay {} cpuclk {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.444ns 4.703ns 0.000ns 2.580ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.595ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { reset_n picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { reset_n {} reset_n~combout {} picoblaze:processor|T_state_and_Reset:basic_control|reset_delay2 {} } { 0.000ns 0.000ns 4.992ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:45:58 2011 " "Info: Processing ended: Mon Nov 28 08:45:58 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
