// Seed: 4263151138
module module_0 #(
    parameter id_1 = 32'd16
);
  localparam id_1 = 1;
  supply0 id_2;
  generate
    defparam id_1.id_1 = id_1;
    assign id_2 = 1'd0 == ~id_2;
    assign id_2 = id_1;
  endgenerate
endmodule
module module_1 #(
    parameter id_3 = 32'd12,
    parameter id_4 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input logic [7:0] id_5;
  output wire _id_4;
  output wire _id_3;
  input wire id_2;
  input wire id_1;
  logic id_9;
  wire  id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  logic [1 'h0 ==  id_4 : -1] id_11, id_12;
endmodule
