ARM IRIW+dsb.sts
"Rfe DSB.STdRR Fre Rfe DSB.STdRR Fre"
Cycle=Rfe DSB.STdRR Fre Rfe DSB.STdRR Fre
Prefetch=0:x=T,1:x=F,1:y=T,2:y=T,3:y=F,3:x=T
Com=Rf Fr Rf Fr
Orig=Rfe DSB.STdRR Fre Rfe DSB.STdRR Fre
{
%x0=x;
%x1=x; %y1=y;
%y2=y;
%y3=y; %x3=x;
}
 P0           | P1           | P2           | P3           ;
 MOV R0,#1    | LDR R0,[%x1] | MOV R0,#1    | LDR R0,[%y3] ;
 STR R0,[%x0] | DSB ST       | STR R0,[%y2] | DSB ST       ;
              | LDR R1,[%y1] |              | LDR R1,[%x3] ;
exists
(1:R0=1 /\ 1:R1=0 /\ 3:R0=1 /\ 3:R1=0)
