INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/ProgH-Practicum/PROGH2/LES3_VGA_HD_timing_issues_smly_K/LES3_VGA_HD_timing_issues_smly/VGA_HD.sim/sim_1/synth/timing/xsim/TOP_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_148
INFO: [VRFC 10-311] analyzing module Clk_148_Clk_148_clk_wiz
INFO: [VRFC 10-311] analyzing module Sprite
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0__blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
