Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_3 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_33 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9601] only simple identifiers of integral type are allowed as argument of class randomize call [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio - Copy/axigpio.srcs/sim_1/new/registerTest.sv:59]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_driver.sv:18]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_monitor.sv:27]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/scoreboard.sv:32]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/registerTest.sv:59]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/registerTest.sv:86]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio - Copy/axigpio.srcs/sim_1/new/axigpio_driver.sv:18]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio - Copy/axigpio.srcs/sim_1/new/axigpio_monitor.sv:27]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio - Copy/axigpio.srcs/sim_1/new/scoreboard.sv:32]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio - Copy/axigpio.srcs/sim_1/new/scoreboard.sv:33]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio - Copy/axigpio.srcs/sim_1/new/registerTest.sv:56]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio - Copy/axigpio.srcs/sim_1/new/registerTest.sv:78]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio - Copy/axigpio.srcs/sim_1/new/registerTest.sv:79]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_axigpio_driver_sv_16763732...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.$unit_axigpio_driver_sv_13450862...
Compiling module xil_defaultlib.axigpio_intf_default
Compiling module xil_defaultlib.register_intf_default
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_33.GPIO_Core [\GPIO_Core(c_aw=9,c_family="kint...]
Compiling architecture imp of entity axi_gpio_v2_0_33.axi_gpio [\axi_gpio(c_family="kintex7")(1,...]
Compiling architecture axi_gpio_0_arch of entity xil_defaultlib.axi_gpio_0 [axi_gpio_0_default]
Compiling module xil_defaultlib.axigpio_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
