// Seed: 4248157175
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd37
) (
    output wand id_0#(.id_3(1))
    , _id_4,
    input  tri0 id_1
);
  logic [7:0][1 : -1 'b0] id_5;
  wire id_6 = id_3;
  assign id_5[(-1)+:id_4] = id_4;
  module_0 modCall_1 (
      id_6,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  module_0 modCall_1 (
      id_20,
      id_4
  );
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wor id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_25;
  ;
  assign id_15 = id_23 - -1;
  logic id_26;
endmodule
