

================================================================
== Vitis HLS Report for 'pu_kernel_1'
================================================================
* Date:           Tue Sep  2 16:52:42 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405  |pu_kernel_1_Pipeline_pu_save_stream_into_pu  |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |grp_pu_kernel_1_Pipeline_init_au_fu_415                 |pu_kernel_1_Pipeline_init_au                 |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_dfm_fu_421                                          |dfm                                          |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_comp_fu_434                                      |pu_comp                                      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445      |pu_kernel_1_Pipeline_VITIS_LOOP_148_138      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451        |pu_kernel_1_Pipeline_VITIS_LOOP_148_1        |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457        |pu_kernel_1_Pipeline_VITIS_LOOP_241_3        |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464        |pu_kernel_1_Pipeline_VITIS_LOOP_235_2        |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472      |pu_kernel_1_Pipeline_VITIS_LOOP_148_139      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_202_1  |        ?|        ?|         ?|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      125|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|     2026|     1905|    -|
|Memory               |       64|     -|      148|      155|    0|
|Multiplexer          |        -|     -|        -|      869|    -|
|Register             |        -|     -|      441|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|    10|     2615|     3054|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |grp_dfm_fu_421                                          |dfm                                          |        0|   3|  543|  673|    0|
    |grp_pu_comp_fu_434                                      |pu_comp                                      |        0|   3|  344|  227|    0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451        |pu_kernel_1_Pipeline_VITIS_LOOP_148_1        |        0|   0|   32|   83|    0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445      |pu_kernel_1_Pipeline_VITIS_LOOP_148_138      |        0|   0|   32|   83|    0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472      |pu_kernel_1_Pipeline_VITIS_LOOP_148_139      |        0|   0|   32|   83|    0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464        |pu_kernel_1_Pipeline_VITIS_LOOP_235_2        |        0|   4|  939|  522|    0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457        |pu_kernel_1_Pipeline_VITIS_LOOP_241_3        |        0|   0|   63|   94|    0|
    |grp_pu_kernel_1_Pipeline_init_au_fu_415                 |pu_kernel_1_Pipeline_init_au                 |        0|   0|   32|   83|    0|
    |grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405  |pu_kernel_1_Pipeline_pu_save_stream_into_pu  |        0|   0|    9|   57|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                             |        0|  10| 2026| 1905|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+--------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |        Memory        |                   Module                   | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |AU0_U                 |pu_kernel_1_AU0_RAM_AUTO_1R1W               |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |resA_U                |pu_kernel_1_resA_RAM_AUTO_1R1W              |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |resB_U                |pu_kernel_1_resA_RAM_AUTO_1R1W              |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |tile_ref_U            |pu_kernel_1_tile_ref_RAM_AUTO_1R1W          |        0|   2|   3|    0|      4|    1|     1|            4|
    |Dbuf_U                |pu_kernel_Dbuf_RAM_2P_BRAM_1R1W             |       16|   0|   0|    0|  61278|   32|     1|      1960896|
    |p_ref_U               |pu_kernel_p_ref_RAM_AUTO_1R1W               |        0|   2|   3|    0|      4|    1|     1|            4|
    |p_v_value_U           |pu_kernel_p_v_value_RAM_AUTO_1R1W           |        0|  32|  33|    0|      4|   32|     1|          128|
    |p_v_y_U               |pu_kernel_p_v_value_RAM_AUTO_1R1W           |        0|  32|  33|    0|      4|   32|     1|          128|
    |tile_to_dbuf_begin_U  |pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W  |        0|  16|  17|    0|      4|   16|     1|           64|
    |tile_value_U          |pu_kernel_tile_value_RAM_AUTO_1R1W          |        0|  32|  33|    0|      4|   32|     1|          128|
    |tile_y_U              |pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W         |        0|  32|  33|    0|      4|   32|     1|          128|
    +----------------------+--------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                 |                                            |       64| 148| 155|    0| 245140|  274|    11|      7844168|
    +----------------------+--------------------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln202_fu_654_p2               |         +|   0|  0|   9|           2|           1|
    |ap_block_state21_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op142_call_state15   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op144_call_state15   |       and|   0|  0|   2|           1|           1|
    |icmp_ln202_fu_648_p2              |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln210_fu_673_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln211_fu_697_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln212_fu_705_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln234_fu_715_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln251_fu_679_p2              |      icmp|   0|  0|  20|          32|           2|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op151_call_state18   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op153_call_state18   |        or|   0|  0|   2|           1|           1|
    |or_ln206_fu_685_p2                |        or|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 125|         145|         113|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |AU0_address0                      |   37|          7|   16|        112|
    |AU0_ce0                           |   37|          7|    1|          7|
    |AU0_ce1                           |    9|          2|    1|          2|
    |AU0_d0                            |   37|          7|   32|        224|
    |AU0_we0                           |   37|          7|    1|          7|
    |Dbuf_ce0                          |    9|          2|    1|          2|
    |Dbuf_ce1                          |    9|          2|    1|          2|
    |Dbuf_we1                          |    9|          2|    1|          2|
    |ap_NS_fsm                         |  107|         22|    1|         22|
    |ap_done                           |    9|          2|    1|          2|
    |ap_phi_mux_au0_r_6_phi_fu_397_p6  |    9|          2|   32|         64|
    |au0_r_6_reg_394                   |    9|          2|   32|         64|
    |au0_r_fu_126                      |    9|          2|   32|         64|
    |au1_r_fu_134                      |    9|          2|   32|         64|
    |i_10_fu_130                       |    9|          2|    2|          4|
    |m_axi_gmem4_ARVALID               |    9|          2|    1|          2|
    |m_axi_gmem4_RREADY                |    9|          2|    1|          2|
    |p_ref_address0                    |   20|          4|    2|          8|
    |p_ref_address1                    |   14|          3|    2|          6|
    |p_ref_ce0                         |   14|          3|    1|          3|
    |p_ref_d0                          |   14|          3|    1|          3|
    |p_ref_d1                          |   14|          3|    1|          3|
    |p_v_value_address0                |   20|          4|    2|          8|
    |p_v_value_address1                |   14|          3|    2|          6|
    |p_v_value_ce0                     |   14|          3|    1|          3|
    |p_v_value_d0                      |   14|          3|   32|         96|
    |p_v_value_d1                      |   14|          3|   32|         96|
    |p_v_y_address0                    |   20|          4|    2|          8|
    |p_v_y_address1                    |   14|          3|    2|          6|
    |p_v_y_ce0                         |   14|          3|    1|          3|
    |p_v_y_d0                          |   14|          3|   32|         96|
    |p_v_y_d1                          |   14|          3|   32|         96|
    |resA_address0                     |   20|          4|   16|         64|
    |resA_ce0                          |   20|          4|    1|          4|
    |resA_we0                          |    9|          2|    1|          2|
    |resB_address0                     |   14|          3|   16|         48|
    |resB_ce0                          |   14|          3|    1|          3|
    |resB_we0                          |    9|          2|    1|          2|
    |s_12_blk_n                        |    9|          2|    1|          2|
    |tile_ref_address0                 |   14|          3|    2|          6|
    |tile_ref_ce0                      |   14|          3|    1|          3|
    |tile_ref_we0                      |    9|          2|    1|          2|
    |tile_to_dbuf_begin_address0       |   20|          4|    2|          8|
    |tile_to_dbuf_begin_ce0            |   14|          3|    1|          3|
    |tile_to_dbuf_begin_we0            |    9|          2|    1|          2|
    |tile_value_address0               |   20|          4|    2|          8|
    |tile_value_ce0                    |   14|          3|    1|          3|
    |tile_value_we0                    |    9|          2|    1|          2|
    |tile_y_address0                   |   31|          6|    2|         12|
    |tile_y_ce0                        |   20|          4|    1|          4|
    |tile_y_we0                        |    9|          2|    1|          2|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  869|        180|  386|       1267|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln202_reg_816                                                    |   2|   0|    2|          0|
    |ap_CS_fsm                                                            |  21|   0|   21|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |au0_r_5_reg_849                                                      |  32|   0|   32|          0|
    |au0_r_6_reg_394                                                      |  32|   0|   32|          0|
    |au0_r_fu_126                                                         |  32|   0|   32|          0|
    |au1_r_3_reg_871                                                      |  32|   0|   32|          0|
    |au1_r_fu_134                                                         |  32|   0|   32|          0|
    |grp_dfm_fu_421_ap_start_reg                                          |   1|   0|    1|          0|
    |grp_pu_comp_fu_434_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445_ap_start_reg      |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472_ap_start_reg      |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451_ap_start_reg        |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464_ap_start_reg        |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457_ap_start_reg        |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_init_au_fu_415_ap_start_reg                 |   1|   0|    1|          0|
    |grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405_ap_start_reg  |   1|   0|    1|          0|
    |i_10_fu_130                                                          |   2|   0|    2|          0|
    |icmp_ln210_reg_841                                                   |   1|   0|    1|          0|
    |icmp_ln211_reg_877                                                   |   1|   0|    1|          0|
    |icmp_ln212_reg_881                                                   |   1|   0|    1|          0|
    |icmp_ln234_reg_885                                                   |   1|   0|    1|          0|
    |icmp_ln251_reg_845                                                   |   1|   0|    1|          0|
    |reg_481                                                              |  32|   0|   32|          0|
    |reg_486                                                              |  16|   0|   16|          0|
    |shl_ln205_reg_821                                                    |   1|   0|    2|          1|
    |tile_y_load_reg_806                                                  |  32|   0|   32|          0|
    |tmp_8_reg_774                                                        |   1|   0|    1|          0|
    |tmp_9_reg_779                                                        |   1|   0|    1|          0|
    |trunc_ln178_10_reg_769                                               |  32|   0|   32|          0|
    |trunc_ln178_7_reg_754                                                |  32|   0|   32|          0|
    |trunc_ln178_8_reg_759                                                |  32|   0|   32|          0|
    |trunc_ln178_9_reg_764                                                |  32|   0|   32|          0|
    |trunc_ln_reg_784                                                     |  30|   0|   30|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 441|   0|  442|          1|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|   pu_kernel.1|  return value|
|s_12_dout             |   in|  388|     ap_fifo|          s_12|       pointer|
|s_12_num_data_valid   |   in|    5|     ap_fifo|          s_12|       pointer|
|s_12_fifo_cap         |   in|    5|     ap_fifo|          s_12|       pointer|
|s_12_empty_n          |   in|    1|     ap_fifo|          s_12|       pointer|
|s_12_read             |  out|    1|     ap_fifo|          s_12|       pointer|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|   32|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|         gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|         gmem4|       pointer|
|B2                    |   in|   64|     ap_none|            B2|        scalar|
|K                     |   in|   32|     ap_none|             K|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

