# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/ip/fp_multiplier/sim/fp_multiplier.vhd" \
"../../../../lab4.srcs/sources_1/ip/fp_adder_subtractor/sim/fp_adder_subtractor.vhd" \
"../../../../lab4.srcs/sources_1/new/complex_pkg.vhd" \
"../../../../lab4.srcs/sources_1/new/display_butterfly.vhd" \
"../../../../lab4.srcs/sources_1/new/fft_8point.vhd" \
"../../../../lab4.srcs/sources_1/new/fft_butterfly.vhd" \
"../../../../lab4.srcs/sources_1/new/sevenseg.vhd" \
"../../../../lab4.srcs/sources_1/new/sevenseg_decode.vhd" \
"../../../../../EE-26-Lab-Project-Repo/lab4/lab4.srcs/sim_1/new/fft_testbench.vhd" \

# Do not sort compile order
nosort
