#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Mar 16 20:16:51 2018
# Process ID: 1884
# Current directory: C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.runs/synth_1
# Command line: vivado.exe -log seven_segment.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seven_segment.tcl
# Log file: C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.runs/synth_1/seven_segment.vds
# Journal file: C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source seven_segment.tcl -notrace
Command: synth_design -top seven_segment -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 281.098 ; gain = 70.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seven_segment' [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:50]
INFO: [Synth 8-3491] module 'd_type' declared at 'C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/d_type.vhd:34' bound to instance 'endTurnFF' of component 'd_type' [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:100]
INFO: [Synth 8-638] synthesizing module 'd_type' [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/d_type.vhd:39]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/d_type.vhd:45]
WARNING: [Synth 8-614] signal 'Qtemp' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/d_type.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_type' (1#1) [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/d_type.vhd:39]
INFO: [Synth 8-3491] module 'd_type' declared at 'C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/d_type.vhd:34' bound to instance 'scorerstFF' of component 'd_type' [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:101]
WARNING: [Synth 8-614] signal 'turnLatch' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:157]
WARNING: [Synth 8-614] signal 'debounceCount' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:157]
WARNING: [Synth 8-614] signal 'currentPlayer' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:157]
WARNING: [Synth 8-614] signal 'rstLatch' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:157]
WARNING: [Synth 8-614] signal 'score0' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:157]
WARNING: [Synth 8-614] signal 'score1' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:157]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:349]
WARNING: [Synth 8-614] signal 'r_anodes' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:345]
WARNING: [Synth 8-614] signal 'sevenSegment' is read in the process but is not in the sensitivity list [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:345]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (2#1) [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/snooker.vhd:50]
WARNING: [Synth 8-3331] design seven_segment has unconnected port foulMode
WARNING: [Synth 8-3331] design seven_segment has unconnected port FoulInc
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 318.555 ; gain = 108.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 318.555 ; gain = 108.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/constrs_1/imports/snooker/nexys4_ddr.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/constrs_1/imports/snooker/nexys4_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/constrs_1/imports/snooker/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seven_segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seven_segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 631.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sevenSegment[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ballOn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Qtemp_reg' [C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.srcs/sources_1/imports/snooker/d_type.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design seven_segment has unconnected port foulMode
WARNING: [Synth 8-3331] design seven_segment has unconnected port FoulInc
INFO: [Synth 8-3886] merging instance 'ballOn_reg[7]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3886] merging instance 'ballOn_reg[6]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3886] merging instance 'ballOn_reg[5]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3886] merging instance 'ballOn_reg[4]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3886] merging instance 'ballOn_reg[3]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ballOn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballOn_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[1]) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[0]) is unused and will be removed from module seven_segment.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debounceCount_reg[10]_C )
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[15]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[14]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[13]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[12]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[11]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[10]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[9]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[8]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[7]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[6]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[5]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[4]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[3]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[2]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[1]_C) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (debounceCount_reg[0]_C) is unused and will be removed from module seven_segment.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    18|
|3     |LUT1   |    28|
|4     |LUT2   |    46|
|5     |LUT3   |    50|
|6     |LUT4   |    16|
|7     |LUT5   |    29|
|8     |LUT6   |   122|
|9     |MUXF7  |    42|
|10    |MUXF8  |    11|
|11    |FDCE   |    17|
|12    |FDPE   |    18|
|13    |FDRE   |    28|
|14    |LDC    |    19|
|15    |IBUF   |     7|
|16    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   473|
|2     |  endTurnFF  |d_type   |    39|
|3     |  scorerstFF |d_type_0 |     4|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 631.141 ; gain = 420.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 631.141 ; gain = 108.344
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 631.141 ; gain = 420.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LDC => LDCE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 631.141 ; gain = 420.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/GitHub/Snooker_Copy/Snooker_Copy.runs/synth_1/seven_segment.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 631.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 16 20:18:15 2018...
