INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/project_1/project_1.srcs/sources_1/imports/Downloads/gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/niran/Desktop/ECE316/project_1/project_1.srcs/sim_1/imports/Downloads/tb_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gate
