# ğŸš€ LLM Inference Optimization with TensorRT + Triton

> **End-to-end deployment of Transformer-based LLMs with INT8 quantization, CUDA-level profiling, and production-grade Triton serving pipeline.**

---

## ğŸ“Œ Overview

This project showcases a production-oriented LLM inference pipeline, integrating key optimizations used by real-world teams at NVIDIA, Meta, Amazon, and OpenAI. It includes:

- âœ… Hugging Face â†’ ONNX model export with dynamic axis support
- âœ… INT8 quantization via QDQ format and calibration dataset
- âœ… TensorRT engine build + performance benchmarking
- âœ… Kernel-level analysis with Nsight Systems (nsys) and NVTX annotations
- âœ… Scalable inference serving with Triton Inference Server
- âœ… Real throughput and latency benchmarking using perf_analyzer

> ğŸ¯ **Objective**: Maximize inference speed while preserving accuracy and enabling deployment scalability.

---

## ğŸ’¡ Why This Project Matters

Modern LLM inference faces growing challenges: high latency, memory bottlenecks, and limited scalability. This project addresses these by:

- Demonstrating a full pipeline: PyTorch â†’ ONNX â†’ TensorRT â†’ Triton
- Diagnosing and mitigating quantization-induced accuracy drops
- Using Nsight Systems + NVTX for deep CUDA visibility
- Leveraging Triton's batching and concurrent stream support for deployment

> âš¡ï¸ A hands-on, real-world implementation of the techniques powering todayâ€™s most efficient AI systems.

---

## ğŸ”§ Key Features

### âœ³ï¸  ONNX Export + INT8 Quantization
- Model exported with dynamic shapes via optimum.exporters.onnx
- INT8 quantization using QDQ + calibration dataset
- Layer-level override to mitigate quality degradation

### âœ³ï¸  TensorRT Engine Optimization
- Uses both trtexec and Python API for engine builds
- Compares FP32 / FP16 / INT8 performance
- Workspace tuning, layer fusion, and dynamic batch support

### âœ³ï¸  CUDA Profiling & Bottleneck Detection
- Deep dive via nsys timeline + NVTX annotations
- Identifies:
  - cudaMemcpyAsync latency
  - Kernel launch delays
  - Underutilized GPU streams

### âœ³ï¸  Triton Inference Server Deployment
- Configured model_repository for dynamic input, batching
- Python client for benchmarking
- Production-style API interface (HTTP/gRPC)

---

## ğŸ§± Architecture Diagram

```plaintext
[ Hugging Face Model ]
          â†“ (export)
      [ ONNX Format ]
          â†“ (optimize)
    [ TensorRT Engine ]
          â†“ (serve)
[ Triton Inference Server ]
          â†“ (client)
    [ HTTP/gRPC Inference ]
```

> Each step is profiled, visualized, and tuned using NVIDIAâ€™s recommended tooling.

---

## ğŸ“ Project Structure

```bash
convert/
    export_onnx.py            # Hugging Face â†’ ONNX
    quantize_model.py         # QDQ quantization
optimize/
    build_trt_engine.py       # FP16/INT8 engine conversion
    trtexec_command.sh
serve/
    model_repository/         # Triton model setup
    run_triton.sh             # Launch Triton Server
    client/infer_client.py    # Python client for inference
profile/
    run_nsys_profile.py       # NVTX + Nsight Systems profiling
notebooks/
    latency_analysis.ipynb    # Performance plots
diagrams/
    pipeline_architecture.png # Inference system diagram

Note: `.onnx` and `.plan` model files are excluded from the repo due to size. Please run `convert/export_onnx.py` and `optimize/trtexec_command.sh` to regenerate them.
```

---

## ğŸš€ Quickstart

```bash
# 1. Export model to ONNX
python convert/export_onnx.py

# 2. Apply INT8 Quantization (optional)
python convert/quantize_model.py

# 3. Build Engine with TensorRT
bash optimize/trtexec_command.sh

# 4. Launch Triton Server
bash serve/run_triton.sh

# 5. Run Inference via Client
python serve/client/infer_client.py

# 6. Run Nsight Profiling
python profile/run_nsys_profile.py
```

---

## ğŸ“‰ Results (In Progress)

| Engine Type      | Latency (ms) | Throughput (req/s) |
|------------------|--------------|--------------------|
| PyTorch Baseline | TBD          | TBD                |
| ONNX (FP32)      | TBD          | TBD                |
| TensorRT (FP16)  | TBD          | TBD                |
| TensorRT (INT8)  | TBD          | TBD                |

> Final benchmarks will include token throughput, memory footprint, and profiling overlays.

---

## ğŸ” Insights & Debug Notes

- NVTX tracing revealed kernel-streaming bottlenecks in memory ops

- INT8 quality loss was mitigated by per-layer selective dequantization

- Triton's dynamic batching is expected to improve throughput by ~40% without latency cost

- PyTorch to ONNX export required careful handling of dynamic axes

---

## ğŸ§  Key Takeaways

- Understanding where latency comes from (e.g., memcpy, shape inference, fallback to FP32) is key to optimizing inference.

- CUDA profiling with Nsight is non-optional when deploying real-time LLMs.

- Triton makes scalable, production-grade LLM inference practical and maintainable.

---

## ğŸ¤ Open to Connect

If you're building high-performance LLM inference infra or interested in discussing deployment tools, let's connect.

ğŸ’» **GitHub**: [github.com/eric-wong-llm](https://github.com/eric-wong-llm)
ğŸ”— Open to feedback and collaboration!

---

## ğŸ”— References

- [TensorRT Documentation](https://docs.nvidia.com/deeplearning/tensorrt/)
- [Triton Inference Server](https://github.com/triton-inference-server/server)
- [Hugging Face Optimum](https://huggingface.co/docs/optimum/index)
- [Nsight Systems](https://developer.nvidia.com/nsight-systems)
