$date
	Wed Apr 21 14:59:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lamp_behav_test $end
$var wire 1 ! L $end
$var reg 1 " button $end
$var reg 1 # clk $end
$var integer 32 $ i [31:0] $end
$var reg 1 % rst $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
b0 $
0#
0"
x!
$end
#3
0!
1#
#5
1%
#6
0#
#9
1#
#10
0%
#12
0#
#15
1#
#18
0#
#19
1"
#21
1!
1#
#24
0#
#27
1#
#28
0"
#30
0#
#33
1#
#36
0#
#37
1"
#39
0!
1#
#42
0#
#45
1#
#46
0"
#48
0#
#51
1#
#54
0#
#55
1"
#57
1!
1#
#60
0#
#63
1#
#66
0#
#69
1#
#72
0#
#75
1#
#78
0#
#81
1#
#84
0#
#87
1#
#90
0#
#93
1#
#96
0#
#99
1#
#102
0#
#105
1#
