<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Oct  3 21:44:43 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets jtag_io_jtag_tck_c]
            1523 items scored, 1237 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.777ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:                  10.117ns  (33.4% logic, 66.6% route), 8 logic levels.

 Constraint Details:

     10.117ns data_path jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_132 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.777ns

 Path Details: jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_132

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i4 (from jtag_io_jtag_tck_c)
Route         2   e 1.198                                  jtag_ctrl_tap_instruction[4]
LUT4        ---     0.493              C to Z              i3_4_lut
Route         2   e 1.141                                  n2042
LUT4        ---     0.493              C to Z              i1_2_lut_rep_58_3_lut
Route         8   e 1.540                                  n2250
LUT4        ---     0.493              B to Z              n2162_bdd_4_lut_else_4_lut
Route         1   e 0.020                                  n2256
MUXL5       ---     0.233           BLUT to Z              i1413
Route         1   e 0.941                                  n2258
LUT4        ---     0.493              C to Z              i1_4_lut_adj_16
Route         1   e 0.020                                  n27
MUXL5       ---     0.233           ALUT to Z              i824
Route         1   e 0.941                                  n1143
LUT4        ---     0.493              A to Z              mux_402_i1_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.117  (33.4% logic, 66.6% route), 8 logic levels.


Error:  The following path violates requirements by 7.777ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i4  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:                  10.117ns  (33.4% logic, 66.6% route), 8 logic levels.

 Constraint Details:

     10.117ns data_path jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_132 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.777ns

 Path Details: jtag_ctrl_tap_instruction_i4 to jtag_ctrl_tap_tdoUnbufferd_regNext_132

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i4 (from jtag_io_jtag_tck_c)
Route         2   e 1.198                                  jtag_ctrl_tap_instruction[4]
LUT4        ---     0.493              C to Z              i3_4_lut
Route         2   e 1.141                                  n2042
LUT4        ---     0.493              C to Z              i1_2_lut_rep_58_3_lut
Route         8   e 1.540                                  n2250
LUT4        ---     0.493              C to Z              n2162_bdd_4_lut_then_4_lut
Route         1   e 0.020                                  n2257
MUXL5       ---     0.233           ALUT to Z              i1413
Route         1   e 0.941                                  n2258
LUT4        ---     0.493              C to Z              i1_4_lut_adj_16
Route         1   e 0.020                                  n27
MUXL5       ---     0.233           ALUT to Z              i824
Route         1   e 0.941                                  n1143
LUT4        ---     0.493              A to Z              mux_402_i1_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.117  (33.4% logic, 66.6% route), 8 logic levels.


Error:  The following path violates requirements by 7.777ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             jtag_ctrl_tap_instruction_i5  (from jtag_io_jtag_tck_c +)
   Destination:    FD1S3AX    D              jtag_ctrl_tap_tdoUnbufferd_regNext_132  (to jtag_io_jtag_tck_c -)

   Delay:                  10.117ns  (33.4% logic, 66.6% route), 8 logic levels.

 Constraint Details:

     10.117ns data_path jtag_ctrl_tap_instruction_i5 to jtag_ctrl_tap_tdoUnbufferd_regNext_132 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 7.777ns

 Path Details: jtag_ctrl_tap_instruction_i5 to jtag_ctrl_tap_tdoUnbufferd_regNext_132

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              jtag_ctrl_tap_instruction_i5 (from jtag_io_jtag_tck_c)
Route         2   e 1.198                                  jtag_ctrl_tap_instruction[5]
LUT4        ---     0.493              D to Z              i3_4_lut
Route         2   e 1.141                                  n2042
LUT4        ---     0.493              C to Z              i1_2_lut_rep_58_3_lut
Route         8   e 1.540                                  n2250
LUT4        ---     0.493              C to Z              n2162_bdd_4_lut_then_4_lut
Route         1   e 0.020                                  n2257
MUXL5       ---     0.233           ALUT to Z              i1413
Route         1   e 0.941                                  n2258
LUT4        ---     0.493              C to Z              i1_4_lut_adj_16
Route         1   e 0.020                                  n27
MUXL5       ---     0.233           ALUT to Z              i824
Route         1   e 0.941                                  n1143
LUT4        ---     0.493              A to Z              mux_402_i1_3_lut
Route         1   e 0.941                                  jtag_ctrl_tap_tdoUnbufferd
                  --------
                   10.117  (33.4% logic, 66.6% route), 8 logic levels.

Warning: 10.277 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtag_io_jtag_tck_c]      |     5.000 ns|    20.554 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n2246                                   |       3|     416|     33.63%
                                        |        |        |
jtag_io_jtag_tck_c_enable_66            |      32|     352|     28.46%
                                        |        |        |
n2042                                   |       2|     320|     25.87%
                                        |        |        |
n1347                                   |      19|     285|     23.04%
                                        |        |        |
n138                                    |       2|     270|     21.83%
                                        |        |        |
n2249                                   |      28|     184|     14.87%
                                        |        |        |
jtag_ctrl_tap_fsm_state[3]              |      23|     177|     14.31%
                                        |        |        |
jtag_ctrl_tap_fsm_state[1]              |      22|     175|     14.15%
                                        |        |        |
jtag_ctrl_tap_fsm_state[2]              |      29|     175|     14.15%
                                        |        |        |
n2250                                   |       8|     156|     12.61%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1237  Score: 2862220

Constraints cover  1523 paths, 178 nets, and 612 connections (94.6% coverage)


Peak memory: 184991744 bytes, TRCE: 536576 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
