--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mux7seg_top.twx mux7seg_top.ncd -o mux7seg_top.twr
mux7seg_top.pcf -ucf mux7seg_top.ucf

Design file:              mux7seg_top.ncd
Physical constraint file: mux7seg_top.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn<0>         |an<0>          |    8.230|
btn<1>         |a_to_g<0>      |    9.185|
btn<1>         |a_to_g<1>      |    9.769|
btn<1>         |a_to_g<2>      |    9.415|
btn<1>         |a_to_g<3>      |    9.412|
btn<1>         |a_to_g<4>      |    8.866|
btn<1>         |a_to_g<6>      |    9.933|
btn<1>         |an<1>          |    7.570|
btn<2>         |a_to_g<0>      |    8.539|
btn<2>         |a_to_g<1>      |    9.563|
btn<2>         |a_to_g<2>      |    8.376|
btn<2>         |a_to_g<3>      |    8.781|
btn<2>         |a_to_g<4>      |    8.581|
btn<2>         |a_to_g<6>      |    9.302|
btn<2>         |an<2>          |    7.550|
btn<3>         |a_to_g<0>      |    8.462|
btn<3>         |a_to_g<1>      |    9.359|
btn<3>         |a_to_g<2>      |    8.527|
btn<3>         |a_to_g<3>      |    8.774|
btn<3>         |a_to_g<4>      |    8.576|
btn<3>         |a_to_g<6>      |    9.295|
btn<3>         |an<3>          |    8.373|
---------------+---------------+---------+


Analysis completed Wed May 22 14:08:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4490 MB



