# matrixConv
matrix convolution HLS code 
![image](https://github.com/user-attachments/assets/0caf2eda-8554-470e-8b87-10b9bff755b4)
--- Kernel ---
-7	34	-90	-111	26	
-112	44	-51	60	-22	
29	67	67	-40	-114	
127	31	-41	24	-118	
67	-34	-25	-80	89	
--------------------
--- Input ---
66	14	-122	52	-41	29	44	6	88	-10	-48	-45	8	-36	115	
37	-102	-51	-16	2	78	18	58	27	94	20	-27	70	-104	113	
-24	46	76	79	-95	73	104	-15	25	11	-30	-120	-118	90	86	
75	30	65	-15	-55	-6	-24	-115	126	123	-60	29	-91	-65	11	
76	78	104	107	97	-80	-100	-5	102	-64	80	114	-119	3	-57	
-105	-62	-96	85	-8	-74	-71	105	-33	-36	-5	-53	-126	-34	116	
33	122	66	-91	-72	118	73	-39	-127	49	23	-75	90	-95	21	
15	-113	114	-108	4	-95	-78	-77	68	70	-50	-126	-79	-80	-67	
103	41	18	123	-63	-97	97	-71	-52	113	88	-45	-59	-11	-66	
2	78	85	-21	-45	19	-98	-119	-41	-82	19	-104	-100	-56	-57	
-76	-35	-127	107	-101	-10	18	100	-22	-102	-79	33	39	-56	-74	
-85	4	-5	-5	125	-30	-94	-120	-105	-107	-49	112	-50	103	51	
-10	102	95	74	-12	-30	-61	-45	126	27	-37	-125	-62	-112	-8	
-6	50	-3	-75	-10	-26	47	125	-57	59	22	77	3	-63	28	
-69	122	84	-75	56	108	-120	55	-110	-6	75	-19	-67	-37	-59	
--------------------
Calculating software reference result...
Running hardware simulation (MatConv)...

--- Output Comparison ---
Format: HW_Result (SW_Result)
26102 (26102)	1939 (1939)	10921 (10921)	10033 (10033)	8347 (8347)	26765 (26765)	4276 (4276)	-2504 (-2504)	-21325 (-21325)	1597 (1597)	17962 (17962)	
14656 (14656)	7737 (7737)	6422 (6422)	-32591 (-32591)	-16788 (-16788)	20915 (20915)	11656 (11656)	2990 (2990)	-31181 (-31181)	-8369 (-8369)	-12322 (-12322)	
27112 (27112)	-20533 (-20533)	-30168 (-30168)	-29242 (-29242)	25582 (25582)	14554 (14554)	-5712 (-5712)	6180 (6180)	-29493 (-29493)	5931 (5931)	15548 (15548)	
-4765 (-4765)	1580 (1580)	17568 (17568)	24417 (24417)	19400 (19400)	25707 (25707)	-27969 (-27969)	-1231 (-1231)	-14465 (-14465)	-28861 (-28861)	-7852 (-7852)	
8284 (8284)	-28279 (-28279)	23315 (23315)	6266 (6266)	32435 (32435)	-23320 (-23320)	656 (656)	-19622 (-19622)	-22021 (-22021)	-24976 (-24976)	18227 (18227)	
13452 (13452)	2052 (2052)	9630 (9630)	-14971 (-14971)	-20636 (-20636)	-1057 (-1057)	21291 (21291)	103 (103)	26308 (26308)	-19943 (-19943)	21828 (21828)	
-17909 (-17909)	21396 (21396)	-15831 (-15831)	14806 (14806)	-16813 (-16813)	24185 (24185)	-27227 (-27227)	17459 (17459)	29403 (29403)	-16523 (-16523)	3762 (3762)	
27725 (27725)	-20182 (-20182)	-9494 (-9494)	19519 (19519)	14759 (14759)	19121 (19121)	-18434 (-18434)	26903 (26903)	11283 (11283)	4015 (4015)	-14863 (-14863)	
3240 (3240)	-3350 (-3350)	18806 (18806)	-3834 (-3834)	-24979 (-24979)	-25548 (-25548)	-6640 (-6640)	11642 (11642)	-15933 (-15933)	-10016 (-10016)	19490 (19490)	
5930 (5930)	14554 (14554)	5637 (5637)	28745 (28745)	18514 (18514)	7918 (7918)	-10617 (-10617)	-14041 (-14041)	5987 (5987)	-29531 (-29531)	7980 (7980)	
14891 (14891)	-17875 (-17875)	3483 (3483)	-8714 (-8714)	12799 (12799)	-20313 (-20313)	-27961 (-27961)	-11613 (-11613)	15268 (15268)	5414 (5414)	17568 (17568)	
-----------------------
SUCCESS: Test passed. No mismatches detected.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Finished C/RTL cosimulation.
