INFO: [VRFC 10-163] Analyzing VHDL file "/home/jsc/Documents/Xilinx/VHDL_Designs/FSM_Basic/FSM_Basic.srcs/sim_1/new/fsm_basic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_basic_tb'
